// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
// Date        : Tue Sep 22 18:53:16 2020
// Host        : seba-HP-ProBook-450-G6 running 64-bit Ubuntu 18.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_vv_model_2_0_0_sim_netlist.v
// Design      : system_vv_model_2_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comb_filter
   (O,
    \din_re_V_read_reg_409_reg[7] ,
    \din_re_V_read_reg_409_reg[11] ,
    \din_re_V_read_reg_409_reg[12] ,
    \icmp_ln879_reg_425_reg[0] ,
    \icmp_ln879_reg_425_reg[0]_0 ,
    \icmp_ln879_reg_425_reg[0]_1 ,
    \icmp_ln879_reg_425_reg[0]_2 ,
    d1,
    \comb_re_V_int_reg_reg[3]__0 ,
    \comb_re_V_int_reg_reg[7]__0 ,
    \comb_re_V_int_reg_reg[11]__0 ,
    DI,
    S,
    \comb_im_V_int_reg_reg[3]__0 ,
    \comb_im_V_int_reg_reg[7]__0 ,
    \comb_im_V_int_reg_reg[11]__0 ,
    \comb_im_V_int_reg_reg[14]__0 );
  output [3:0]O;
  output [3:0]\din_re_V_read_reg_409_reg[7] ;
  output [3:0]\din_re_V_read_reg_409_reg[11] ;
  output [2:0]\din_re_V_read_reg_409_reg[12] ;
  output [3:0]\icmp_ln879_reg_425_reg[0] ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  output [2:0]\icmp_ln879_reg_425_reg[0]_2 ;
  input [12:0]d1;
  input [3:0]\comb_re_V_int_reg_reg[3]__0 ;
  input [3:0]\comb_re_V_int_reg_reg[7]__0 ;
  input [3:0]\comb_re_V_int_reg_reg[11]__0 ;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]\comb_im_V_int_reg_reg[3]__0 ;
  input [3:0]\comb_im_V_int_reg_reg[7]__0 ;
  input [3:0]\comb_im_V_int_reg_reg[11]__0 ;
  input [1:0]\comb_im_V_int_reg_reg[14]__0 ;

  wire [0:0]DI;
  wire [3:0]O;
  wire [1:0]S;
  wire [3:0]\comb_im_V_int_reg_reg[11]__0 ;
  wire [1:0]\comb_im_V_int_reg_reg[14]__0 ;
  wire [3:0]\comb_im_V_int_reg_reg[3]__0 ;
  wire [3:0]\comb_im_V_int_reg_reg[7]__0 ;
  wire [3:0]\comb_re_V_int_reg_reg[11]__0 ;
  wire [3:0]\comb_re_V_int_reg_reg[3]__0 ;
  wire [3:0]\comb_re_V_int_reg_reg[7]__0 ;
  wire [12:0]d1;
  wire [3:0]\din_re_V_read_reg_409_reg[11] ;
  wire [2:0]\din_re_V_read_reg_409_reg[12] ;
  wire [3:0]\din_re_V_read_reg_409_reg[7] ;
  wire [3:0]\icmp_ln879_reg_425_reg[0] ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  wire [2:0]\icmp_ln879_reg_425_reg[0]_2 ;
  wire ret_V_2_fu_66_p2_carry__0_n_0;
  wire ret_V_2_fu_66_p2_carry__0_n_1;
  wire ret_V_2_fu_66_p2_carry__0_n_2;
  wire ret_V_2_fu_66_p2_carry__0_n_3;
  wire ret_V_2_fu_66_p2_carry__1_n_0;
  wire ret_V_2_fu_66_p2_carry__1_n_1;
  wire ret_V_2_fu_66_p2_carry__1_n_2;
  wire ret_V_2_fu_66_p2_carry__1_n_3;
  wire ret_V_2_fu_66_p2_carry__2_n_2;
  wire ret_V_2_fu_66_p2_carry__2_n_3;
  wire ret_V_2_fu_66_p2_carry_n_0;
  wire ret_V_2_fu_66_p2_carry_n_1;
  wire ret_V_2_fu_66_p2_carry_n_2;
  wire ret_V_2_fu_66_p2_carry_n_3;
  wire ret_V_fu_52_p2_carry__0_n_0;
  wire ret_V_fu_52_p2_carry__0_n_1;
  wire ret_V_fu_52_p2_carry__0_n_2;
  wire ret_V_fu_52_p2_carry__0_n_3;
  wire ret_V_fu_52_p2_carry__1_n_0;
  wire ret_V_fu_52_p2_carry__1_n_1;
  wire ret_V_fu_52_p2_carry__1_n_2;
  wire ret_V_fu_52_p2_carry__1_n_3;
  wire ret_V_fu_52_p2_carry__2_n_2;
  wire ret_V_fu_52_p2_carry__2_n_3;
  wire ret_V_fu_52_p2_carry_n_0;
  wire ret_V_fu_52_p2_carry_n_1;
  wire ret_V_fu_52_p2_carry_n_2;
  wire ret_V_fu_52_p2_carry_n_3;
  wire [3:2]NLW_ret_V_2_fu_66_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_ret_V_2_fu_66_p2_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_ret_V_fu_52_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_ret_V_fu_52_p2_carry__2_O_UNCONNECTED;

  CARRY4 ret_V_2_fu_66_p2_carry
       (.CI(1'b0),
        .CO({ret_V_2_fu_66_p2_carry_n_0,ret_V_2_fu_66_p2_carry_n_1,ret_V_2_fu_66_p2_carry_n_2,ret_V_2_fu_66_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\icmp_ln879_reg_425_reg[0] ),
        .S(\comb_im_V_int_reg_reg[3]__0 ));
  CARRY4 ret_V_2_fu_66_p2_carry__0
       (.CI(ret_V_2_fu_66_p2_carry_n_0),
        .CO({ret_V_2_fu_66_p2_carry__0_n_0,ret_V_2_fu_66_p2_carry__0_n_1,ret_V_2_fu_66_p2_carry__0_n_2,ret_V_2_fu_66_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\icmp_ln879_reg_425_reg[0]_0 ),
        .S(\comb_im_V_int_reg_reg[7]__0 ));
  CARRY4 ret_V_2_fu_66_p2_carry__1
       (.CI(ret_V_2_fu_66_p2_carry__0_n_0),
        .CO({ret_V_2_fu_66_p2_carry__1_n_0,ret_V_2_fu_66_p2_carry__1_n_1,ret_V_2_fu_66_p2_carry__1_n_2,ret_V_2_fu_66_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\icmp_ln879_reg_425_reg[0]_1 ),
        .S(\comb_im_V_int_reg_reg[11]__0 ));
  CARRY4 ret_V_2_fu_66_p2_carry__2
       (.CI(ret_V_2_fu_66_p2_carry__1_n_0),
        .CO({NLW_ret_V_2_fu_66_p2_carry__2_CO_UNCONNECTED[3:2],ret_V_2_fu_66_p2_carry__2_n_2,ret_V_2_fu_66_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({NLW_ret_V_2_fu_66_p2_carry__2_O_UNCONNECTED[3],\icmp_ln879_reg_425_reg[0]_2 }),
        .S({1'b0,1'b1,\comb_im_V_int_reg_reg[14]__0 }));
  CARRY4 ret_V_fu_52_p2_carry
       (.CI(1'b0),
        .CO({ret_V_fu_52_p2_carry_n_0,ret_V_fu_52_p2_carry_n_1,ret_V_fu_52_p2_carry_n_2,ret_V_fu_52_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(d1[3:0]),
        .O(O),
        .S(\comb_re_V_int_reg_reg[3]__0 ));
  CARRY4 ret_V_fu_52_p2_carry__0
       (.CI(ret_V_fu_52_p2_carry_n_0),
        .CO({ret_V_fu_52_p2_carry__0_n_0,ret_V_fu_52_p2_carry__0_n_1,ret_V_fu_52_p2_carry__0_n_2,ret_V_fu_52_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(d1[7:4]),
        .O(\din_re_V_read_reg_409_reg[7] ),
        .S(\comb_re_V_int_reg_reg[7]__0 ));
  CARRY4 ret_V_fu_52_p2_carry__1
       (.CI(ret_V_fu_52_p2_carry__0_n_0),
        .CO({ret_V_fu_52_p2_carry__1_n_0,ret_V_fu_52_p2_carry__1_n_1,ret_V_fu_52_p2_carry__1_n_2,ret_V_fu_52_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(d1[11:8]),
        .O(\din_re_V_read_reg_409_reg[11] ),
        .S(\comb_re_V_int_reg_reg[11]__0 ));
  CARRY4 ret_V_fu_52_p2_carry__2
       (.CI(ret_V_fu_52_p2_carry__1_n_0),
        .CO({NLW_ret_V_fu_52_p2_carry__2_CO_UNCONNECTED[3:2],ret_V_fu_52_p2_carry__2_n_2,ret_V_fu_52_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI,d1[12]}),
        .O({NLW_ret_V_fu_52_p2_carry__2_O_UNCONNECTED[3],\din_re_V_read_reg_409_reg[12] }),
        .S({1'b0,1'b1,S}));
endmodule

(* ORIG_REF_NAME = "comb_filter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comb_filter_11
   (ret_V_fu_52_p2,
    ret_V_2_fu_66_p2,
    d1,
    \comb_re_V_int_reg_reg[3]__0 ,
    \comb_re_V_int_reg_reg[7]__0 ,
    \comb_re_V_int_reg_reg[11]__0 ,
    DI,
    S,
    \comb_im_V_int_reg_reg[3]__0 ,
    \comb_im_V_int_reg_reg[7]__0 ,
    \comb_im_V_int_reg_reg[11]__0 ,
    \comb_im_V_int_reg_reg[14]__0 );
  output [14:0]ret_V_fu_52_p2;
  output [14:0]ret_V_2_fu_66_p2;
  input [12:0]d1;
  input [3:0]\comb_re_V_int_reg_reg[3]__0 ;
  input [3:0]\comb_re_V_int_reg_reg[7]__0 ;
  input [3:0]\comb_re_V_int_reg_reg[11]__0 ;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]\comb_im_V_int_reg_reg[3]__0 ;
  input [3:0]\comb_im_V_int_reg_reg[7]__0 ;
  input [3:0]\comb_im_V_int_reg_reg[11]__0 ;
  input [1:0]\comb_im_V_int_reg_reg[14]__0 ;

  wire [0:0]DI;
  wire [1:0]S;
  wire [3:0]\comb_im_V_int_reg_reg[11]__0 ;
  wire [1:0]\comb_im_V_int_reg_reg[14]__0 ;
  wire [3:0]\comb_im_V_int_reg_reg[3]__0 ;
  wire [3:0]\comb_im_V_int_reg_reg[7]__0 ;
  wire [3:0]\comb_re_V_int_reg_reg[11]__0 ;
  wire [3:0]\comb_re_V_int_reg_reg[3]__0 ;
  wire [3:0]\comb_re_V_int_reg_reg[7]__0 ;
  wire [12:0]d1;
  wire [14:0]ret_V_2_fu_66_p2;
  wire ret_V_2_fu_66_p2_carry__0_n_0;
  wire ret_V_2_fu_66_p2_carry__0_n_1;
  wire ret_V_2_fu_66_p2_carry__0_n_2;
  wire ret_V_2_fu_66_p2_carry__0_n_3;
  wire ret_V_2_fu_66_p2_carry__1_n_0;
  wire ret_V_2_fu_66_p2_carry__1_n_1;
  wire ret_V_2_fu_66_p2_carry__1_n_2;
  wire ret_V_2_fu_66_p2_carry__1_n_3;
  wire ret_V_2_fu_66_p2_carry__2_n_2;
  wire ret_V_2_fu_66_p2_carry__2_n_3;
  wire ret_V_2_fu_66_p2_carry_n_0;
  wire ret_V_2_fu_66_p2_carry_n_1;
  wire ret_V_2_fu_66_p2_carry_n_2;
  wire ret_V_2_fu_66_p2_carry_n_3;
  wire [14:0]ret_V_fu_52_p2;
  wire ret_V_fu_52_p2_carry__0_n_0;
  wire ret_V_fu_52_p2_carry__0_n_1;
  wire ret_V_fu_52_p2_carry__0_n_2;
  wire ret_V_fu_52_p2_carry__0_n_3;
  wire ret_V_fu_52_p2_carry__1_n_0;
  wire ret_V_fu_52_p2_carry__1_n_1;
  wire ret_V_fu_52_p2_carry__1_n_2;
  wire ret_V_fu_52_p2_carry__1_n_3;
  wire ret_V_fu_52_p2_carry__2_n_2;
  wire ret_V_fu_52_p2_carry__2_n_3;
  wire ret_V_fu_52_p2_carry_n_0;
  wire ret_V_fu_52_p2_carry_n_1;
  wire ret_V_fu_52_p2_carry_n_2;
  wire ret_V_fu_52_p2_carry_n_3;
  wire [3:2]NLW_ret_V_2_fu_66_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_ret_V_2_fu_66_p2_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_ret_V_fu_52_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_ret_V_fu_52_p2_carry__2_O_UNCONNECTED;

  CARRY4 ret_V_2_fu_66_p2_carry
       (.CI(1'b0),
        .CO({ret_V_2_fu_66_p2_carry_n_0,ret_V_2_fu_66_p2_carry_n_1,ret_V_2_fu_66_p2_carry_n_2,ret_V_2_fu_66_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_2_fu_66_p2[3:0]),
        .S(\comb_im_V_int_reg_reg[3]__0 ));
  CARRY4 ret_V_2_fu_66_p2_carry__0
       (.CI(ret_V_2_fu_66_p2_carry_n_0),
        .CO({ret_V_2_fu_66_p2_carry__0_n_0,ret_V_2_fu_66_p2_carry__0_n_1,ret_V_2_fu_66_p2_carry__0_n_2,ret_V_2_fu_66_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_2_fu_66_p2[7:4]),
        .S(\comb_im_V_int_reg_reg[7]__0 ));
  CARRY4 ret_V_2_fu_66_p2_carry__1
       (.CI(ret_V_2_fu_66_p2_carry__0_n_0),
        .CO({ret_V_2_fu_66_p2_carry__1_n_0,ret_V_2_fu_66_p2_carry__1_n_1,ret_V_2_fu_66_p2_carry__1_n_2,ret_V_2_fu_66_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_2_fu_66_p2[11:8]),
        .S(\comb_im_V_int_reg_reg[11]__0 ));
  CARRY4 ret_V_2_fu_66_p2_carry__2
       (.CI(ret_V_2_fu_66_p2_carry__1_n_0),
        .CO({NLW_ret_V_2_fu_66_p2_carry__2_CO_UNCONNECTED[3:2],ret_V_2_fu_66_p2_carry__2_n_2,ret_V_2_fu_66_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({NLW_ret_V_2_fu_66_p2_carry__2_O_UNCONNECTED[3],ret_V_2_fu_66_p2[14:12]}),
        .S({1'b0,1'b1,\comb_im_V_int_reg_reg[14]__0 }));
  CARRY4 ret_V_fu_52_p2_carry
       (.CI(1'b0),
        .CO({ret_V_fu_52_p2_carry_n_0,ret_V_fu_52_p2_carry_n_1,ret_V_fu_52_p2_carry_n_2,ret_V_fu_52_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(d1[3:0]),
        .O(ret_V_fu_52_p2[3:0]),
        .S(\comb_re_V_int_reg_reg[3]__0 ));
  CARRY4 ret_V_fu_52_p2_carry__0
       (.CI(ret_V_fu_52_p2_carry_n_0),
        .CO({ret_V_fu_52_p2_carry__0_n_0,ret_V_fu_52_p2_carry__0_n_1,ret_V_fu_52_p2_carry__0_n_2,ret_V_fu_52_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(d1[7:4]),
        .O(ret_V_fu_52_p2[7:4]),
        .S(\comb_re_V_int_reg_reg[7]__0 ));
  CARRY4 ret_V_fu_52_p2_carry__1
       (.CI(ret_V_fu_52_p2_carry__0_n_0),
        .CO({ret_V_fu_52_p2_carry__1_n_0,ret_V_fu_52_p2_carry__1_n_1,ret_V_fu_52_p2_carry__1_n_2,ret_V_fu_52_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(d1[11:8]),
        .O(ret_V_fu_52_p2[11:8]),
        .S(\comb_re_V_int_reg_reg[11]__0 ));
  CARRY4 ret_V_fu_52_p2_carry__2
       (.CI(ret_V_fu_52_p2_carry__1_n_0),
        .CO({NLW_ret_V_fu_52_p2_carry__2_CO_UNCONNECTED[3:2],ret_V_fu_52_p2_carry__2_n_2,ret_V_fu_52_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI,d1[12]}),
        .O({NLW_ret_V_fu_52_p2_carry__2_O_UNCONNECTED[3],ret_V_fu_52_p2[14:12]}),
        .S({1'b0,1'b1,S}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modulation
   (\reg_resonator_re_V_reg[44] ,
    \reg_resonator_im_V_reg[44] ,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    S,
    \reg_resonator_re_V_reg[7] ,
    \reg_resonator_re_V_reg[11] ,
    \reg_resonator_re_V_reg[15] ,
    \reg_resonator_re_V_reg[19] ,
    \reg_resonator_re_V_reg[23] ,
    \reg_resonator_re_V_reg[27] ,
    \reg_resonator_re_V_reg[31] ,
    \reg_resonator_re_V_reg[35] ,
    \reg_resonator_re_V_reg[39] ,
    \reg_resonator_re_V_reg[43] ,
    \reg_resonator_im_V_reg[3] ,
    \reg_resonator_im_V_reg[7] ,
    \reg_resonator_im_V_reg[11] ,
    \reg_resonator_im_V_reg[15] ,
    \reg_resonator_im_V_reg[19] ,
    \reg_resonator_im_V_reg[23] ,
    \reg_resonator_im_V_reg[27] ,
    \reg_resonator_im_V_reg[31] ,
    \reg_resonator_im_V_reg[35] ,
    \reg_resonator_im_V_reg[39] ,
    \reg_resonator_im_V_reg[43] ,
    DI,
    clk,
    \comb_re_V_int_reg_reg[14]__0_0 ,
    \comb_re_V_int_reg_reg[11]__0_0 ,
    \comb_re_V_int_reg_reg[7]__0_0 ,
    O,
    \comb_im_V_int_reg_reg[14]__0_0 ,
    \comb_im_V_int_reg_reg[11]__0_0 ,
    \comb_im_V_int_reg_reg[7]__0_0 ,
    \comb_im_V_int_reg_reg[3]__0_0 ,
    r_V_6_reg_137_reg_0,
    res_input_im_V_reg_4440,
    p_23,
    A,
    p_24,
    reg_resonator_re_V_reg,
    reg_resonator_im_V_reg,
    d1);
  output [0:0]\reg_resonator_re_V_reg[44] ;
  output [0:0]\reg_resonator_im_V_reg[44] ;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [0:0]p_10;
  output [3:0]p_11;
  output [3:0]p_12;
  output [3:0]p_13;
  output [3:0]p_14;
  output [3:0]p_15;
  output [3:0]p_16;
  output [3:0]p_17;
  output [3:0]p_18;
  output [3:0]p_19;
  output [3:0]p_20;
  output [3:0]p_21;
  output [0:0]p_22;
  output [3:0]S;
  output [3:0]\reg_resonator_re_V_reg[7] ;
  output [3:0]\reg_resonator_re_V_reg[11] ;
  output [3:0]\reg_resonator_re_V_reg[15] ;
  output [3:0]\reg_resonator_re_V_reg[19] ;
  output [3:0]\reg_resonator_re_V_reg[23] ;
  output [3:0]\reg_resonator_re_V_reg[27] ;
  output [3:0]\reg_resonator_re_V_reg[31] ;
  output [3:0]\reg_resonator_re_V_reg[35] ;
  output [3:0]\reg_resonator_re_V_reg[39] ;
  output [3:0]\reg_resonator_re_V_reg[43] ;
  output [3:0]\reg_resonator_im_V_reg[3] ;
  output [3:0]\reg_resonator_im_V_reg[7] ;
  output [3:0]\reg_resonator_im_V_reg[11] ;
  output [3:0]\reg_resonator_im_V_reg[15] ;
  output [3:0]\reg_resonator_im_V_reg[19] ;
  output [3:0]\reg_resonator_im_V_reg[23] ;
  output [3:0]\reg_resonator_im_V_reg[27] ;
  output [3:0]\reg_resonator_im_V_reg[31] ;
  output [3:0]\reg_resonator_im_V_reg[35] ;
  output [3:0]\reg_resonator_im_V_reg[39] ;
  output [3:0]\reg_resonator_im_V_reg[43] ;
  output [0:0]DI;
  input clk;
  input [2:0]\comb_re_V_int_reg_reg[14]__0_0 ;
  input [3:0]\comb_re_V_int_reg_reg[11]__0_0 ;
  input [3:0]\comb_re_V_int_reg_reg[7]__0_0 ;
  input [3:0]O;
  input [2:0]\comb_im_V_int_reg_reg[14]__0_0 ;
  input [3:0]\comb_im_V_int_reg_reg[11]__0_0 ;
  input [3:0]\comb_im_V_int_reg_reg[7]__0_0 ;
  input [3:0]\comb_im_V_int_reg_reg[3]__0_0 ;
  input [15:0]r_V_6_reg_137_reg_0;
  input res_input_im_V_reg_4440;
  input [15:0]p_23;
  input [15:0]A;
  input [15:0]p_24;
  input [44:0]reg_resonator_re_V_reg;
  input [44:0]reg_resonator_im_V_reg;
  input [0:0]d1;

  wire [15:0]A;
  wire [0:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire clk;
  wire \comb_im_V_int_reg_reg[0]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[10]__0_n_0 ;
  wire [3:0]\comb_im_V_int_reg_reg[11]__0_0 ;
  wire \comb_im_V_int_reg_reg[11]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[12]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[13]__0_n_0 ;
  wire [2:0]\comb_im_V_int_reg_reg[14]__0_0 ;
  wire \comb_im_V_int_reg_reg[14]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[1]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[2]__0_n_0 ;
  wire [3:0]\comb_im_V_int_reg_reg[3]__0_0 ;
  wire \comb_im_V_int_reg_reg[3]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[4]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[5]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[6]__0_n_0 ;
  wire [3:0]\comb_im_V_int_reg_reg[7]__0_0 ;
  wire \comb_im_V_int_reg_reg[7]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[8]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[9]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[0]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[10]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[11]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[12]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[13]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[14]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[1]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[2]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[3]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[4]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[5]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[6]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[7]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[8]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[9]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[0]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[10]__0_n_0 ;
  wire [3:0]\comb_re_V_int_reg_reg[11]__0_0 ;
  wire \comb_re_V_int_reg_reg[11]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[12]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[13]__0_n_0 ;
  wire [2:0]\comb_re_V_int_reg_reg[14]__0_0 ;
  wire \comb_re_V_int_reg_reg[14]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[1]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[2]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[3]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[4]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[5]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[6]__0_n_0 ;
  wire [3:0]\comb_re_V_int_reg_reg[7]__0_0 ;
  wire \comb_re_V_int_reg_reg[7]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[8]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[9]__0_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2_n_0 ;
  wire [0:0]d1;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [0:0]p_10;
  wire [3:0]p_11;
  wire [3:0]p_12;
  wire [3:0]p_13;
  wire [3:0]p_14;
  wire [3:0]p_15;
  wire [3:0]p_16;
  wire [3:0]p_17;
  wire [3:0]p_18;
  wire [3:0]p_19;
  wire [3:0]p_2;
  wire [3:0]p_20;
  wire [3:0]p_21;
  wire [0:0]p_22;
  wire [15:0]p_23;
  wire [15:0]p_24;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire [15:0]r_V_6_reg_137_reg_0;
  wire r_V_6_reg_137_reg_n_106;
  wire r_V_6_reg_137_reg_n_107;
  wire r_V_6_reg_137_reg_n_108;
  wire r_V_6_reg_137_reg_n_109;
  wire r_V_6_reg_137_reg_n_110;
  wire r_V_6_reg_137_reg_n_111;
  wire r_V_6_reg_137_reg_n_112;
  wire r_V_6_reg_137_reg_n_113;
  wire r_V_6_reg_137_reg_n_114;
  wire r_V_6_reg_137_reg_n_115;
  wire r_V_6_reg_137_reg_n_116;
  wire r_V_6_reg_137_reg_n_117;
  wire r_V_6_reg_137_reg_n_118;
  wire r_V_6_reg_137_reg_n_119;
  wire r_V_6_reg_137_reg_n_120;
  wire r_V_6_reg_137_reg_n_121;
  wire r_V_6_reg_137_reg_n_122;
  wire r_V_6_reg_137_reg_n_123;
  wire r_V_6_reg_137_reg_n_124;
  wire r_V_6_reg_137_reg_n_125;
  wire r_V_6_reg_137_reg_n_126;
  wire r_V_6_reg_137_reg_n_127;
  wire r_V_6_reg_137_reg_n_128;
  wire r_V_6_reg_137_reg_n_129;
  wire r_V_6_reg_137_reg_n_130;
  wire r_V_6_reg_137_reg_n_131;
  wire r_V_6_reg_137_reg_n_132;
  wire r_V_6_reg_137_reg_n_133;
  wire r_V_6_reg_137_reg_n_134;
  wire r_V_6_reg_137_reg_n_135;
  wire r_V_6_reg_137_reg_n_136;
  wire r_V_6_reg_137_reg_n_137;
  wire r_V_6_reg_137_reg_n_138;
  wire r_V_6_reg_137_reg_n_139;
  wire r_V_6_reg_137_reg_n_140;
  wire r_V_6_reg_137_reg_n_141;
  wire r_V_6_reg_137_reg_n_142;
  wire r_V_6_reg_137_reg_n_143;
  wire r_V_6_reg_137_reg_n_144;
  wire r_V_6_reg_137_reg_n_145;
  wire r_V_6_reg_137_reg_n_146;
  wire r_V_6_reg_137_reg_n_147;
  wire r_V_6_reg_137_reg_n_148;
  wire r_V_6_reg_137_reg_n_149;
  wire r_V_6_reg_137_reg_n_150;
  wire r_V_6_reg_137_reg_n_151;
  wire r_V_6_reg_137_reg_n_152;
  wire r_V_6_reg_137_reg_n_153;
  wire r_V_8_reg_147_reg_n_106;
  wire r_V_8_reg_147_reg_n_107;
  wire r_V_8_reg_147_reg_n_108;
  wire r_V_8_reg_147_reg_n_109;
  wire r_V_8_reg_147_reg_n_110;
  wire r_V_8_reg_147_reg_n_111;
  wire r_V_8_reg_147_reg_n_112;
  wire r_V_8_reg_147_reg_n_113;
  wire r_V_8_reg_147_reg_n_114;
  wire r_V_8_reg_147_reg_n_115;
  wire r_V_8_reg_147_reg_n_116;
  wire r_V_8_reg_147_reg_n_117;
  wire r_V_8_reg_147_reg_n_118;
  wire r_V_8_reg_147_reg_n_119;
  wire r_V_8_reg_147_reg_n_120;
  wire r_V_8_reg_147_reg_n_121;
  wire r_V_8_reg_147_reg_n_122;
  wire r_V_8_reg_147_reg_n_123;
  wire r_V_8_reg_147_reg_n_124;
  wire r_V_8_reg_147_reg_n_125;
  wire r_V_8_reg_147_reg_n_126;
  wire r_V_8_reg_147_reg_n_127;
  wire r_V_8_reg_147_reg_n_128;
  wire r_V_8_reg_147_reg_n_129;
  wire r_V_8_reg_147_reg_n_130;
  wire r_V_8_reg_147_reg_n_131;
  wire r_V_8_reg_147_reg_n_132;
  wire r_V_8_reg_147_reg_n_133;
  wire r_V_8_reg_147_reg_n_134;
  wire r_V_8_reg_147_reg_n_135;
  wire r_V_8_reg_147_reg_n_136;
  wire r_V_8_reg_147_reg_n_137;
  wire r_V_8_reg_147_reg_n_138;
  wire r_V_8_reg_147_reg_n_139;
  wire r_V_8_reg_147_reg_n_140;
  wire r_V_8_reg_147_reg_n_141;
  wire r_V_8_reg_147_reg_n_142;
  wire r_V_8_reg_147_reg_n_143;
  wire r_V_8_reg_147_reg_n_144;
  wire r_V_8_reg_147_reg_n_145;
  wire r_V_8_reg_147_reg_n_146;
  wire r_V_8_reg_147_reg_n_147;
  wire r_V_8_reg_147_reg_n_148;
  wire r_V_8_reg_147_reg_n_149;
  wire r_V_8_reg_147_reg_n_150;
  wire r_V_8_reg_147_reg_n_151;
  wire r_V_8_reg_147_reg_n_152;
  wire r_V_8_reg_147_reg_n_153;
  wire [44:0]reg_resonator_im_V_reg;
  wire [3:0]\reg_resonator_im_V_reg[11] ;
  wire [3:0]\reg_resonator_im_V_reg[15] ;
  wire [3:0]\reg_resonator_im_V_reg[19] ;
  wire [3:0]\reg_resonator_im_V_reg[23] ;
  wire [3:0]\reg_resonator_im_V_reg[27] ;
  wire [3:0]\reg_resonator_im_V_reg[31] ;
  wire [3:0]\reg_resonator_im_V_reg[35] ;
  wire [3:0]\reg_resonator_im_V_reg[39] ;
  wire [3:0]\reg_resonator_im_V_reg[3] ;
  wire [3:0]\reg_resonator_im_V_reg[43] ;
  wire [0:0]\reg_resonator_im_V_reg[44] ;
  wire [3:0]\reg_resonator_im_V_reg[7] ;
  wire [44:0]reg_resonator_re_V_reg;
  wire [3:0]\reg_resonator_re_V_reg[11] ;
  wire [3:0]\reg_resonator_re_V_reg[15] ;
  wire [3:0]\reg_resonator_re_V_reg[19] ;
  wire [3:0]\reg_resonator_re_V_reg[23] ;
  wire [3:0]\reg_resonator_re_V_reg[27] ;
  wire [3:0]\reg_resonator_re_V_reg[31] ;
  wire [3:0]\reg_resonator_re_V_reg[35] ;
  wire [3:0]\reg_resonator_re_V_reg[39] ;
  wire [3:0]\reg_resonator_re_V_reg[43] ;
  wire [0:0]\reg_resonator_re_V_reg[44] ;
  wire [3:0]\reg_resonator_re_V_reg[7] ;
  wire res_input_im_V_reg_4440;
  wire NLW_r_V_6_reg_137_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_6_reg_137_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_6_reg_137_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_6_reg_137_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_6_reg_137_reg_P_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_8_reg_147_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_8_reg_147_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_8_reg_147_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_8_reg_147_reg_P_UNCONNECTED;

  FDRE \comb_im_V_int_reg_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[3]__0_0 [0]),
        .Q(\comb_im_V_int_reg_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[11]__0_0 [2]),
        .Q(\comb_im_V_int_reg_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[11]__0_0 [3]),
        .Q(\comb_im_V_int_reg_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[14]__0_0 [0]),
        .Q(\comb_im_V_int_reg_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[14]__0_0 [1]),
        .Q(\comb_im_V_int_reg_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[14]__0_0 [2]),
        .Q(\comb_im_V_int_reg_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[3]__0_0 [1]),
        .Q(\comb_im_V_int_reg_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[3]__0_0 [2]),
        .Q(\comb_im_V_int_reg_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[3]__0_0 [3]),
        .Q(\comb_im_V_int_reg_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[7]__0_0 [0]),
        .Q(\comb_im_V_int_reg_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[7]__0_0 [1]),
        .Q(\comb_im_V_int_reg_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[7]__0_0 [2]),
        .Q(\comb_im_V_int_reg_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[7]__0_0 [3]),
        .Q(\comb_im_V_int_reg_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[11]__0_0 [0]),
        .Q(\comb_im_V_int_reg_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[11]__0_0 [1]),
        .Q(\comb_im_V_int_reg_reg[9]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[0]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[10]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[11]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[12]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[13]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[14]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[1]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[2]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[3]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[4]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[5]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[6]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[7]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[8]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[9]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3_n_0 ));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[9]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(O[0]),
        .Q(\comb_re_V_int_reg_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[11]__0_0 [2]),
        .Q(\comb_re_V_int_reg_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[11]__0_0 [3]),
        .Q(\comb_re_V_int_reg_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[14]__0_0 [0]),
        .Q(\comb_re_V_int_reg_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[14]__0_0 [1]),
        .Q(\comb_re_V_int_reg_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[14]__0_0 [2]),
        .Q(\comb_re_V_int_reg_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(O[1]),
        .Q(\comb_re_V_int_reg_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(O[2]),
        .Q(\comb_re_V_int_reg_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(O[3]),
        .Q(\comb_re_V_int_reg_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[7]__0_0 [0]),
        .Q(\comb_re_V_int_reg_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[7]__0_0 [1]),
        .Q(\comb_re_V_int_reg_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[7]__0_0 [2]),
        .Q(\comb_re_V_int_reg_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[7]__0_0 [3]),
        .Q(\comb_re_V_int_reg_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[11]__0_0 [0]),
        .Q(\comb_re_V_int_reg_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[11]__0_0 [1]),
        .Q(\comb_re_V_int_reg_reg[9]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[0]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[10]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[11]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[12]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[13]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[14]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[1]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[2]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[3]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[4]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[5]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[6]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[7]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[8]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[9]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_mac_muladd_16s_15s_31s_32_1_0 msdft_mac_muladd_16s_15s_31s_32_1_0_U8
       (.B({\comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3_n_0 }),
        .PCOUT({r_V_8_reg_147_reg_n_106,r_V_8_reg_147_reg_n_107,r_V_8_reg_147_reg_n_108,r_V_8_reg_147_reg_n_109,r_V_8_reg_147_reg_n_110,r_V_8_reg_147_reg_n_111,r_V_8_reg_147_reg_n_112,r_V_8_reg_147_reg_n_113,r_V_8_reg_147_reg_n_114,r_V_8_reg_147_reg_n_115,r_V_8_reg_147_reg_n_116,r_V_8_reg_147_reg_n_117,r_V_8_reg_147_reg_n_118,r_V_8_reg_147_reg_n_119,r_V_8_reg_147_reg_n_120,r_V_8_reg_147_reg_n_121,r_V_8_reg_147_reg_n_122,r_V_8_reg_147_reg_n_123,r_V_8_reg_147_reg_n_124,r_V_8_reg_147_reg_n_125,r_V_8_reg_147_reg_n_126,r_V_8_reg_147_reg_n_127,r_V_8_reg_147_reg_n_128,r_V_8_reg_147_reg_n_129,r_V_8_reg_147_reg_n_130,r_V_8_reg_147_reg_n_131,r_V_8_reg_147_reg_n_132,r_V_8_reg_147_reg_n_133,r_V_8_reg_147_reg_n_134,r_V_8_reg_147_reg_n_135,r_V_8_reg_147_reg_n_136,r_V_8_reg_147_reg_n_137,r_V_8_reg_147_reg_n_138,r_V_8_reg_147_reg_n_139,r_V_8_reg_147_reg_n_140,r_V_8_reg_147_reg_n_141,r_V_8_reg_147_reg_n_142,r_V_8_reg_147_reg_n_143,r_V_8_reg_147_reg_n_144,r_V_8_reg_147_reg_n_145,r_V_8_reg_147_reg_n_146,r_V_8_reg_147_reg_n_147,r_V_8_reg_147_reg_n_148,r_V_8_reg_147_reg_n_149,r_V_8_reg_147_reg_n_150,r_V_8_reg_147_reg_n_151,r_V_8_reg_147_reg_n_152,r_V_8_reg_147_reg_n_153}),
        .clk(clk),
        .p(p_11),
        .p_0(p_12),
        .p_1(p_13),
        .p_10(p_22),
        .p_11(p_24),
        .p_2(p_14),
        .p_3(p_15),
        .p_4(p_16),
        .p_5(p_17),
        .p_6(p_18),
        .p_7(p_19),
        .p_8(p_20),
        .p_9(p_21),
        .reg_resonator_im_V_reg(reg_resonator_im_V_reg),
        .\reg_resonator_im_V_reg[11] (\reg_resonator_im_V_reg[11] ),
        .\reg_resonator_im_V_reg[15] (\reg_resonator_im_V_reg[15] ),
        .\reg_resonator_im_V_reg[19] (\reg_resonator_im_V_reg[19] ),
        .\reg_resonator_im_V_reg[23] (\reg_resonator_im_V_reg[23] ),
        .\reg_resonator_im_V_reg[27] (\reg_resonator_im_V_reg[27] ),
        .\reg_resonator_im_V_reg[31] (\reg_resonator_im_V_reg[31] ),
        .\reg_resonator_im_V_reg[35] (\reg_resonator_im_V_reg[35] ),
        .\reg_resonator_im_V_reg[39] (\reg_resonator_im_V_reg[39] ),
        .\reg_resonator_im_V_reg[3] (\reg_resonator_im_V_reg[3] ),
        .\reg_resonator_im_V_reg[43] (\reg_resonator_im_V_reg[43] ),
        .\reg_resonator_im_V_reg[44] (\reg_resonator_im_V_reg[44] ),
        .\reg_resonator_im_V_reg[7] (\reg_resonator_im_V_reg[7] ),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_mac_mulsub_16s_15s_31s_31_1_0 msdft_mac_mulsub_16s_15s_31s_31_1_0_U7
       (.B({\comb_im_V_read_reg_122_pp0_iter3_reg_reg[14]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[13]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[12]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[11]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[10]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[9]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[8]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[7]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[6]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[5]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[4]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[3]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[2]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[1]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[0]__0_n_0 }),
        .PCOUT({r_V_6_reg_137_reg_n_106,r_V_6_reg_137_reg_n_107,r_V_6_reg_137_reg_n_108,r_V_6_reg_137_reg_n_109,r_V_6_reg_137_reg_n_110,r_V_6_reg_137_reg_n_111,r_V_6_reg_137_reg_n_112,r_V_6_reg_137_reg_n_113,r_V_6_reg_137_reg_n_114,r_V_6_reg_137_reg_n_115,r_V_6_reg_137_reg_n_116,r_V_6_reg_137_reg_n_117,r_V_6_reg_137_reg_n_118,r_V_6_reg_137_reg_n_119,r_V_6_reg_137_reg_n_120,r_V_6_reg_137_reg_n_121,r_V_6_reg_137_reg_n_122,r_V_6_reg_137_reg_n_123,r_V_6_reg_137_reg_n_124,r_V_6_reg_137_reg_n_125,r_V_6_reg_137_reg_n_126,r_V_6_reg_137_reg_n_127,r_V_6_reg_137_reg_n_128,r_V_6_reg_137_reg_n_129,r_V_6_reg_137_reg_n_130,r_V_6_reg_137_reg_n_131,r_V_6_reg_137_reg_n_132,r_V_6_reg_137_reg_n_133,r_V_6_reg_137_reg_n_134,r_V_6_reg_137_reg_n_135,r_V_6_reg_137_reg_n_136,r_V_6_reg_137_reg_n_137,r_V_6_reg_137_reg_n_138,r_V_6_reg_137_reg_n_139,r_V_6_reg_137_reg_n_140,r_V_6_reg_137_reg_n_141,r_V_6_reg_137_reg_n_142,r_V_6_reg_137_reg_n_143,r_V_6_reg_137_reg_n_144,r_V_6_reg_137_reg_n_145,r_V_6_reg_137_reg_n_146,r_V_6_reg_137_reg_n_147,r_V_6_reg_137_reg_n_148,r_V_6_reg_137_reg_n_149,r_V_6_reg_137_reg_n_150,r_V_6_reg_137_reg_n_151,r_V_6_reg_137_reg_n_152,r_V_6_reg_137_reg_n_153}),
        .S(S),
        .clk(clk),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_10(p_10),
        .p_11(p_23),
        .p_2(p_2),
        .p_3(p_3),
        .p_4(p_4),
        .p_5(p_5),
        .p_6(p_6),
        .p_7(p_7),
        .p_8(p_8),
        .p_9(p_9),
        .reg_resonator_re_V_reg(reg_resonator_re_V_reg),
        .\reg_resonator_re_V_reg[11] (\reg_resonator_re_V_reg[11] ),
        .\reg_resonator_re_V_reg[15] (\reg_resonator_re_V_reg[15] ),
        .\reg_resonator_re_V_reg[19] (\reg_resonator_re_V_reg[19] ),
        .\reg_resonator_re_V_reg[23] (\reg_resonator_re_V_reg[23] ),
        .\reg_resonator_re_V_reg[27] (\reg_resonator_re_V_reg[27] ),
        .\reg_resonator_re_V_reg[31] (\reg_resonator_re_V_reg[31] ),
        .\reg_resonator_re_V_reg[35] (\reg_resonator_re_V_reg[35] ),
        .\reg_resonator_re_V_reg[39] (\reg_resonator_re_V_reg[39] ),
        .\reg_resonator_re_V_reg[43] (\reg_resonator_re_V_reg[43] ),
        .\reg_resonator_re_V_reg[44] (\reg_resonator_re_V_reg[44] ),
        .\reg_resonator_re_V_reg[7] (\reg_resonator_re_V_reg[7] ),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_6_reg_137_reg
       (.A({r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_6_reg_137_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_6_reg_137_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_6_reg_137_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_6_reg_137_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_6_reg_137_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_6_reg_137_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_r_V_6_reg_137_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_r_V_6_reg_137_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_6_reg_137_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_6_reg_137_reg_n_106,r_V_6_reg_137_reg_n_107,r_V_6_reg_137_reg_n_108,r_V_6_reg_137_reg_n_109,r_V_6_reg_137_reg_n_110,r_V_6_reg_137_reg_n_111,r_V_6_reg_137_reg_n_112,r_V_6_reg_137_reg_n_113,r_V_6_reg_137_reg_n_114,r_V_6_reg_137_reg_n_115,r_V_6_reg_137_reg_n_116,r_V_6_reg_137_reg_n_117,r_V_6_reg_137_reg_n_118,r_V_6_reg_137_reg_n_119,r_V_6_reg_137_reg_n_120,r_V_6_reg_137_reg_n_121,r_V_6_reg_137_reg_n_122,r_V_6_reg_137_reg_n_123,r_V_6_reg_137_reg_n_124,r_V_6_reg_137_reg_n_125,r_V_6_reg_137_reg_n_126,r_V_6_reg_137_reg_n_127,r_V_6_reg_137_reg_n_128,r_V_6_reg_137_reg_n_129,r_V_6_reg_137_reg_n_130,r_V_6_reg_137_reg_n_131,r_V_6_reg_137_reg_n_132,r_V_6_reg_137_reg_n_133,r_V_6_reg_137_reg_n_134,r_V_6_reg_137_reg_n_135,r_V_6_reg_137_reg_n_136,r_V_6_reg_137_reg_n_137,r_V_6_reg_137_reg_n_138,r_V_6_reg_137_reg_n_139,r_V_6_reg_137_reg_n_140,r_V_6_reg_137_reg_n_141,r_V_6_reg_137_reg_n_142,r_V_6_reg_137_reg_n_143,r_V_6_reg_137_reg_n_144,r_V_6_reg_137_reg_n_145,r_V_6_reg_137_reg_n_146,r_V_6_reg_137_reg_n_147,r_V_6_reg_137_reg_n_148,r_V_6_reg_137_reg_n_149,r_V_6_reg_137_reg_n_150,r_V_6_reg_137_reg_n_151,r_V_6_reg_137_reg_n_152,r_V_6_reg_137_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_6_reg_137_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_8_reg_147_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_8_reg_147_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_8_reg_147_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_8_reg_147_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_8_reg_147_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_8_reg_147_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_8_reg_147_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_r_V_8_reg_147_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_r_V_8_reg_147_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_8_reg_147_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_8_reg_147_reg_n_106,r_V_8_reg_147_reg_n_107,r_V_8_reg_147_reg_n_108,r_V_8_reg_147_reg_n_109,r_V_8_reg_147_reg_n_110,r_V_8_reg_147_reg_n_111,r_V_8_reg_147_reg_n_112,r_V_8_reg_147_reg_n_113,r_V_8_reg_147_reg_n_114,r_V_8_reg_147_reg_n_115,r_V_8_reg_147_reg_n_116,r_V_8_reg_147_reg_n_117,r_V_8_reg_147_reg_n_118,r_V_8_reg_147_reg_n_119,r_V_8_reg_147_reg_n_120,r_V_8_reg_147_reg_n_121,r_V_8_reg_147_reg_n_122,r_V_8_reg_147_reg_n_123,r_V_8_reg_147_reg_n_124,r_V_8_reg_147_reg_n_125,r_V_8_reg_147_reg_n_126,r_V_8_reg_147_reg_n_127,r_V_8_reg_147_reg_n_128,r_V_8_reg_147_reg_n_129,r_V_8_reg_147_reg_n_130,r_V_8_reg_147_reg_n_131,r_V_8_reg_147_reg_n_132,r_V_8_reg_147_reg_n_133,r_V_8_reg_147_reg_n_134,r_V_8_reg_147_reg_n_135,r_V_8_reg_147_reg_n_136,r_V_8_reg_147_reg_n_137,r_V_8_reg_147_reg_n_138,r_V_8_reg_147_reg_n_139,r_V_8_reg_147_reg_n_140,r_V_8_reg_147_reg_n_141,r_V_8_reg_147_reg_n_142,r_V_8_reg_147_reg_n_143,r_V_8_reg_147_reg_n_144,r_V_8_reg_147_reg_n_145,r_V_8_reg_147_reg_n_146,r_V_8_reg_147_reg_n_147,r_V_8_reg_147_reg_n_148,r_V_8_reg_147_reg_n_149,r_V_8_reg_147_reg_n_150,r_V_8_reg_147_reg_n_151,r_V_8_reg_147_reg_n_152,r_V_8_reg_147_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_8_reg_147_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_fu_52_p2_carry__2_i_1__0
       (.I0(d1),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "modulation" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modulation_12
   (A,
    \twidd_re_V_read_reg_398_reg[15]__0 ,
    \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 ,
    res_input_im_V_reg_4440,
    \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 ,
    \reg_resonator_re_V_reg[44] ,
    \reg_resonator_im_V_reg[44] ,
    O,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    S,
    \reg_resonator_re_V_reg[7] ,
    \reg_resonator_re_V_reg[11] ,
    \reg_resonator_re_V_reg[15] ,
    \reg_resonator_re_V_reg[19] ,
    \reg_resonator_re_V_reg[23] ,
    \reg_resonator_re_V_reg[27] ,
    \reg_resonator_re_V_reg[31] ,
    \reg_resonator_re_V_reg[35] ,
    \reg_resonator_re_V_reg[39] ,
    \reg_resonator_re_V_reg[43] ,
    \reg_resonator_im_V_reg[3] ,
    \reg_resonator_im_V_reg[7] ,
    \reg_resonator_im_V_reg[11] ,
    \reg_resonator_im_V_reg[15] ,
    \reg_resonator_im_V_reg[19] ,
    \reg_resonator_im_V_reg[23] ,
    \reg_resonator_im_V_reg[27] ,
    \reg_resonator_im_V_reg[31] ,
    \reg_resonator_im_V_reg[35] ,
    \reg_resonator_im_V_reg[39] ,
    \reg_resonator_im_V_reg[43] ,
    DI,
    clk,
    ret_V_fu_52_p2,
    ret_V_2_fu_66_p2,
    r_V_8_reg_147_reg_0,
    r_V_8_reg_147_reg_1,
    r_V_8_reg_147_reg_2,
    r_V_8_reg_147_reg_3,
    r_V_8_reg_147_reg_4,
    r_V_8_reg_147_reg_5,
    r_V_8_reg_147_reg_6,
    r_V_8_reg_147_reg_7,
    r_V_8_reg_147_reg_8,
    r_V_8_reg_147_reg_9,
    r_V_8_reg_147_reg_10,
    r_V_8_reg_147_reg_11,
    r_V_8_reg_147_reg_12,
    r_V_8_reg_147_reg_13,
    r_V_8_reg_147_reg_14,
    r_V_8_reg_147_reg_15,
    r_V_6_reg_137_reg_0,
    r_V_6_reg_137_reg_1,
    r_V_6_reg_137_reg_2,
    r_V_6_reg_137_reg_3,
    r_V_6_reg_137_reg_4,
    r_V_6_reg_137_reg_5,
    r_V_6_reg_137_reg_6,
    r_V_6_reg_137_reg_7,
    r_V_6_reg_137_reg_8,
    r_V_6_reg_137_reg_9,
    r_V_6_reg_137_reg_10,
    r_V_6_reg_137_reg_11,
    r_V_6_reg_137_reg_12,
    r_V_6_reg_137_reg_13,
    r_V_6_reg_137_reg_14,
    r_V_6_reg_137_reg_15,
    reg_resonator_re_V_reg,
    reg_resonator_im_V_reg,
    d1,
    rst_app_read_reg_389_pp0_iter7_reg);
  output [15:0]A;
  output [15:0]\twidd_re_V_read_reg_398_reg[15]__0 ;
  output [15:0]\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 ;
  output res_input_im_V_reg_4440;
  output [15:0]\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 ;
  output [0:0]\reg_resonator_re_V_reg[44] ;
  output [0:0]\reg_resonator_im_V_reg[44] ;
  output [3:0]O;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [0:0]p_9;
  output [3:0]p_10;
  output [3:0]p_11;
  output [3:0]p_12;
  output [3:0]p_13;
  output [3:0]p_14;
  output [3:0]p_15;
  output [3:0]p_16;
  output [3:0]p_17;
  output [3:0]p_18;
  output [3:0]p_19;
  output [3:0]p_20;
  output [0:0]p_21;
  output [3:0]S;
  output [3:0]\reg_resonator_re_V_reg[7] ;
  output [3:0]\reg_resonator_re_V_reg[11] ;
  output [3:0]\reg_resonator_re_V_reg[15] ;
  output [3:0]\reg_resonator_re_V_reg[19] ;
  output [3:0]\reg_resonator_re_V_reg[23] ;
  output [3:0]\reg_resonator_re_V_reg[27] ;
  output [3:0]\reg_resonator_re_V_reg[31] ;
  output [3:0]\reg_resonator_re_V_reg[35] ;
  output [3:0]\reg_resonator_re_V_reg[39] ;
  output [3:0]\reg_resonator_re_V_reg[43] ;
  output [3:0]\reg_resonator_im_V_reg[3] ;
  output [3:0]\reg_resonator_im_V_reg[7] ;
  output [3:0]\reg_resonator_im_V_reg[11] ;
  output [3:0]\reg_resonator_im_V_reg[15] ;
  output [3:0]\reg_resonator_im_V_reg[19] ;
  output [3:0]\reg_resonator_im_V_reg[23] ;
  output [3:0]\reg_resonator_im_V_reg[27] ;
  output [3:0]\reg_resonator_im_V_reg[31] ;
  output [3:0]\reg_resonator_im_V_reg[35] ;
  output [3:0]\reg_resonator_im_V_reg[39] ;
  output [3:0]\reg_resonator_im_V_reg[43] ;
  output [0:0]DI;
  input clk;
  input [14:0]ret_V_fu_52_p2;
  input [14:0]ret_V_2_fu_66_p2;
  input r_V_8_reg_147_reg_0;
  input r_V_8_reg_147_reg_1;
  input r_V_8_reg_147_reg_2;
  input r_V_8_reg_147_reg_3;
  input r_V_8_reg_147_reg_4;
  input r_V_8_reg_147_reg_5;
  input r_V_8_reg_147_reg_6;
  input r_V_8_reg_147_reg_7;
  input r_V_8_reg_147_reg_8;
  input r_V_8_reg_147_reg_9;
  input r_V_8_reg_147_reg_10;
  input r_V_8_reg_147_reg_11;
  input r_V_8_reg_147_reg_12;
  input r_V_8_reg_147_reg_13;
  input r_V_8_reg_147_reg_14;
  input r_V_8_reg_147_reg_15;
  input r_V_6_reg_137_reg_0;
  input r_V_6_reg_137_reg_1;
  input r_V_6_reg_137_reg_2;
  input r_V_6_reg_137_reg_3;
  input r_V_6_reg_137_reg_4;
  input r_V_6_reg_137_reg_5;
  input r_V_6_reg_137_reg_6;
  input r_V_6_reg_137_reg_7;
  input r_V_6_reg_137_reg_8;
  input r_V_6_reg_137_reg_9;
  input r_V_6_reg_137_reg_10;
  input r_V_6_reg_137_reg_11;
  input r_V_6_reg_137_reg_12;
  input r_V_6_reg_137_reg_13;
  input r_V_6_reg_137_reg_14;
  input r_V_6_reg_137_reg_15;
  input [44:0]reg_resonator_re_V_reg;
  input [44:0]reg_resonator_im_V_reg;
  input [0:0]d1;
  input rst_app_read_reg_389_pp0_iter7_reg;

  wire [15:0]A;
  wire [0:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire clk;
  wire \comb_im_V_int_reg_reg[0]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[10]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[11]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[12]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[13]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[14]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[1]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[2]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[3]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[4]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[5]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[6]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[7]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[8]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[9]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3_n_0 ;
  wire [14:0]comb_im_V_read_reg_122_pp0_iter3_reg;
  wire \comb_re_V_int_reg_reg[0]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[10]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[11]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[12]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[13]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[14]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[1]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[2]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[3]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[4]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[5]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[6]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[7]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[8]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[9]__0_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2_n_0 ;
  wire [0:0]d1;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_10;
  wire [3:0]p_11;
  wire [3:0]p_12;
  wire [3:0]p_13;
  wire [3:0]p_14;
  wire [3:0]p_15;
  wire [3:0]p_16;
  wire [3:0]p_17;
  wire [3:0]p_18;
  wire [3:0]p_19;
  wire [3:0]p_2;
  wire [3:0]p_20;
  wire [0:0]p_21;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [0:0]p_9;
  wire r_V_6_reg_137_reg_0;
  wire r_V_6_reg_137_reg_1;
  wire r_V_6_reg_137_reg_10;
  wire r_V_6_reg_137_reg_11;
  wire r_V_6_reg_137_reg_12;
  wire r_V_6_reg_137_reg_13;
  wire r_V_6_reg_137_reg_14;
  wire r_V_6_reg_137_reg_15;
  wire r_V_6_reg_137_reg_2;
  wire r_V_6_reg_137_reg_3;
  wire r_V_6_reg_137_reg_4;
  wire r_V_6_reg_137_reg_5;
  wire r_V_6_reg_137_reg_6;
  wire r_V_6_reg_137_reg_7;
  wire r_V_6_reg_137_reg_8;
  wire r_V_6_reg_137_reg_9;
  wire r_V_6_reg_137_reg_n_106;
  wire r_V_6_reg_137_reg_n_107;
  wire r_V_6_reg_137_reg_n_108;
  wire r_V_6_reg_137_reg_n_109;
  wire r_V_6_reg_137_reg_n_110;
  wire r_V_6_reg_137_reg_n_111;
  wire r_V_6_reg_137_reg_n_112;
  wire r_V_6_reg_137_reg_n_113;
  wire r_V_6_reg_137_reg_n_114;
  wire r_V_6_reg_137_reg_n_115;
  wire r_V_6_reg_137_reg_n_116;
  wire r_V_6_reg_137_reg_n_117;
  wire r_V_6_reg_137_reg_n_118;
  wire r_V_6_reg_137_reg_n_119;
  wire r_V_6_reg_137_reg_n_120;
  wire r_V_6_reg_137_reg_n_121;
  wire r_V_6_reg_137_reg_n_122;
  wire r_V_6_reg_137_reg_n_123;
  wire r_V_6_reg_137_reg_n_124;
  wire r_V_6_reg_137_reg_n_125;
  wire r_V_6_reg_137_reg_n_126;
  wire r_V_6_reg_137_reg_n_127;
  wire r_V_6_reg_137_reg_n_128;
  wire r_V_6_reg_137_reg_n_129;
  wire r_V_6_reg_137_reg_n_130;
  wire r_V_6_reg_137_reg_n_131;
  wire r_V_6_reg_137_reg_n_132;
  wire r_V_6_reg_137_reg_n_133;
  wire r_V_6_reg_137_reg_n_134;
  wire r_V_6_reg_137_reg_n_135;
  wire r_V_6_reg_137_reg_n_136;
  wire r_V_6_reg_137_reg_n_137;
  wire r_V_6_reg_137_reg_n_138;
  wire r_V_6_reg_137_reg_n_139;
  wire r_V_6_reg_137_reg_n_140;
  wire r_V_6_reg_137_reg_n_141;
  wire r_V_6_reg_137_reg_n_142;
  wire r_V_6_reg_137_reg_n_143;
  wire r_V_6_reg_137_reg_n_144;
  wire r_V_6_reg_137_reg_n_145;
  wire r_V_6_reg_137_reg_n_146;
  wire r_V_6_reg_137_reg_n_147;
  wire r_V_6_reg_137_reg_n_148;
  wire r_V_6_reg_137_reg_n_149;
  wire r_V_6_reg_137_reg_n_150;
  wire r_V_6_reg_137_reg_n_151;
  wire r_V_6_reg_137_reg_n_152;
  wire r_V_6_reg_137_reg_n_153;
  wire r_V_8_reg_147_reg_0;
  wire r_V_8_reg_147_reg_1;
  wire r_V_8_reg_147_reg_10;
  wire r_V_8_reg_147_reg_11;
  wire r_V_8_reg_147_reg_12;
  wire r_V_8_reg_147_reg_13;
  wire r_V_8_reg_147_reg_14;
  wire r_V_8_reg_147_reg_15;
  wire r_V_8_reg_147_reg_2;
  wire r_V_8_reg_147_reg_3;
  wire r_V_8_reg_147_reg_4;
  wire r_V_8_reg_147_reg_5;
  wire r_V_8_reg_147_reg_6;
  wire r_V_8_reg_147_reg_7;
  wire r_V_8_reg_147_reg_8;
  wire r_V_8_reg_147_reg_9;
  wire r_V_8_reg_147_reg_n_106;
  wire r_V_8_reg_147_reg_n_107;
  wire r_V_8_reg_147_reg_n_108;
  wire r_V_8_reg_147_reg_n_109;
  wire r_V_8_reg_147_reg_n_110;
  wire r_V_8_reg_147_reg_n_111;
  wire r_V_8_reg_147_reg_n_112;
  wire r_V_8_reg_147_reg_n_113;
  wire r_V_8_reg_147_reg_n_114;
  wire r_V_8_reg_147_reg_n_115;
  wire r_V_8_reg_147_reg_n_116;
  wire r_V_8_reg_147_reg_n_117;
  wire r_V_8_reg_147_reg_n_118;
  wire r_V_8_reg_147_reg_n_119;
  wire r_V_8_reg_147_reg_n_120;
  wire r_V_8_reg_147_reg_n_121;
  wire r_V_8_reg_147_reg_n_122;
  wire r_V_8_reg_147_reg_n_123;
  wire r_V_8_reg_147_reg_n_124;
  wire r_V_8_reg_147_reg_n_125;
  wire r_V_8_reg_147_reg_n_126;
  wire r_V_8_reg_147_reg_n_127;
  wire r_V_8_reg_147_reg_n_128;
  wire r_V_8_reg_147_reg_n_129;
  wire r_V_8_reg_147_reg_n_130;
  wire r_V_8_reg_147_reg_n_131;
  wire r_V_8_reg_147_reg_n_132;
  wire r_V_8_reg_147_reg_n_133;
  wire r_V_8_reg_147_reg_n_134;
  wire r_V_8_reg_147_reg_n_135;
  wire r_V_8_reg_147_reg_n_136;
  wire r_V_8_reg_147_reg_n_137;
  wire r_V_8_reg_147_reg_n_138;
  wire r_V_8_reg_147_reg_n_139;
  wire r_V_8_reg_147_reg_n_140;
  wire r_V_8_reg_147_reg_n_141;
  wire r_V_8_reg_147_reg_n_142;
  wire r_V_8_reg_147_reg_n_143;
  wire r_V_8_reg_147_reg_n_144;
  wire r_V_8_reg_147_reg_n_145;
  wire r_V_8_reg_147_reg_n_146;
  wire r_V_8_reg_147_reg_n_147;
  wire r_V_8_reg_147_reg_n_148;
  wire r_V_8_reg_147_reg_n_149;
  wire r_V_8_reg_147_reg_n_150;
  wire r_V_8_reg_147_reg_n_151;
  wire r_V_8_reg_147_reg_n_152;
  wire r_V_8_reg_147_reg_n_153;
  wire [44:0]reg_resonator_im_V_reg;
  wire [3:0]\reg_resonator_im_V_reg[11] ;
  wire [3:0]\reg_resonator_im_V_reg[15] ;
  wire [3:0]\reg_resonator_im_V_reg[19] ;
  wire [3:0]\reg_resonator_im_V_reg[23] ;
  wire [3:0]\reg_resonator_im_V_reg[27] ;
  wire [3:0]\reg_resonator_im_V_reg[31] ;
  wire [3:0]\reg_resonator_im_V_reg[35] ;
  wire [3:0]\reg_resonator_im_V_reg[39] ;
  wire [3:0]\reg_resonator_im_V_reg[3] ;
  wire [3:0]\reg_resonator_im_V_reg[43] ;
  wire [0:0]\reg_resonator_im_V_reg[44] ;
  wire [3:0]\reg_resonator_im_V_reg[7] ;
  wire [44:0]reg_resonator_re_V_reg;
  wire [3:0]\reg_resonator_re_V_reg[11] ;
  wire [3:0]\reg_resonator_re_V_reg[15] ;
  wire [3:0]\reg_resonator_re_V_reg[19] ;
  wire [3:0]\reg_resonator_re_V_reg[23] ;
  wire [3:0]\reg_resonator_re_V_reg[27] ;
  wire [3:0]\reg_resonator_re_V_reg[31] ;
  wire [3:0]\reg_resonator_re_V_reg[35] ;
  wire [3:0]\reg_resonator_re_V_reg[39] ;
  wire [3:0]\reg_resonator_re_V_reg[43] ;
  wire [0:0]\reg_resonator_re_V_reg[44] ;
  wire [3:0]\reg_resonator_re_V_reg[7] ;
  wire res_input_im_V_reg_4440;
  wire [14:0]ret_V_2_fu_66_p2;
  wire [14:0]ret_V_fu_52_p2;
  wire rst_app_read_reg_389_pp0_iter7_reg;
  wire [15:0]twidd_im_V_read_reg_112_pp0_iter2_reg;
  wire [15:0]\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 ;
  wire [15:0]\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 ;
  wire [15:0]\twidd_re_V_read_reg_398_reg[15]__0 ;
  wire NLW_r_V_6_reg_137_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_6_reg_137_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_6_reg_137_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_6_reg_137_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_6_reg_137_reg_P_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_8_reg_147_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_8_reg_147_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_8_reg_147_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_8_reg_147_reg_P_UNCONNECTED;

  FDRE \comb_im_V_int_reg_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[0]),
        .Q(\comb_im_V_int_reg_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[10]),
        .Q(\comb_im_V_int_reg_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[11]),
        .Q(\comb_im_V_int_reg_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[12]),
        .Q(\comb_im_V_int_reg_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[13]),
        .Q(\comb_im_V_int_reg_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[14]),
        .Q(\comb_im_V_int_reg_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[1]),
        .Q(\comb_im_V_int_reg_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[2]),
        .Q(\comb_im_V_int_reg_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[3]),
        .Q(\comb_im_V_int_reg_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[4]),
        .Q(\comb_im_V_int_reg_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[5]),
        .Q(\comb_im_V_int_reg_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[6]),
        .Q(\comb_im_V_int_reg_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[7]),
        .Q(\comb_im_V_int_reg_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[8]),
        .Q(\comb_im_V_int_reg_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[9]),
        .Q(\comb_im_V_int_reg_reg[9]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[0]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[10]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[11]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[12]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[13]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[14]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[1]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[2]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[3]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[4]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[5]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[6]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[7]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[8]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[9]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3_n_0 ));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[10]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[11]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[12]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[13]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[14]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[0]),
        .Q(\comb_re_V_int_reg_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[10]),
        .Q(\comb_re_V_int_reg_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[11]),
        .Q(\comb_re_V_int_reg_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[12]),
        .Q(\comb_re_V_int_reg_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[13]),
        .Q(\comb_re_V_int_reg_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[14]),
        .Q(\comb_re_V_int_reg_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[1]),
        .Q(\comb_re_V_int_reg_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[2]),
        .Q(\comb_re_V_int_reg_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[3]),
        .Q(\comb_re_V_int_reg_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[4]),
        .Q(\comb_re_V_int_reg_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[5]),
        .Q(\comb_re_V_int_reg_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[6]),
        .Q(\comb_re_V_int_reg_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[7]),
        .Q(\comb_re_V_int_reg_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[8]),
        .Q(\comb_re_V_int_reg_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[9]),
        .Q(\comb_re_V_int_reg_reg[9]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[0]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[10]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[11]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[12]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[13]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[14]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[1]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[2]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[3]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[4]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[5]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[6]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[7]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[8]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[9]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_mac_muladd_16s_15s_31s_32_1_0_13 msdft_mac_muladd_16s_15s_31s_32_1_0_U8
       (.A(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 ),
        .B({\comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3_n_0 }),
        .PCOUT({r_V_8_reg_147_reg_n_106,r_V_8_reg_147_reg_n_107,r_V_8_reg_147_reg_n_108,r_V_8_reg_147_reg_n_109,r_V_8_reg_147_reg_n_110,r_V_8_reg_147_reg_n_111,r_V_8_reg_147_reg_n_112,r_V_8_reg_147_reg_n_113,r_V_8_reg_147_reg_n_114,r_V_8_reg_147_reg_n_115,r_V_8_reg_147_reg_n_116,r_V_8_reg_147_reg_n_117,r_V_8_reg_147_reg_n_118,r_V_8_reg_147_reg_n_119,r_V_8_reg_147_reg_n_120,r_V_8_reg_147_reg_n_121,r_V_8_reg_147_reg_n_122,r_V_8_reg_147_reg_n_123,r_V_8_reg_147_reg_n_124,r_V_8_reg_147_reg_n_125,r_V_8_reg_147_reg_n_126,r_V_8_reg_147_reg_n_127,r_V_8_reg_147_reg_n_128,r_V_8_reg_147_reg_n_129,r_V_8_reg_147_reg_n_130,r_V_8_reg_147_reg_n_131,r_V_8_reg_147_reg_n_132,r_V_8_reg_147_reg_n_133,r_V_8_reg_147_reg_n_134,r_V_8_reg_147_reg_n_135,r_V_8_reg_147_reg_n_136,r_V_8_reg_147_reg_n_137,r_V_8_reg_147_reg_n_138,r_V_8_reg_147_reg_n_139,r_V_8_reg_147_reg_n_140,r_V_8_reg_147_reg_n_141,r_V_8_reg_147_reg_n_142,r_V_8_reg_147_reg_n_143,r_V_8_reg_147_reg_n_144,r_V_8_reg_147_reg_n_145,r_V_8_reg_147_reg_n_146,r_V_8_reg_147_reg_n_147,r_V_8_reg_147_reg_n_148,r_V_8_reg_147_reg_n_149,r_V_8_reg_147_reg_n_150,r_V_8_reg_147_reg_n_151,r_V_8_reg_147_reg_n_152,r_V_8_reg_147_reg_n_153}),
        .clk(clk),
        .p(p_10),
        .p_0(p_11),
        .p_1(p_12),
        .p_10(p_21),
        .p_2(p_13),
        .p_3(p_14),
        .p_4(p_15),
        .p_5(p_16),
        .p_6(p_17),
        .p_7(p_18),
        .p_8(p_19),
        .p_9(p_20),
        .reg_resonator_im_V_reg(reg_resonator_im_V_reg),
        .\reg_resonator_im_V_reg[11] (\reg_resonator_im_V_reg[11] ),
        .\reg_resonator_im_V_reg[15] (\reg_resonator_im_V_reg[15] ),
        .\reg_resonator_im_V_reg[19] (\reg_resonator_im_V_reg[19] ),
        .\reg_resonator_im_V_reg[23] (\reg_resonator_im_V_reg[23] ),
        .\reg_resonator_im_V_reg[27] (\reg_resonator_im_V_reg[27] ),
        .\reg_resonator_im_V_reg[31] (\reg_resonator_im_V_reg[31] ),
        .\reg_resonator_im_V_reg[35] (\reg_resonator_im_V_reg[35] ),
        .\reg_resonator_im_V_reg[39] (\reg_resonator_im_V_reg[39] ),
        .\reg_resonator_im_V_reg[3] (\reg_resonator_im_V_reg[3] ),
        .\reg_resonator_im_V_reg[43] (\reg_resonator_im_V_reg[43] ),
        .\reg_resonator_im_V_reg[44] (\reg_resonator_im_V_reg[44] ),
        .\reg_resonator_im_V_reg[7] (\reg_resonator_im_V_reg[7] ),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440),
        .rst_app_read_reg_389_pp0_iter7_reg(rst_app_read_reg_389_pp0_iter7_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_mac_mulsub_16s_15s_31s_31_1_0_14 msdft_mac_mulsub_16s_15s_31s_31_1_0_U7
       (.A(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 ),
        .B(comb_im_V_read_reg_122_pp0_iter3_reg),
        .O(O),
        .PCOUT({r_V_6_reg_137_reg_n_106,r_V_6_reg_137_reg_n_107,r_V_6_reg_137_reg_n_108,r_V_6_reg_137_reg_n_109,r_V_6_reg_137_reg_n_110,r_V_6_reg_137_reg_n_111,r_V_6_reg_137_reg_n_112,r_V_6_reg_137_reg_n_113,r_V_6_reg_137_reg_n_114,r_V_6_reg_137_reg_n_115,r_V_6_reg_137_reg_n_116,r_V_6_reg_137_reg_n_117,r_V_6_reg_137_reg_n_118,r_V_6_reg_137_reg_n_119,r_V_6_reg_137_reg_n_120,r_V_6_reg_137_reg_n_121,r_V_6_reg_137_reg_n_122,r_V_6_reg_137_reg_n_123,r_V_6_reg_137_reg_n_124,r_V_6_reg_137_reg_n_125,r_V_6_reg_137_reg_n_126,r_V_6_reg_137_reg_n_127,r_V_6_reg_137_reg_n_128,r_V_6_reg_137_reg_n_129,r_V_6_reg_137_reg_n_130,r_V_6_reg_137_reg_n_131,r_V_6_reg_137_reg_n_132,r_V_6_reg_137_reg_n_133,r_V_6_reg_137_reg_n_134,r_V_6_reg_137_reg_n_135,r_V_6_reg_137_reg_n_136,r_V_6_reg_137_reg_n_137,r_V_6_reg_137_reg_n_138,r_V_6_reg_137_reg_n_139,r_V_6_reg_137_reg_n_140,r_V_6_reg_137_reg_n_141,r_V_6_reg_137_reg_n_142,r_V_6_reg_137_reg_n_143,r_V_6_reg_137_reg_n_144,r_V_6_reg_137_reg_n_145,r_V_6_reg_137_reg_n_146,r_V_6_reg_137_reg_n_147,r_V_6_reg_137_reg_n_148,r_V_6_reg_137_reg_n_149,r_V_6_reg_137_reg_n_150,r_V_6_reg_137_reg_n_151,r_V_6_reg_137_reg_n_152,r_V_6_reg_137_reg_n_153}),
        .S(S),
        .clk(clk),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_2(p_2),
        .p_3(p_3),
        .p_4(p_4),
        .p_5(p_5),
        .p_6(p_6),
        .p_7(p_7),
        .p_8(p_8),
        .p_9(p_9),
        .reg_resonator_re_V_reg(reg_resonator_re_V_reg),
        .\reg_resonator_re_V_reg[11] (\reg_resonator_re_V_reg[11] ),
        .\reg_resonator_re_V_reg[15] (\reg_resonator_re_V_reg[15] ),
        .\reg_resonator_re_V_reg[19] (\reg_resonator_re_V_reg[19] ),
        .\reg_resonator_re_V_reg[23] (\reg_resonator_re_V_reg[23] ),
        .\reg_resonator_re_V_reg[27] (\reg_resonator_re_V_reg[27] ),
        .\reg_resonator_re_V_reg[31] (\reg_resonator_re_V_reg[31] ),
        .\reg_resonator_re_V_reg[35] (\reg_resonator_re_V_reg[35] ),
        .\reg_resonator_re_V_reg[39] (\reg_resonator_re_V_reg[39] ),
        .\reg_resonator_re_V_reg[43] (\reg_resonator_re_V_reg[43] ),
        .\reg_resonator_re_V_reg[44] (\reg_resonator_re_V_reg[44] ),
        .\reg_resonator_re_V_reg[7] (\reg_resonator_re_V_reg[7] ),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_6_reg_137_reg
       (.A({\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_6_reg_137_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_6_reg_137_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_6_reg_137_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_6_reg_137_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_6_reg_137_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_6_reg_137_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_r_V_6_reg_137_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_r_V_6_reg_137_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_6_reg_137_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_6_reg_137_reg_n_106,r_V_6_reg_137_reg_n_107,r_V_6_reg_137_reg_n_108,r_V_6_reg_137_reg_n_109,r_V_6_reg_137_reg_n_110,r_V_6_reg_137_reg_n_111,r_V_6_reg_137_reg_n_112,r_V_6_reg_137_reg_n_113,r_V_6_reg_137_reg_n_114,r_V_6_reg_137_reg_n_115,r_V_6_reg_137_reg_n_116,r_V_6_reg_137_reg_n_117,r_V_6_reg_137_reg_n_118,r_V_6_reg_137_reg_n_119,r_V_6_reg_137_reg_n_120,r_V_6_reg_137_reg_n_121,r_V_6_reg_137_reg_n_122,r_V_6_reg_137_reg_n_123,r_V_6_reg_137_reg_n_124,r_V_6_reg_137_reg_n_125,r_V_6_reg_137_reg_n_126,r_V_6_reg_137_reg_n_127,r_V_6_reg_137_reg_n_128,r_V_6_reg_137_reg_n_129,r_V_6_reg_137_reg_n_130,r_V_6_reg_137_reg_n_131,r_V_6_reg_137_reg_n_132,r_V_6_reg_137_reg_n_133,r_V_6_reg_137_reg_n_134,r_V_6_reg_137_reg_n_135,r_V_6_reg_137_reg_n_136,r_V_6_reg_137_reg_n_137,r_V_6_reg_137_reg_n_138,r_V_6_reg_137_reg_n_139,r_V_6_reg_137_reg_n_140,r_V_6_reg_137_reg_n_141,r_V_6_reg_137_reg_n_142,r_V_6_reg_137_reg_n_143,r_V_6_reg_137_reg_n_144,r_V_6_reg_137_reg_n_145,r_V_6_reg_137_reg_n_146,r_V_6_reg_137_reg_n_147,r_V_6_reg_137_reg_n_148,r_V_6_reg_137_reg_n_149,r_V_6_reg_137_reg_n_150,r_V_6_reg_137_reg_n_151,r_V_6_reg_137_reg_n_152,r_V_6_reg_137_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_6_reg_137_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_8_reg_147_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_8_reg_147_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_8_reg_147_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_8_reg_147_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_8_reg_147_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_8_reg_147_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_8_reg_147_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_r_V_8_reg_147_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_r_V_8_reg_147_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_8_reg_147_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_8_reg_147_reg_n_106,r_V_8_reg_147_reg_n_107,r_V_8_reg_147_reg_n_108,r_V_8_reg_147_reg_n_109,r_V_8_reg_147_reg_n_110,r_V_8_reg_147_reg_n_111,r_V_8_reg_147_reg_n_112,r_V_8_reg_147_reg_n_113,r_V_8_reg_147_reg_n_114,r_V_8_reg_147_reg_n_115,r_V_8_reg_147_reg_n_116,r_V_8_reg_147_reg_n_117,r_V_8_reg_147_reg_n_118,r_V_8_reg_147_reg_n_119,r_V_8_reg_147_reg_n_120,r_V_8_reg_147_reg_n_121,r_V_8_reg_147_reg_n_122,r_V_8_reg_147_reg_n_123,r_V_8_reg_147_reg_n_124,r_V_8_reg_147_reg_n_125,r_V_8_reg_147_reg_n_126,r_V_8_reg_147_reg_n_127,r_V_8_reg_147_reg_n_128,r_V_8_reg_147_reg_n_129,r_V_8_reg_147_reg_n_130,r_V_8_reg_147_reg_n_131,r_V_8_reg_147_reg_n_132,r_V_8_reg_147_reg_n_133,r_V_8_reg_147_reg_n_134,r_V_8_reg_147_reg_n_135,r_V_8_reg_147_reg_n_136,r_V_8_reg_147_reg_n_137,r_V_8_reg_147_reg_n_138,r_V_8_reg_147_reg_n_139,r_V_8_reg_147_reg_n_140,r_V_8_reg_147_reg_n_141,r_V_8_reg_147_reg_n_142,r_V_8_reg_147_reg_n_143,r_V_8_reg_147_reg_n_144,r_V_8_reg_147_reg_n_145,r_V_8_reg_147_reg_n_146,r_V_8_reg_147_reg_n_147,r_V_8_reg_147_reg_n_148,r_V_8_reg_147_reg_n_149,r_V_8_reg_147_reg_n_150,r_V_8_reg_147_reg_n_151,r_V_8_reg_147_reg_n_152,r_V_8_reg_147_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_8_reg_147_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_fu_52_p2_carry__2_i_1
       (.I0(d1),
        .O(DI));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[0]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_0),
        .Q(A[0]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[10]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_10),
        .Q(A[10]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[11]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_11),
        .Q(A[11]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[12]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_12),
        .Q(A[12]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[13]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_13),
        .Q(A[13]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[14]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_14),
        .Q(A[14]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[15]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_15),
        .Q(A[15]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[1]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_1),
        .Q(A[1]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[2]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_2),
        .Q(A[2]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[3]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_3),
        .Q(A[3]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[4]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_4),
        .Q(A[4]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[5]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_5),
        .Q(A[5]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[6]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_6),
        .Q(A[6]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[7]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_7),
        .Q(A[7]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[8]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_8),
        .Q(A[8]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[9]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_9),
        .Q(A[9]));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[0]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[10]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[10]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[11]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[11]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[12]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[12]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[13]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[13]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[14]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[14]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[15]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[15]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[1]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[2]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[3]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[4]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[5]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[6]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[7]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[8]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[9]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[9]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[0]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[10]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[11]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[12]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[13]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[14]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[15]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[1]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[2]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[3]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[4]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[5]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[6]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[7]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[8]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[9]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[0]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_0),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [0]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[10]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_10),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [10]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[11]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_11),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [11]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[12]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_12),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [12]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[13]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_13),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [13]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[14]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_14),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [14]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[15]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_15),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [15]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[1]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_1),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [1]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[2]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_2),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [2]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[3]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_3),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [3]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[4]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_4),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [4]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[5]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_5),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [5]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[6]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_6),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [6]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[7]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_7),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [7]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[8]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_8),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [8]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[9]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_9),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [9]));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [0]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [0]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [10]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [10]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [11]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [11]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [12]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [12]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [13]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [13]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [14]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [14]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [15]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [15]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [1]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [1]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [2]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [2]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [3]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [3]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [4]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [4]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [5]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [5]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [6]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [6]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [7]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [7]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [8]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [8]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [9]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft
   (\rst_app_read_reg_389_reg[0]_0 ,
    rst_app_read_reg_389_pp0_iter7_reg,
    A,
    \twidd_re_V_read_reg_398_reg[15]__0_0 ,
    \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0 ,
    we1,
    WEA,
    res_input_im_V_reg_4440,
    \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15] ,
    O27,
    O28,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter1_reg_rep__0_0,
    ap_enable_reg_pp0_iter1_reg_rep__1_0,
    clk,
    twidd_tdata,
    q,
    flag,
    reg_resonator_im_V,
    ap_enable_reg_pp0_iter9,
    index_V0,
    control_data,
    \din_re_V_read_reg_409_reg[13]_0 ,
    E);
  output \rst_app_read_reg_389_reg[0]_0 ;
  output rst_app_read_reg_389_pp0_iter7_reg;
  output [15:0]A;
  output [15:0]\twidd_re_V_read_reg_398_reg[15]__0_0 ;
  output [15:0]\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0 ;
  output we1;
  output [0:0]WEA;
  output res_input_im_V_reg_4440;
  output [15:0]\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15] ;
  output [31:0]O27;
  output [31:0]O28;
  output ap_enable_reg_pp0_iter1;
  output [1:0]ap_enable_reg_pp0_iter1_reg_rep__0_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg_rep__1_0;
  input clk;
  input [31:0]twidd_tdata;
  input [0:0]q;
  input flag;
  input reg_resonator_im_V;
  input ap_enable_reg_pp0_iter9;
  input index_V0;
  input [0:0]control_data;
  input [13:0]\din_re_V_read_reg_409_reg[13]_0 ;
  input [0:0]E;

  wire [15:0]A;
  wire [0:0]E;
  wire [31:0]O27;
  wire [31:0]O28;
  wire [0:0]WEA;
  wire ap_enable_reg_pp0_iter1;
  wire [1:0]ap_enable_reg_pp0_iter1_reg_rep__0_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_rep__1_0;
  wire ap_enable_reg_pp0_iter1_reg_rep__3_n_0;
  wire ap_enable_reg_pp0_iter1_reg_rep__4_n_0;
  wire ap_enable_reg_pp0_iter1_reg_rep__5_n_0;
  wire ap_enable_reg_pp0_iter9;
  wire clk;
  wire [0:0]control_data;
  wire \counter_V[0]_i_3_n_0 ;
  wire [13:0]counter_V_reg;
  wire \counter_V_reg[0]_i_2_n_0 ;
  wire \counter_V_reg[0]_i_2_n_1 ;
  wire \counter_V_reg[0]_i_2_n_2 ;
  wire \counter_V_reg[0]_i_2_n_3 ;
  wire \counter_V_reg[0]_i_2_n_4 ;
  wire \counter_V_reg[0]_i_2_n_5 ;
  wire \counter_V_reg[0]_i_2_n_6 ;
  wire \counter_V_reg[0]_i_2_n_7 ;
  wire \counter_V_reg[12]_i_1_n_3 ;
  wire \counter_V_reg[12]_i_1_n_6 ;
  wire \counter_V_reg[12]_i_1_n_7 ;
  wire \counter_V_reg[4]_i_1_n_0 ;
  wire \counter_V_reg[4]_i_1_n_1 ;
  wire \counter_V_reg[4]_i_1_n_2 ;
  wire \counter_V_reg[4]_i_1_n_3 ;
  wire \counter_V_reg[4]_i_1_n_4 ;
  wire \counter_V_reg[4]_i_1_n_5 ;
  wire \counter_V_reg[4]_i_1_n_6 ;
  wire \counter_V_reg[4]_i_1_n_7 ;
  wire \counter_V_reg[8]_i_1_n_0 ;
  wire \counter_V_reg[8]_i_1_n_1 ;
  wire \counter_V_reg[8]_i_1_n_2 ;
  wire \counter_V_reg[8]_i_1_n_3 ;
  wire \counter_V_reg[8]_i_1_n_4 ;
  wire \counter_V_reg[8]_i_1_n_5 ;
  wire \counter_V_reg[8]_i_1_n_6 ;
  wire \counter_V_reg[8]_i_1_n_7 ;
  wire delay_im_V_U_n_0;
  wire delay_im_V_U_n_1;
  wire delay_im_V_U_n_10;
  wire delay_im_V_U_n_11;
  wire delay_im_V_U_n_12;
  wire delay_im_V_U_n_13;
  wire delay_im_V_U_n_2;
  wire delay_im_V_U_n_3;
  wire delay_im_V_U_n_4;
  wire delay_im_V_U_n_5;
  wire delay_im_V_U_n_6;
  wire delay_im_V_U_n_7;
  wire delay_im_V_U_n_8;
  wire delay_im_V_U_n_9;
  wire delay_re_V_U_n_0;
  wire delay_re_V_U_n_1;
  wire delay_re_V_U_n_10;
  wire delay_re_V_U_n_11;
  wire delay_re_V_U_n_12;
  wire delay_re_V_U_n_13;
  wire delay_re_V_U_n_2;
  wire delay_re_V_U_n_3;
  wire delay_re_V_U_n_4;
  wire delay_re_V_U_n_5;
  wire delay_re_V_U_n_6;
  wire delay_re_V_U_n_7;
  wire delay_re_V_U_n_8;
  wire delay_re_V_U_n_9;
  wire [13:0]din_re_V_read_reg_409;
  wire [13:0]\din_re_V_read_reg_409_reg[13]_0 ;
  wire flag;
  wire \flag[0]_i_1_n_0 ;
  wire \flag[0]_i_3_n_0 ;
  wire \flag[0]_i_4_n_0 ;
  wire flag_load_reg_415;
  wire \flag_reg_n_0_[0] ;
  wire grp_modulation_fu_217_n_100;
  wire grp_modulation_fu_217_n_101;
  wire grp_modulation_fu_217_n_102;
  wire grp_modulation_fu_217_n_103;
  wire grp_modulation_fu_217_n_104;
  wire grp_modulation_fu_217_n_105;
  wire grp_modulation_fu_217_n_106;
  wire grp_modulation_fu_217_n_107;
  wire grp_modulation_fu_217_n_108;
  wire grp_modulation_fu_217_n_109;
  wire grp_modulation_fu_217_n_110;
  wire grp_modulation_fu_217_n_111;
  wire grp_modulation_fu_217_n_112;
  wire grp_modulation_fu_217_n_113;
  wire grp_modulation_fu_217_n_114;
  wire grp_modulation_fu_217_n_115;
  wire grp_modulation_fu_217_n_116;
  wire grp_modulation_fu_217_n_117;
  wire grp_modulation_fu_217_n_118;
  wire grp_modulation_fu_217_n_119;
  wire grp_modulation_fu_217_n_120;
  wire grp_modulation_fu_217_n_121;
  wire grp_modulation_fu_217_n_122;
  wire grp_modulation_fu_217_n_123;
  wire grp_modulation_fu_217_n_124;
  wire grp_modulation_fu_217_n_125;
  wire grp_modulation_fu_217_n_126;
  wire grp_modulation_fu_217_n_127;
  wire grp_modulation_fu_217_n_128;
  wire grp_modulation_fu_217_n_129;
  wire grp_modulation_fu_217_n_130;
  wire grp_modulation_fu_217_n_131;
  wire grp_modulation_fu_217_n_132;
  wire grp_modulation_fu_217_n_133;
  wire grp_modulation_fu_217_n_134;
  wire grp_modulation_fu_217_n_135;
  wire grp_modulation_fu_217_n_136;
  wire grp_modulation_fu_217_n_137;
  wire grp_modulation_fu_217_n_138;
  wire grp_modulation_fu_217_n_139;
  wire grp_modulation_fu_217_n_140;
  wire grp_modulation_fu_217_n_141;
  wire grp_modulation_fu_217_n_142;
  wire grp_modulation_fu_217_n_143;
  wire grp_modulation_fu_217_n_144;
  wire grp_modulation_fu_217_n_145;
  wire grp_modulation_fu_217_n_146;
  wire grp_modulation_fu_217_n_147;
  wire grp_modulation_fu_217_n_148;
  wire grp_modulation_fu_217_n_149;
  wire grp_modulation_fu_217_n_150;
  wire grp_modulation_fu_217_n_151;
  wire grp_modulation_fu_217_n_152;
  wire grp_modulation_fu_217_n_153;
  wire grp_modulation_fu_217_n_154;
  wire grp_modulation_fu_217_n_155;
  wire grp_modulation_fu_217_n_156;
  wire grp_modulation_fu_217_n_157;
  wire grp_modulation_fu_217_n_158;
  wire grp_modulation_fu_217_n_159;
  wire grp_modulation_fu_217_n_160;
  wire grp_modulation_fu_217_n_161;
  wire grp_modulation_fu_217_n_162;
  wire grp_modulation_fu_217_n_163;
  wire grp_modulation_fu_217_n_164;
  wire grp_modulation_fu_217_n_165;
  wire grp_modulation_fu_217_n_166;
  wire grp_modulation_fu_217_n_167;
  wire grp_modulation_fu_217_n_168;
  wire grp_modulation_fu_217_n_169;
  wire grp_modulation_fu_217_n_170;
  wire grp_modulation_fu_217_n_171;
  wire grp_modulation_fu_217_n_172;
  wire grp_modulation_fu_217_n_173;
  wire grp_modulation_fu_217_n_174;
  wire grp_modulation_fu_217_n_175;
  wire grp_modulation_fu_217_n_176;
  wire grp_modulation_fu_217_n_177;
  wire grp_modulation_fu_217_n_178;
  wire grp_modulation_fu_217_n_179;
  wire grp_modulation_fu_217_n_180;
  wire grp_modulation_fu_217_n_181;
  wire grp_modulation_fu_217_n_182;
  wire grp_modulation_fu_217_n_183;
  wire grp_modulation_fu_217_n_184;
  wire grp_modulation_fu_217_n_185;
  wire grp_modulation_fu_217_n_186;
  wire grp_modulation_fu_217_n_187;
  wire grp_modulation_fu_217_n_188;
  wire grp_modulation_fu_217_n_189;
  wire grp_modulation_fu_217_n_190;
  wire grp_modulation_fu_217_n_191;
  wire grp_modulation_fu_217_n_192;
  wire grp_modulation_fu_217_n_193;
  wire grp_modulation_fu_217_n_194;
  wire grp_modulation_fu_217_n_195;
  wire grp_modulation_fu_217_n_196;
  wire grp_modulation_fu_217_n_197;
  wire grp_modulation_fu_217_n_198;
  wire grp_modulation_fu_217_n_199;
  wire grp_modulation_fu_217_n_200;
  wire grp_modulation_fu_217_n_201;
  wire grp_modulation_fu_217_n_202;
  wire grp_modulation_fu_217_n_203;
  wire grp_modulation_fu_217_n_204;
  wire grp_modulation_fu_217_n_205;
  wire grp_modulation_fu_217_n_206;
  wire grp_modulation_fu_217_n_207;
  wire grp_modulation_fu_217_n_208;
  wire grp_modulation_fu_217_n_209;
  wire grp_modulation_fu_217_n_210;
  wire grp_modulation_fu_217_n_211;
  wire grp_modulation_fu_217_n_212;
  wire grp_modulation_fu_217_n_213;
  wire grp_modulation_fu_217_n_214;
  wire grp_modulation_fu_217_n_215;
  wire grp_modulation_fu_217_n_216;
  wire grp_modulation_fu_217_n_217;
  wire grp_modulation_fu_217_n_218;
  wire grp_modulation_fu_217_n_219;
  wire grp_modulation_fu_217_n_220;
  wire grp_modulation_fu_217_n_221;
  wire grp_modulation_fu_217_n_222;
  wire grp_modulation_fu_217_n_223;
  wire grp_modulation_fu_217_n_224;
  wire grp_modulation_fu_217_n_225;
  wire grp_modulation_fu_217_n_226;
  wire grp_modulation_fu_217_n_227;
  wire grp_modulation_fu_217_n_228;
  wire grp_modulation_fu_217_n_229;
  wire grp_modulation_fu_217_n_230;
  wire grp_modulation_fu_217_n_231;
  wire grp_modulation_fu_217_n_232;
  wire grp_modulation_fu_217_n_233;
  wire grp_modulation_fu_217_n_234;
  wire grp_modulation_fu_217_n_235;
  wire grp_modulation_fu_217_n_236;
  wire grp_modulation_fu_217_n_237;
  wire grp_modulation_fu_217_n_238;
  wire grp_modulation_fu_217_n_239;
  wire grp_modulation_fu_217_n_240;
  wire grp_modulation_fu_217_n_241;
  wire grp_modulation_fu_217_n_242;
  wire grp_modulation_fu_217_n_243;
  wire grp_modulation_fu_217_n_244;
  wire grp_modulation_fu_217_n_245;
  wire grp_modulation_fu_217_n_65;
  wire grp_modulation_fu_217_n_66;
  wire grp_modulation_fu_217_n_67;
  wire grp_modulation_fu_217_n_68;
  wire grp_modulation_fu_217_n_69;
  wire grp_modulation_fu_217_n_70;
  wire grp_modulation_fu_217_n_71;
  wire grp_modulation_fu_217_n_72;
  wire grp_modulation_fu_217_n_73;
  wire grp_modulation_fu_217_n_74;
  wire grp_modulation_fu_217_n_75;
  wire grp_modulation_fu_217_n_76;
  wire grp_modulation_fu_217_n_77;
  wire grp_modulation_fu_217_n_78;
  wire grp_modulation_fu_217_n_79;
  wire grp_modulation_fu_217_n_80;
  wire grp_modulation_fu_217_n_81;
  wire grp_modulation_fu_217_n_82;
  wire grp_modulation_fu_217_n_83;
  wire grp_modulation_fu_217_n_84;
  wire grp_modulation_fu_217_n_85;
  wire grp_modulation_fu_217_n_86;
  wire grp_modulation_fu_217_n_87;
  wire grp_modulation_fu_217_n_88;
  wire grp_modulation_fu_217_n_89;
  wire grp_modulation_fu_217_n_90;
  wire grp_modulation_fu_217_n_91;
  wire grp_modulation_fu_217_n_92;
  wire grp_modulation_fu_217_n_93;
  wire grp_modulation_fu_217_n_94;
  wire grp_modulation_fu_217_n_95;
  wire grp_modulation_fu_217_n_96;
  wire grp_modulation_fu_217_n_97;
  wire grp_modulation_fu_217_n_98;
  wire grp_modulation_fu_217_n_99;
  wire icmp_ln879_fu_271_p2;
  wire icmp_ln879_reg_425;
  wire \icmp_ln879_reg_425[0]_i_1_n_0 ;
  wire index_V0;
  wire \index_V[0]_i_3_n_0 ;
  wire [13:0]index_V_load_reg_420;
  wire [13:0]index_V_reg;
  wire \index_V_reg[0]_i_2_n_0 ;
  wire \index_V_reg[0]_i_2_n_1 ;
  wire \index_V_reg[0]_i_2_n_2 ;
  wire \index_V_reg[0]_i_2_n_3 ;
  wire \index_V_reg[0]_i_2_n_4 ;
  wire \index_V_reg[0]_i_2_n_5 ;
  wire \index_V_reg[0]_i_2_n_6 ;
  wire \index_V_reg[0]_i_2_n_7 ;
  wire \index_V_reg[12]_i_1_n_3 ;
  wire \index_V_reg[12]_i_1_n_6 ;
  wire \index_V_reg[12]_i_1_n_7 ;
  wire \index_V_reg[4]_i_1_n_0 ;
  wire \index_V_reg[4]_i_1_n_1 ;
  wire \index_V_reg[4]_i_1_n_2 ;
  wire \index_V_reg[4]_i_1_n_3 ;
  wire \index_V_reg[4]_i_1_n_4 ;
  wire \index_V_reg[4]_i_1_n_5 ;
  wire \index_V_reg[4]_i_1_n_6 ;
  wire \index_V_reg[4]_i_1_n_7 ;
  wire \index_V_reg[8]_i_1_n_0 ;
  wire \index_V_reg[8]_i_1_n_1 ;
  wire \index_V_reg[8]_i_1_n_2 ;
  wire \index_V_reg[8]_i_1_n_3 ;
  wire \index_V_reg[8]_i_1_n_4 ;
  wire \index_V_reg[8]_i_1_n_5 ;
  wire \index_V_reg[8]_i_1_n_6 ;
  wire \index_V_reg[8]_i_1_n_7 ;
  wire [0:0]q;
  wire reg_resonator_im_V;
  wire [44:0]reg_resonator_im_V_reg;
  wire [44:0]reg_resonator_re_V_reg;
  wire res_input_im_V_reg_4440;
  wire [14:0]ret_V_2_fu_66_p2;
  wire [14:0]ret_V_fu_52_p2;
  wire \rst_app_read_reg_389_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire rst_app_read_reg_389_pp0_iter7_reg;
  wire \rst_app_read_reg_389_reg[0]_0 ;
  wire [15:0]\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15] ;
  wire \twidd_im_V_read_reg_393_reg[0]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[10]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[11]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[12]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[13]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[14]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[15]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[1]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[2]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[3]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[4]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[5]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[6]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[7]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[8]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[9]__0_n_0 ;
  wire [15:0]\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0 ;
  wire \twidd_re_V_read_reg_398_reg[0]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[10]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[11]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[12]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[13]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[14]__0_n_0 ;
  wire [15:0]\twidd_re_V_read_reg_398_reg[15]__0_0 ;
  wire \twidd_re_V_read_reg_398_reg[15]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[1]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[2]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[3]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[4]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[5]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[6]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[7]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[8]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[9]__0_n_0 ;
  wire [31:0]twidd_tdata;
  wire we1;
  wire [3:1]\NLW_counter_V_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_counter_V_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_index_V_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_index_V_reg[12]_i_1_O_UNCONNECTED ;

  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep__0_0[0]),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__0
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep__0_0[1]),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__1
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep__1_0),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__2
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(WEA),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__3
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep__3_n_0),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__4
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep__4_n_0),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__5
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep__5_n_0),
        .R(control_data));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resonator_8 call_ret_resonator_fu_227
       (.O27(O27),
        .O28(O28),
        .S({grp_modulation_fu_217_n_157,grp_modulation_fu_217_n_158,grp_modulation_fu_217_n_159,grp_modulation_fu_217_n_160}),
        .add_ln703_1_fu_50_p2_carry__0_0({grp_modulation_fu_217_n_201,grp_modulation_fu_217_n_202,grp_modulation_fu_217_n_203,grp_modulation_fu_217_n_204}),
        .add_ln703_1_fu_50_p2_carry__1_0({grp_modulation_fu_217_n_205,grp_modulation_fu_217_n_206,grp_modulation_fu_217_n_207,grp_modulation_fu_217_n_208}),
        .add_ln703_fu_44_p2_carry__1_0({grp_modulation_fu_217_n_161,grp_modulation_fu_217_n_162,grp_modulation_fu_217_n_163,grp_modulation_fu_217_n_164}),
        .\reg_array[10].has_latency.u2 ({grp_modulation_fu_217_n_177,grp_modulation_fu_217_n_178,grp_modulation_fu_217_n_179,grp_modulation_fu_217_n_180}),
        .\reg_array[10].has_latency.u2_0 ({grp_modulation_fu_217_n_221,grp_modulation_fu_217_n_222,grp_modulation_fu_217_n_223,grp_modulation_fu_217_n_224}),
        .\reg_array[14].has_latency.u2 ({grp_modulation_fu_217_n_181,grp_modulation_fu_217_n_182,grp_modulation_fu_217_n_183,grp_modulation_fu_217_n_184}),
        .\reg_array[14].has_latency.u2_0 ({grp_modulation_fu_217_n_225,grp_modulation_fu_217_n_226,grp_modulation_fu_217_n_227,grp_modulation_fu_217_n_228}),
        .\reg_array[18].has_latency.u2 ({grp_modulation_fu_217_n_185,grp_modulation_fu_217_n_186,grp_modulation_fu_217_n_187,grp_modulation_fu_217_n_188}),
        .\reg_array[18].has_latency.u2_0 ({grp_modulation_fu_217_n_229,grp_modulation_fu_217_n_230,grp_modulation_fu_217_n_231,grp_modulation_fu_217_n_232}),
        .\reg_array[22].has_latency.u2 ({grp_modulation_fu_217_n_189,grp_modulation_fu_217_n_190,grp_modulation_fu_217_n_191,grp_modulation_fu_217_n_192}),
        .\reg_array[22].has_latency.u2_0 ({grp_modulation_fu_217_n_233,grp_modulation_fu_217_n_234,grp_modulation_fu_217_n_235,grp_modulation_fu_217_n_236}),
        .\reg_array[26].has_latency.u2 ({grp_modulation_fu_217_n_193,grp_modulation_fu_217_n_194,grp_modulation_fu_217_n_195,grp_modulation_fu_217_n_196}),
        .\reg_array[26].has_latency.u2_0 ({grp_modulation_fu_217_n_237,grp_modulation_fu_217_n_238,grp_modulation_fu_217_n_239,grp_modulation_fu_217_n_240}),
        .\reg_array[2].has_latency.u2 ({grp_modulation_fu_217_n_165,grp_modulation_fu_217_n_166,grp_modulation_fu_217_n_167,grp_modulation_fu_217_n_168}),
        .\reg_array[2].has_latency.u2_0 ({grp_modulation_fu_217_n_169,grp_modulation_fu_217_n_170,grp_modulation_fu_217_n_171,grp_modulation_fu_217_n_172}),
        .\reg_array[2].has_latency.u2_1 ({grp_modulation_fu_217_n_209,grp_modulation_fu_217_n_210,grp_modulation_fu_217_n_211,grp_modulation_fu_217_n_212}),
        .\reg_array[2].has_latency.u2_2 ({grp_modulation_fu_217_n_213,grp_modulation_fu_217_n_214,grp_modulation_fu_217_n_215,grp_modulation_fu_217_n_216}),
        .\reg_array[30].has_latency.u2 ({grp_modulation_fu_217_n_197,grp_modulation_fu_217_n_198,grp_modulation_fu_217_n_199,grp_modulation_fu_217_n_200}),
        .\reg_array[30].has_latency.u2_0 ({grp_modulation_fu_217_n_241,grp_modulation_fu_217_n_242,grp_modulation_fu_217_n_243,grp_modulation_fu_217_n_244}),
        .\reg_array[31].has_latency.u2 (grp_modulation_fu_217_n_65),
        .\reg_array[31].has_latency.u2_0 (grp_modulation_fu_217_n_66),
        .\reg_array[6].has_latency.u2 ({grp_modulation_fu_217_n_173,grp_modulation_fu_217_n_174,grp_modulation_fu_217_n_175,grp_modulation_fu_217_n_176}),
        .\reg_array[6].has_latency.u2_0 ({grp_modulation_fu_217_n_217,grp_modulation_fu_217_n_218,grp_modulation_fu_217_n_219,grp_modulation_fu_217_n_220}),
        .reg_resonator_im_V_reg(reg_resonator_im_V_reg[43:0]),
        .reg_resonator_re_V_reg(reg_resonator_re_V_reg[43:0]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter_V[0]_i_3 
       (.I0(counter_V_reg[0]),
        .O(\counter_V[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[0] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_2_n_7 ),
        .Q(counter_V_reg[0]),
        .R(flag));
  CARRY4 \counter_V_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\counter_V_reg[0]_i_2_n_0 ,\counter_V_reg[0]_i_2_n_1 ,\counter_V_reg[0]_i_2_n_2 ,\counter_V_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\counter_V_reg[0]_i_2_n_4 ,\counter_V_reg[0]_i_2_n_5 ,\counter_V_reg[0]_i_2_n_6 ,\counter_V_reg[0]_i_2_n_7 }),
        .S({counter_V_reg[3:1],\counter_V[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[10] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1_n_5 ),
        .Q(counter_V_reg[10]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[11] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1_n_4 ),
        .Q(counter_V_reg[11]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[12] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[12]_i_1_n_7 ),
        .Q(counter_V_reg[12]),
        .R(flag));
  CARRY4 \counter_V_reg[12]_i_1 
       (.CI(\counter_V_reg[8]_i_1_n_0 ),
        .CO({\NLW_counter_V_reg[12]_i_1_CO_UNCONNECTED [3:1],\counter_V_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_counter_V_reg[12]_i_1_O_UNCONNECTED [3:2],\counter_V_reg[12]_i_1_n_6 ,\counter_V_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,counter_V_reg[13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[13] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[12]_i_1_n_6 ),
        .Q(counter_V_reg[13]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[1] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_2_n_6 ),
        .Q(counter_V_reg[1]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[2] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_2_n_5 ),
        .Q(counter_V_reg[2]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[3] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_2_n_4 ),
        .Q(counter_V_reg[3]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[4] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1_n_7 ),
        .Q(counter_V_reg[4]),
        .R(flag));
  CARRY4 \counter_V_reg[4]_i_1 
       (.CI(\counter_V_reg[0]_i_2_n_0 ),
        .CO({\counter_V_reg[4]_i_1_n_0 ,\counter_V_reg[4]_i_1_n_1 ,\counter_V_reg[4]_i_1_n_2 ,\counter_V_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_V_reg[4]_i_1_n_4 ,\counter_V_reg[4]_i_1_n_5 ,\counter_V_reg[4]_i_1_n_6 ,\counter_V_reg[4]_i_1_n_7 }),
        .S(counter_V_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[5] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1_n_6 ),
        .Q(counter_V_reg[5]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[6] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1_n_5 ),
        .Q(counter_V_reg[6]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[7] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1_n_4 ),
        .Q(counter_V_reg[7]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[8] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1_n_7 ),
        .Q(counter_V_reg[8]),
        .R(flag));
  CARRY4 \counter_V_reg[8]_i_1 
       (.CI(\counter_V_reg[4]_i_1_n_0 ),
        .CO({\counter_V_reg[8]_i_1_n_0 ,\counter_V_reg[8]_i_1_n_1 ,\counter_V_reg[8]_i_1_n_2 ,\counter_V_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_V_reg[8]_i_1_n_4 ,\counter_V_reg[8]_i_1_n_5 ,\counter_V_reg[8]_i_1_n_6 ,\counter_V_reg[8]_i_1_n_7 }),
        .S(counter_V_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[9] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1_n_6 ),
        .Q(counter_V_reg[9]),
        .R(flag));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_delay_re_V_9 delay_im_V_U
       (.ADDRBWRADDR(index_V_reg),
        .Q(index_V_load_reg_420),
        .S({delay_im_V_U_n_0,delay_im_V_U_n_1}),
        .WEA(WEA),
        .clk(clk),
        .\comb_im_V_int_reg_reg[14]__0 (\rst_app_read_reg_389_reg[0]_0 ),
        .flag_load_reg_415(flag_load_reg_415),
        .icmp_ln879_reg_425(icmp_ln879_reg_425),
        .\icmp_ln879_reg_425_reg[0] ({delay_im_V_U_n_2,delay_im_V_U_n_3,delay_im_V_U_n_4,delay_im_V_U_n_5}),
        .\icmp_ln879_reg_425_reg[0]_0 ({delay_im_V_U_n_6,delay_im_V_U_n_7,delay_im_V_U_n_8,delay_im_V_U_n_9}),
        .\icmp_ln879_reg_425_reg[0]_1 ({delay_im_V_U_n_10,delay_im_V_U_n_11,delay_im_V_U_n_12,delay_im_V_U_n_13}),
        .q(q),
        .ram_reg_0(we1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_delay_re_V_10 delay_re_V_U
       (.ADDRBWRADDR(index_V_reg),
        .Q(index_V_load_reg_420),
        .S({delay_re_V_U_n_0,delay_re_V_U_n_1}),
        .WEA(WEA),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(we1),
        .ce1(ap_enable_reg_pp0_iter1_reg_rep__5_n_0),
        .clk(clk),
        .d1(din_re_V_read_reg_409),
        .\din_re_V_read_reg_409_reg[11] ({delay_re_V_U_n_2,delay_re_V_U_n_3,delay_re_V_U_n_4,delay_re_V_U_n_5}),
        .\din_re_V_read_reg_409_reg[3] ({delay_re_V_U_n_10,delay_re_V_U_n_11,delay_re_V_U_n_12,delay_re_V_U_n_13}),
        .\din_re_V_read_reg_409_reg[7] ({delay_re_V_U_n_6,delay_re_V_U_n_7,delay_re_V_U_n_8,delay_re_V_U_n_9}),
        .flag_load_reg_415(flag_load_reg_415),
        .icmp_ln879_reg_425(icmp_ln879_reg_425),
        .q(q),
        .ram_reg_0(\rst_app_read_reg_389_reg[0]_0 ),
        .ram_reg_5({ap_enable_reg_pp0_iter1_reg_rep__4_n_0,ap_enable_reg_pp0_iter1_reg_rep__3_n_0}));
  FDRE \din_re_V_read_reg_409_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [0]),
        .Q(din_re_V_read_reg_409[0]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [10]),
        .Q(din_re_V_read_reg_409[10]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [11]),
        .Q(din_re_V_read_reg_409[11]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [12]),
        .Q(din_re_V_read_reg_409[12]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [13]),
        .Q(din_re_V_read_reg_409[13]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [1]),
        .Q(din_re_V_read_reg_409[1]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [2]),
        .Q(din_re_V_read_reg_409[2]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [3]),
        .Q(din_re_V_read_reg_409[3]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [4]),
        .Q(din_re_V_read_reg_409[4]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [5]),
        .Q(din_re_V_read_reg_409[5]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [6]),
        .Q(din_re_V_read_reg_409[6]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [7]),
        .Q(din_re_V_read_reg_409[7]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [8]),
        .Q(din_re_V_read_reg_409[8]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [9]),
        .Q(din_re_V_read_reg_409[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hF4CC)) 
    \flag[0]_i_1 
       (.I0(icmp_ln879_fu_271_p2),
        .I1(\flag_reg_n_0_[0] ),
        .I2(control_data),
        .I3(q),
        .O(\flag[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \flag[0]_i_2 
       (.I0(\flag[0]_i_3_n_0 ),
        .I1(\flag[0]_i_4_n_0 ),
        .I2(counter_V_reg[8]),
        .I3(counter_V_reg[5]),
        .I4(counter_V_reg[10]),
        .I5(counter_V_reg[4]),
        .O(icmp_ln879_fu_271_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \flag[0]_i_3 
       (.I0(counter_V_reg[9]),
        .I1(counter_V_reg[11]),
        .I2(counter_V_reg[2]),
        .I3(counter_V_reg[6]),
        .I4(counter_V_reg[0]),
        .I5(counter_V_reg[13]),
        .O(\flag[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \flag[0]_i_4 
       (.I0(counter_V_reg[12]),
        .I1(counter_V_reg[7]),
        .I2(counter_V_reg[3]),
        .I3(counter_V_reg[1]),
        .O(\flag[0]_i_4_n_0 ));
  FDRE \flag_load_reg_415_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\flag_reg_n_0_[0] ),
        .Q(flag_load_reg_415),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \flag_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\flag[0]_i_1_n_0 ),
        .Q(\flag_reg_n_0_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comb_filter_11 grp_comb_filter_fu_235
       (.DI(grp_modulation_fu_217_n_245),
        .S({delay_re_V_U_n_0,delay_re_V_U_n_1}),
        .\comb_im_V_int_reg_reg[11]__0 ({delay_im_V_U_n_10,delay_im_V_U_n_11,delay_im_V_U_n_12,delay_im_V_U_n_13}),
        .\comb_im_V_int_reg_reg[14]__0 ({delay_im_V_U_n_0,delay_im_V_U_n_1}),
        .\comb_im_V_int_reg_reg[3]__0 ({delay_im_V_U_n_2,delay_im_V_U_n_3,delay_im_V_U_n_4,delay_im_V_U_n_5}),
        .\comb_im_V_int_reg_reg[7]__0 ({delay_im_V_U_n_6,delay_im_V_U_n_7,delay_im_V_U_n_8,delay_im_V_U_n_9}),
        .\comb_re_V_int_reg_reg[11]__0 ({delay_re_V_U_n_2,delay_re_V_U_n_3,delay_re_V_U_n_4,delay_re_V_U_n_5}),
        .\comb_re_V_int_reg_reg[3]__0 ({delay_re_V_U_n_10,delay_re_V_U_n_11,delay_re_V_U_n_12,delay_re_V_U_n_13}),
        .\comb_re_V_int_reg_reg[7]__0 ({delay_re_V_U_n_6,delay_re_V_U_n_7,delay_re_V_U_n_8,delay_re_V_U_n_9}),
        .d1(din_re_V_read_reg_409[12:0]),
        .ret_V_2_fu_66_p2(ret_V_2_fu_66_p2),
        .ret_V_fu_52_p2(ret_V_fu_52_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modulation_12 grp_modulation_fu_217
       (.A(A),
        .DI(grp_modulation_fu_217_n_245),
        .O({grp_modulation_fu_217_n_67,grp_modulation_fu_217_n_68,grp_modulation_fu_217_n_69,grp_modulation_fu_217_n_70}),
        .S({grp_modulation_fu_217_n_157,grp_modulation_fu_217_n_158,grp_modulation_fu_217_n_159,grp_modulation_fu_217_n_160}),
        .clk(clk),
        .d1(din_re_V_read_reg_409[13]),
        .p({grp_modulation_fu_217_n_71,grp_modulation_fu_217_n_72,grp_modulation_fu_217_n_73,grp_modulation_fu_217_n_74}),
        .p_0({grp_modulation_fu_217_n_75,grp_modulation_fu_217_n_76,grp_modulation_fu_217_n_77,grp_modulation_fu_217_n_78}),
        .p_1({grp_modulation_fu_217_n_79,grp_modulation_fu_217_n_80,grp_modulation_fu_217_n_81,grp_modulation_fu_217_n_82}),
        .p_10({grp_modulation_fu_217_n_112,grp_modulation_fu_217_n_113,grp_modulation_fu_217_n_114,grp_modulation_fu_217_n_115}),
        .p_11({grp_modulation_fu_217_n_116,grp_modulation_fu_217_n_117,grp_modulation_fu_217_n_118,grp_modulation_fu_217_n_119}),
        .p_12({grp_modulation_fu_217_n_120,grp_modulation_fu_217_n_121,grp_modulation_fu_217_n_122,grp_modulation_fu_217_n_123}),
        .p_13({grp_modulation_fu_217_n_124,grp_modulation_fu_217_n_125,grp_modulation_fu_217_n_126,grp_modulation_fu_217_n_127}),
        .p_14({grp_modulation_fu_217_n_128,grp_modulation_fu_217_n_129,grp_modulation_fu_217_n_130,grp_modulation_fu_217_n_131}),
        .p_15({grp_modulation_fu_217_n_132,grp_modulation_fu_217_n_133,grp_modulation_fu_217_n_134,grp_modulation_fu_217_n_135}),
        .p_16({grp_modulation_fu_217_n_136,grp_modulation_fu_217_n_137,grp_modulation_fu_217_n_138,grp_modulation_fu_217_n_139}),
        .p_17({grp_modulation_fu_217_n_140,grp_modulation_fu_217_n_141,grp_modulation_fu_217_n_142,grp_modulation_fu_217_n_143}),
        .p_18({grp_modulation_fu_217_n_144,grp_modulation_fu_217_n_145,grp_modulation_fu_217_n_146,grp_modulation_fu_217_n_147}),
        .p_19({grp_modulation_fu_217_n_148,grp_modulation_fu_217_n_149,grp_modulation_fu_217_n_150,grp_modulation_fu_217_n_151}),
        .p_2({grp_modulation_fu_217_n_83,grp_modulation_fu_217_n_84,grp_modulation_fu_217_n_85,grp_modulation_fu_217_n_86}),
        .p_20({grp_modulation_fu_217_n_152,grp_modulation_fu_217_n_153,grp_modulation_fu_217_n_154,grp_modulation_fu_217_n_155}),
        .p_21(grp_modulation_fu_217_n_156),
        .p_3({grp_modulation_fu_217_n_87,grp_modulation_fu_217_n_88,grp_modulation_fu_217_n_89,grp_modulation_fu_217_n_90}),
        .p_4({grp_modulation_fu_217_n_91,grp_modulation_fu_217_n_92,grp_modulation_fu_217_n_93,grp_modulation_fu_217_n_94}),
        .p_5({grp_modulation_fu_217_n_95,grp_modulation_fu_217_n_96,grp_modulation_fu_217_n_97,grp_modulation_fu_217_n_98}),
        .p_6({grp_modulation_fu_217_n_99,grp_modulation_fu_217_n_100,grp_modulation_fu_217_n_101,grp_modulation_fu_217_n_102}),
        .p_7({grp_modulation_fu_217_n_103,grp_modulation_fu_217_n_104,grp_modulation_fu_217_n_105,grp_modulation_fu_217_n_106}),
        .p_8({grp_modulation_fu_217_n_107,grp_modulation_fu_217_n_108,grp_modulation_fu_217_n_109,grp_modulation_fu_217_n_110}),
        .p_9(grp_modulation_fu_217_n_111),
        .r_V_6_reg_137_reg_0(\twidd_re_V_read_reg_398_reg[0]__0_n_0 ),
        .r_V_6_reg_137_reg_1(\twidd_re_V_read_reg_398_reg[1]__0_n_0 ),
        .r_V_6_reg_137_reg_10(\twidd_re_V_read_reg_398_reg[10]__0_n_0 ),
        .r_V_6_reg_137_reg_11(\twidd_re_V_read_reg_398_reg[11]__0_n_0 ),
        .r_V_6_reg_137_reg_12(\twidd_re_V_read_reg_398_reg[12]__0_n_0 ),
        .r_V_6_reg_137_reg_13(\twidd_re_V_read_reg_398_reg[13]__0_n_0 ),
        .r_V_6_reg_137_reg_14(\twidd_re_V_read_reg_398_reg[14]__0_n_0 ),
        .r_V_6_reg_137_reg_15(\twidd_re_V_read_reg_398_reg[15]__0_n_0 ),
        .r_V_6_reg_137_reg_2(\twidd_re_V_read_reg_398_reg[2]__0_n_0 ),
        .r_V_6_reg_137_reg_3(\twidd_re_V_read_reg_398_reg[3]__0_n_0 ),
        .r_V_6_reg_137_reg_4(\twidd_re_V_read_reg_398_reg[4]__0_n_0 ),
        .r_V_6_reg_137_reg_5(\twidd_re_V_read_reg_398_reg[5]__0_n_0 ),
        .r_V_6_reg_137_reg_6(\twidd_re_V_read_reg_398_reg[6]__0_n_0 ),
        .r_V_6_reg_137_reg_7(\twidd_re_V_read_reg_398_reg[7]__0_n_0 ),
        .r_V_6_reg_137_reg_8(\twidd_re_V_read_reg_398_reg[8]__0_n_0 ),
        .r_V_6_reg_137_reg_9(\twidd_re_V_read_reg_398_reg[9]__0_n_0 ),
        .r_V_8_reg_147_reg_0(\twidd_im_V_read_reg_393_reg[0]__0_n_0 ),
        .r_V_8_reg_147_reg_1(\twidd_im_V_read_reg_393_reg[1]__0_n_0 ),
        .r_V_8_reg_147_reg_10(\twidd_im_V_read_reg_393_reg[10]__0_n_0 ),
        .r_V_8_reg_147_reg_11(\twidd_im_V_read_reg_393_reg[11]__0_n_0 ),
        .r_V_8_reg_147_reg_12(\twidd_im_V_read_reg_393_reg[12]__0_n_0 ),
        .r_V_8_reg_147_reg_13(\twidd_im_V_read_reg_393_reg[13]__0_n_0 ),
        .r_V_8_reg_147_reg_14(\twidd_im_V_read_reg_393_reg[14]__0_n_0 ),
        .r_V_8_reg_147_reg_15(\twidd_im_V_read_reg_393_reg[15]__0_n_0 ),
        .r_V_8_reg_147_reg_2(\twidd_im_V_read_reg_393_reg[2]__0_n_0 ),
        .r_V_8_reg_147_reg_3(\twidd_im_V_read_reg_393_reg[3]__0_n_0 ),
        .r_V_8_reg_147_reg_4(\twidd_im_V_read_reg_393_reg[4]__0_n_0 ),
        .r_V_8_reg_147_reg_5(\twidd_im_V_read_reg_393_reg[5]__0_n_0 ),
        .r_V_8_reg_147_reg_6(\twidd_im_V_read_reg_393_reg[6]__0_n_0 ),
        .r_V_8_reg_147_reg_7(\twidd_im_V_read_reg_393_reg[7]__0_n_0 ),
        .r_V_8_reg_147_reg_8(\twidd_im_V_read_reg_393_reg[8]__0_n_0 ),
        .r_V_8_reg_147_reg_9(\twidd_im_V_read_reg_393_reg[9]__0_n_0 ),
        .reg_resonator_im_V_reg(reg_resonator_im_V_reg),
        .\reg_resonator_im_V_reg[11] ({grp_modulation_fu_217_n_209,grp_modulation_fu_217_n_210,grp_modulation_fu_217_n_211,grp_modulation_fu_217_n_212}),
        .\reg_resonator_im_V_reg[15] ({grp_modulation_fu_217_n_213,grp_modulation_fu_217_n_214,grp_modulation_fu_217_n_215,grp_modulation_fu_217_n_216}),
        .\reg_resonator_im_V_reg[19] ({grp_modulation_fu_217_n_217,grp_modulation_fu_217_n_218,grp_modulation_fu_217_n_219,grp_modulation_fu_217_n_220}),
        .\reg_resonator_im_V_reg[23] ({grp_modulation_fu_217_n_221,grp_modulation_fu_217_n_222,grp_modulation_fu_217_n_223,grp_modulation_fu_217_n_224}),
        .\reg_resonator_im_V_reg[27] ({grp_modulation_fu_217_n_225,grp_modulation_fu_217_n_226,grp_modulation_fu_217_n_227,grp_modulation_fu_217_n_228}),
        .\reg_resonator_im_V_reg[31] ({grp_modulation_fu_217_n_229,grp_modulation_fu_217_n_230,grp_modulation_fu_217_n_231,grp_modulation_fu_217_n_232}),
        .\reg_resonator_im_V_reg[35] ({grp_modulation_fu_217_n_233,grp_modulation_fu_217_n_234,grp_modulation_fu_217_n_235,grp_modulation_fu_217_n_236}),
        .\reg_resonator_im_V_reg[39] ({grp_modulation_fu_217_n_237,grp_modulation_fu_217_n_238,grp_modulation_fu_217_n_239,grp_modulation_fu_217_n_240}),
        .\reg_resonator_im_V_reg[3] ({grp_modulation_fu_217_n_201,grp_modulation_fu_217_n_202,grp_modulation_fu_217_n_203,grp_modulation_fu_217_n_204}),
        .\reg_resonator_im_V_reg[43] ({grp_modulation_fu_217_n_241,grp_modulation_fu_217_n_242,grp_modulation_fu_217_n_243,grp_modulation_fu_217_n_244}),
        .\reg_resonator_im_V_reg[44] (grp_modulation_fu_217_n_66),
        .\reg_resonator_im_V_reg[7] ({grp_modulation_fu_217_n_205,grp_modulation_fu_217_n_206,grp_modulation_fu_217_n_207,grp_modulation_fu_217_n_208}),
        .reg_resonator_re_V_reg(reg_resonator_re_V_reg),
        .\reg_resonator_re_V_reg[11] ({grp_modulation_fu_217_n_165,grp_modulation_fu_217_n_166,grp_modulation_fu_217_n_167,grp_modulation_fu_217_n_168}),
        .\reg_resonator_re_V_reg[15] ({grp_modulation_fu_217_n_169,grp_modulation_fu_217_n_170,grp_modulation_fu_217_n_171,grp_modulation_fu_217_n_172}),
        .\reg_resonator_re_V_reg[19] ({grp_modulation_fu_217_n_173,grp_modulation_fu_217_n_174,grp_modulation_fu_217_n_175,grp_modulation_fu_217_n_176}),
        .\reg_resonator_re_V_reg[23] ({grp_modulation_fu_217_n_177,grp_modulation_fu_217_n_178,grp_modulation_fu_217_n_179,grp_modulation_fu_217_n_180}),
        .\reg_resonator_re_V_reg[27] ({grp_modulation_fu_217_n_181,grp_modulation_fu_217_n_182,grp_modulation_fu_217_n_183,grp_modulation_fu_217_n_184}),
        .\reg_resonator_re_V_reg[31] ({grp_modulation_fu_217_n_185,grp_modulation_fu_217_n_186,grp_modulation_fu_217_n_187,grp_modulation_fu_217_n_188}),
        .\reg_resonator_re_V_reg[35] ({grp_modulation_fu_217_n_189,grp_modulation_fu_217_n_190,grp_modulation_fu_217_n_191,grp_modulation_fu_217_n_192}),
        .\reg_resonator_re_V_reg[39] ({grp_modulation_fu_217_n_193,grp_modulation_fu_217_n_194,grp_modulation_fu_217_n_195,grp_modulation_fu_217_n_196}),
        .\reg_resonator_re_V_reg[43] ({grp_modulation_fu_217_n_197,grp_modulation_fu_217_n_198,grp_modulation_fu_217_n_199,grp_modulation_fu_217_n_200}),
        .\reg_resonator_re_V_reg[44] (grp_modulation_fu_217_n_65),
        .\reg_resonator_re_V_reg[7] ({grp_modulation_fu_217_n_161,grp_modulation_fu_217_n_162,grp_modulation_fu_217_n_163,grp_modulation_fu_217_n_164}),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440),
        .ret_V_2_fu_66_p2(ret_V_2_fu_66_p2),
        .ret_V_fu_52_p2(ret_V_fu_52_p2),
        .rst_app_read_reg_389_pp0_iter7_reg(rst_app_read_reg_389_pp0_iter7_reg),
        .\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 (\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15] ),
        .\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 (\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0 ),
        .\twidd_re_V_read_reg_398_reg[15]__0 (\twidd_re_V_read_reg_398_reg[15]__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln879_reg_425[0]_i_1 
       (.I0(icmp_ln879_reg_425),
        .I1(control_data),
        .I2(\flag_reg_n_0_[0] ),
        .I3(icmp_ln879_fu_271_p2),
        .O(\icmp_ln879_reg_425[0]_i_1_n_0 ));
  FDRE \icmp_ln879_reg_425_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\icmp_ln879_reg_425[0]_i_1_n_0 ),
        .Q(icmp_ln879_reg_425),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \index_V[0]_i_3 
       (.I0(index_V_reg[0]),
        .O(\index_V[0]_i_3_n_0 ));
  FDRE \index_V_load_reg_420_reg[0] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[0]),
        .Q(index_V_load_reg_420[0]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[10] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[10]),
        .Q(index_V_load_reg_420[10]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[11] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[11]),
        .Q(index_V_load_reg_420[11]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[12] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[12]),
        .Q(index_V_load_reg_420[12]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[13] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[13]),
        .Q(index_V_load_reg_420[13]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[1] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[1]),
        .Q(index_V_load_reg_420[1]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[2] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[2]),
        .Q(index_V_load_reg_420[2]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[3] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[3]),
        .Q(index_V_load_reg_420[3]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[4] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[4]),
        .Q(index_V_load_reg_420[4]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[5] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[5]),
        .Q(index_V_load_reg_420[5]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[6] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[6]),
        .Q(index_V_load_reg_420[6]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[7] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[7]),
        .Q(index_V_load_reg_420[7]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[8] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[8]),
        .Q(index_V_load_reg_420[8]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[9] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[9]),
        .Q(index_V_load_reg_420[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[0] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_2_n_7 ),
        .Q(index_V_reg[0]),
        .R(1'b0));
  CARRY4 \index_V_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\index_V_reg[0]_i_2_n_0 ,\index_V_reg[0]_i_2_n_1 ,\index_V_reg[0]_i_2_n_2 ,\index_V_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\index_V_reg[0]_i_2_n_4 ,\index_V_reg[0]_i_2_n_5 ,\index_V_reg[0]_i_2_n_6 ,\index_V_reg[0]_i_2_n_7 }),
        .S({index_V_reg[3:1],\index_V[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[10] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1_n_5 ),
        .Q(index_V_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[11] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1_n_4 ),
        .Q(index_V_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[12] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[12]_i_1_n_7 ),
        .Q(index_V_reg[12]),
        .R(1'b0));
  CARRY4 \index_V_reg[12]_i_1 
       (.CI(\index_V_reg[8]_i_1_n_0 ),
        .CO({\NLW_index_V_reg[12]_i_1_CO_UNCONNECTED [3:1],\index_V_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_index_V_reg[12]_i_1_O_UNCONNECTED [3:2],\index_V_reg[12]_i_1_n_6 ,\index_V_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,index_V_reg[13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[13] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[12]_i_1_n_6 ),
        .Q(index_V_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[1] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_2_n_6 ),
        .Q(index_V_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[2] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_2_n_5 ),
        .Q(index_V_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[3] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_2_n_4 ),
        .Q(index_V_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[4] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1_n_7 ),
        .Q(index_V_reg[4]),
        .R(1'b0));
  CARRY4 \index_V_reg[4]_i_1 
       (.CI(\index_V_reg[0]_i_2_n_0 ),
        .CO({\index_V_reg[4]_i_1_n_0 ,\index_V_reg[4]_i_1_n_1 ,\index_V_reg[4]_i_1_n_2 ,\index_V_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\index_V_reg[4]_i_1_n_4 ,\index_V_reg[4]_i_1_n_5 ,\index_V_reg[4]_i_1_n_6 ,\index_V_reg[4]_i_1_n_7 }),
        .S(index_V_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[5] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1_n_6 ),
        .Q(index_V_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[6] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1_n_5 ),
        .Q(index_V_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[7] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1_n_4 ),
        .Q(index_V_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[8] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1_n_7 ),
        .Q(index_V_reg[8]),
        .R(1'b0));
  CARRY4 \index_V_reg[8]_i_1 
       (.CI(\index_V_reg[4]_i_1_n_0 ),
        .CO({\index_V_reg[8]_i_1_n_0 ,\index_V_reg[8]_i_1_n_1 ,\index_V_reg[8]_i_1_n_2 ,\index_V_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\index_V_reg[8]_i_1_n_4 ,\index_V_reg[8]_i_1_n_5 ,\index_V_reg[8]_i_1_n_6 ,\index_V_reg[8]_i_1_n_7 }),
        .S(index_V_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[9] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1_n_6 ),
        .Q(index_V_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[0] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_115),
        .Q(reg_resonator_im_V_reg[0]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[10] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_121),
        .Q(reg_resonator_im_V_reg[10]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[11] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_120),
        .Q(reg_resonator_im_V_reg[11]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[12] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_127),
        .Q(reg_resonator_im_V_reg[12]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[13] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_126),
        .Q(reg_resonator_im_V_reg[13]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[14] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_125),
        .Q(reg_resonator_im_V_reg[14]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[15] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_124),
        .Q(reg_resonator_im_V_reg[15]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[16] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_131),
        .Q(reg_resonator_im_V_reg[16]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[17] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_130),
        .Q(reg_resonator_im_V_reg[17]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[18] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_129),
        .Q(reg_resonator_im_V_reg[18]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[19] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_128),
        .Q(reg_resonator_im_V_reg[19]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[1] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_114),
        .Q(reg_resonator_im_V_reg[1]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[20] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_135),
        .Q(reg_resonator_im_V_reg[20]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[21] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_134),
        .Q(reg_resonator_im_V_reg[21]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[22] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_133),
        .Q(reg_resonator_im_V_reg[22]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[23] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_132),
        .Q(reg_resonator_im_V_reg[23]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[24] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_139),
        .Q(reg_resonator_im_V_reg[24]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[25] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_138),
        .Q(reg_resonator_im_V_reg[25]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[26] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_137),
        .Q(reg_resonator_im_V_reg[26]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[27] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_136),
        .Q(reg_resonator_im_V_reg[27]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[28] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_143),
        .Q(reg_resonator_im_V_reg[28]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[29] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_142),
        .Q(reg_resonator_im_V_reg[29]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[2] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_113),
        .Q(reg_resonator_im_V_reg[2]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[30] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_141),
        .Q(reg_resonator_im_V_reg[30]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[31] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_140),
        .Q(reg_resonator_im_V_reg[31]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[32] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_147),
        .Q(reg_resonator_im_V_reg[32]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[33] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_146),
        .Q(reg_resonator_im_V_reg[33]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[34] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_145),
        .Q(reg_resonator_im_V_reg[34]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[35] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_144),
        .Q(reg_resonator_im_V_reg[35]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[36] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_151),
        .Q(reg_resonator_im_V_reg[36]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[37] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_150),
        .Q(reg_resonator_im_V_reg[37]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[38] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_149),
        .Q(reg_resonator_im_V_reg[38]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[39] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_148),
        .Q(reg_resonator_im_V_reg[39]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[3] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_112),
        .Q(reg_resonator_im_V_reg[3]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[40] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_155),
        .Q(reg_resonator_im_V_reg[40]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[41] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_154),
        .Q(reg_resonator_im_V_reg[41]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[42] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_153),
        .Q(reg_resonator_im_V_reg[42]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[43] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_152),
        .Q(reg_resonator_im_V_reg[43]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[44] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_156),
        .Q(reg_resonator_im_V_reg[44]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[4] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_119),
        .Q(reg_resonator_im_V_reg[4]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[5] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_118),
        .Q(reg_resonator_im_V_reg[5]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[6] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_117),
        .Q(reg_resonator_im_V_reg[6]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[7] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_116),
        .Q(reg_resonator_im_V_reg[7]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[8] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_123),
        .Q(reg_resonator_im_V_reg[8]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[9] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_122),
        .Q(reg_resonator_im_V_reg[9]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[0] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_70),
        .Q(reg_resonator_re_V_reg[0]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[10] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_76),
        .Q(reg_resonator_re_V_reg[10]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[11] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_75),
        .Q(reg_resonator_re_V_reg[11]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[12] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_82),
        .Q(reg_resonator_re_V_reg[12]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[13] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_81),
        .Q(reg_resonator_re_V_reg[13]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[14] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_80),
        .Q(reg_resonator_re_V_reg[14]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[15] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_79),
        .Q(reg_resonator_re_V_reg[15]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[16] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_86),
        .Q(reg_resonator_re_V_reg[16]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[17] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_85),
        .Q(reg_resonator_re_V_reg[17]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[18] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_84),
        .Q(reg_resonator_re_V_reg[18]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[19] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_83),
        .Q(reg_resonator_re_V_reg[19]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[1] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_69),
        .Q(reg_resonator_re_V_reg[1]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[20] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_90),
        .Q(reg_resonator_re_V_reg[20]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[21] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_89),
        .Q(reg_resonator_re_V_reg[21]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[22] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_88),
        .Q(reg_resonator_re_V_reg[22]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[23] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_87),
        .Q(reg_resonator_re_V_reg[23]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[24] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_94),
        .Q(reg_resonator_re_V_reg[24]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[25] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_93),
        .Q(reg_resonator_re_V_reg[25]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[26] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_92),
        .Q(reg_resonator_re_V_reg[26]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[27] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_91),
        .Q(reg_resonator_re_V_reg[27]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[28] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_98),
        .Q(reg_resonator_re_V_reg[28]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[29] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_97),
        .Q(reg_resonator_re_V_reg[29]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[2] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_68),
        .Q(reg_resonator_re_V_reg[2]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[30] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_96),
        .Q(reg_resonator_re_V_reg[30]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[31] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_95),
        .Q(reg_resonator_re_V_reg[31]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[32] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_102),
        .Q(reg_resonator_re_V_reg[32]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[33] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_101),
        .Q(reg_resonator_re_V_reg[33]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[34] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_100),
        .Q(reg_resonator_re_V_reg[34]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[35] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_99),
        .Q(reg_resonator_re_V_reg[35]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[36] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_106),
        .Q(reg_resonator_re_V_reg[36]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[37] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_105),
        .Q(reg_resonator_re_V_reg[37]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[38] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_104),
        .Q(reg_resonator_re_V_reg[38]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[39] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_103),
        .Q(reg_resonator_re_V_reg[39]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[3] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_67),
        .Q(reg_resonator_re_V_reg[3]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[40] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_110),
        .Q(reg_resonator_re_V_reg[40]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[41] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_109),
        .Q(reg_resonator_re_V_reg[41]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[42] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_108),
        .Q(reg_resonator_re_V_reg[42]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[43] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_107),
        .Q(reg_resonator_re_V_reg[43]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[44] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_111),
        .Q(reg_resonator_re_V_reg[44]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[4] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_74),
        .Q(reg_resonator_re_V_reg[4]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[5] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_73),
        .Q(reg_resonator_re_V_reg[5]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[6] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_72),
        .Q(reg_resonator_re_V_reg[6]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[7] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_71),
        .Q(reg_resonator_re_V_reg[7]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[8] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_78),
        .Q(reg_resonator_re_V_reg[8]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[9] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_77),
        .Q(reg_resonator_re_V_reg[9]),
        .R(reg_resonator_im_V));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/rst_app_read_reg_389_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/rst_app_read_reg_389_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \rst_app_read_reg_389_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\rst_app_read_reg_389_reg[0]_0 ),
        .Q(\rst_app_read_reg_389_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  FDRE \rst_app_read_reg_389_pp0_iter7_reg_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\rst_app_read_reg_389_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(rst_app_read_reg_389_pp0_iter7_reg),
        .R(1'b0));
  FDRE \rst_app_read_reg_389_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(control_data),
        .Q(\rst_app_read_reg_389_reg[0]_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[16]),
        .Q(\twidd_im_V_read_reg_393_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[26]),
        .Q(\twidd_im_V_read_reg_393_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[27]),
        .Q(\twidd_im_V_read_reg_393_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[28]),
        .Q(\twidd_im_V_read_reg_393_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[29]),
        .Q(\twidd_im_V_read_reg_393_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[30]),
        .Q(\twidd_im_V_read_reg_393_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[31]),
        .Q(\twidd_im_V_read_reg_393_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[17]),
        .Q(\twidd_im_V_read_reg_393_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[18]),
        .Q(\twidd_im_V_read_reg_393_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[19]),
        .Q(\twidd_im_V_read_reg_393_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[20]),
        .Q(\twidd_im_V_read_reg_393_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[21]),
        .Q(\twidd_im_V_read_reg_393_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[22]),
        .Q(\twidd_im_V_read_reg_393_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[23]),
        .Q(\twidd_im_V_read_reg_393_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[24]),
        .Q(\twidd_im_V_read_reg_393_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[25]),
        .Q(\twidd_im_V_read_reg_393_reg[9]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[0]),
        .Q(\twidd_re_V_read_reg_398_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[10]),
        .Q(\twidd_re_V_read_reg_398_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[11]),
        .Q(\twidd_re_V_read_reg_398_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[12]),
        .Q(\twidd_re_V_read_reg_398_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[13]),
        .Q(\twidd_re_V_read_reg_398_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[14]),
        .Q(\twidd_re_V_read_reg_398_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[15]),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[1]),
        .Q(\twidd_re_V_read_reg_398_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[2]),
        .Q(\twidd_re_V_read_reg_398_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[3]),
        .Q(\twidd_re_V_read_reg_398_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[4]),
        .Q(\twidd_re_V_read_reg_398_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[5]),
        .Q(\twidd_re_V_read_reg_398_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[6]),
        .Q(\twidd_re_V_read_reg_398_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[7]),
        .Q(\twidd_re_V_read_reg_398_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[8]),
        .Q(\twidd_re_V_read_reg_398_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[9]),
        .Q(\twidd_re_V_read_reg_398_reg[9]__0_n_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "msdft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_5
   (reg_resonator_im_V,
    ap_enable_reg_pp0_iter9,
    O29,
    O30,
    d,
    E,
    clk,
    we1,
    q,
    ram_reg_1,
    r_V_6_reg_137_reg,
    res_input_im_V_reg_4440,
    p,
    A,
    p_0,
    flag,
    index_V0,
    control_data,
    ap_enable_reg_pp0_iter1,
    rst_app_read_reg_389_pp0_iter7_reg,
    \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 ,
    WEA,
    \din_re_V_read_reg_409_reg[13]_0 );
  output reg_resonator_im_V;
  output ap_enable_reg_pp0_iter9;
  output [31:0]O29;
  output [31:0]O30;
  output [0:0]d;
  output [0:0]E;
  input clk;
  input we1;
  input [0:0]q;
  input [1:0]ram_reg_1;
  input [15:0]r_V_6_reg_137_reg;
  input res_input_im_V_reg_4440;
  input [15:0]p;
  input [15:0]A;
  input [15:0]p_0;
  input flag;
  input index_V0;
  input [0:0]control_data;
  input ap_enable_reg_pp0_iter1;
  input rst_app_read_reg_389_pp0_iter7_reg;
  input \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 ;
  input [1:0]WEA;
  input [13:0]\din_re_V_read_reg_409_reg[13]_0 ;

  wire [15:0]A;
  wire [0:0]E;
  wire [31:0]O29;
  wire [31:0]O30;
  wire [1:0]WEA;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire \ap_phi_reg_pp0_iter1_flag_loc_0_reg_173[0]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter1_flag_loc_0_reg_173_reg_n_0_[0] ;
  wire \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205[0]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg_n_0_[0] ;
  wire ap_phi_reg_pp0_iter3_flag_loc_1_reg_205;
  wire \ap_phi_reg_pp0_iter3_flag_loc_1_reg_205[0]_i_1_n_0 ;
  wire ap_phi_reg_pp0_iter4_flag_loc_1_reg_205;
  wire \ap_phi_reg_pp0_iter4_flag_loc_1_reg_205[0]_i_1_n_0 ;
  wire ap_phi_reg_pp0_iter5_flag_loc_1_reg_205;
  wire \ap_phi_reg_pp0_iter5_flag_loc_1_reg_205[0]_i_1_n_0 ;
  wire ap_phi_reg_pp0_iter6_flag_loc_1_reg_205;
  wire \ap_phi_reg_pp0_iter6_flag_loc_1_reg_205[0]_i_1_n_0 ;
  wire ap_phi_reg_pp0_iter7_flag_loc_1_reg_205;
  wire \ap_phi_reg_pp0_iter7_flag_loc_1_reg_205[0]_i_1_n_0 ;
  wire ap_phi_reg_pp0_iter8_flag_loc_1_reg_205;
  wire \ap_phi_reg_pp0_iter8_flag_loc_1_reg_205[0]_i_1_n_0 ;
  wire ap_phi_reg_pp0_iter9_flag_loc_1_reg_205;
  wire \ap_phi_reg_pp0_iter9_flag_loc_1_reg_205[0]_i_1_n_0 ;
  wire clk;
  wire [0:0]control_data;
  wire \counter_V[0]_i_2_n_0 ;
  wire [13:0]counter_V_reg;
  wire \counter_V_reg[0]_i_1_n_0 ;
  wire \counter_V_reg[0]_i_1_n_1 ;
  wire \counter_V_reg[0]_i_1_n_2 ;
  wire \counter_V_reg[0]_i_1_n_3 ;
  wire \counter_V_reg[0]_i_1_n_4 ;
  wire \counter_V_reg[0]_i_1_n_5 ;
  wire \counter_V_reg[0]_i_1_n_6 ;
  wire \counter_V_reg[0]_i_1_n_7 ;
  wire \counter_V_reg[12]_i_1__0_n_3 ;
  wire \counter_V_reg[12]_i_1__0_n_6 ;
  wire \counter_V_reg[12]_i_1__0_n_7 ;
  wire \counter_V_reg[4]_i_1__0_n_0 ;
  wire \counter_V_reg[4]_i_1__0_n_1 ;
  wire \counter_V_reg[4]_i_1__0_n_2 ;
  wire \counter_V_reg[4]_i_1__0_n_3 ;
  wire \counter_V_reg[4]_i_1__0_n_4 ;
  wire \counter_V_reg[4]_i_1__0_n_5 ;
  wire \counter_V_reg[4]_i_1__0_n_6 ;
  wire \counter_V_reg[4]_i_1__0_n_7 ;
  wire \counter_V_reg[8]_i_1__0_n_0 ;
  wire \counter_V_reg[8]_i_1__0_n_1 ;
  wire \counter_V_reg[8]_i_1__0_n_2 ;
  wire \counter_V_reg[8]_i_1__0_n_3 ;
  wire \counter_V_reg[8]_i_1__0_n_4 ;
  wire \counter_V_reg[8]_i_1__0_n_5 ;
  wire \counter_V_reg[8]_i_1__0_n_6 ;
  wire \counter_V_reg[8]_i_1__0_n_7 ;
  wire [0:0]d;
  wire delay_im_V_U_n_0;
  wire delay_im_V_U_n_1;
  wire delay_im_V_U_n_10;
  wire delay_im_V_U_n_11;
  wire delay_im_V_U_n_12;
  wire delay_im_V_U_n_13;
  wire delay_im_V_U_n_2;
  wire delay_im_V_U_n_3;
  wire delay_im_V_U_n_4;
  wire delay_im_V_U_n_5;
  wire delay_im_V_U_n_6;
  wire delay_im_V_U_n_7;
  wire delay_im_V_U_n_8;
  wire delay_im_V_U_n_9;
  wire delay_re_V_U_n_0;
  wire delay_re_V_U_n_1;
  wire delay_re_V_U_n_10;
  wire delay_re_V_U_n_11;
  wire delay_re_V_U_n_12;
  wire delay_re_V_U_n_13;
  wire delay_re_V_U_n_2;
  wire delay_re_V_U_n_3;
  wire delay_re_V_U_n_4;
  wire delay_re_V_U_n_5;
  wire delay_re_V_U_n_6;
  wire delay_re_V_U_n_7;
  wire delay_re_V_U_n_8;
  wire delay_re_V_U_n_9;
  wire [13:0]din_re_V_read_reg_409;
  wire [13:0]\din_re_V_read_reg_409_reg[13]_0 ;
  wire flag;
  wire \flag[0]_i_1__0_n_0 ;
  wire \flag[0]_i_3__0_n_0 ;
  wire \flag[0]_i_4__0_n_0 ;
  wire flag_load_reg_415;
  wire \flag_reg_n_0_[0] ;
  wire grp_comb_filter_fu_235_n_0;
  wire grp_comb_filter_fu_235_n_1;
  wire grp_comb_filter_fu_235_n_10;
  wire grp_comb_filter_fu_235_n_11;
  wire grp_comb_filter_fu_235_n_12;
  wire grp_comb_filter_fu_235_n_13;
  wire grp_comb_filter_fu_235_n_14;
  wire grp_comb_filter_fu_235_n_15;
  wire grp_comb_filter_fu_235_n_16;
  wire grp_comb_filter_fu_235_n_17;
  wire grp_comb_filter_fu_235_n_18;
  wire grp_comb_filter_fu_235_n_19;
  wire grp_comb_filter_fu_235_n_2;
  wire grp_comb_filter_fu_235_n_20;
  wire grp_comb_filter_fu_235_n_21;
  wire grp_comb_filter_fu_235_n_22;
  wire grp_comb_filter_fu_235_n_23;
  wire grp_comb_filter_fu_235_n_24;
  wire grp_comb_filter_fu_235_n_25;
  wire grp_comb_filter_fu_235_n_26;
  wire grp_comb_filter_fu_235_n_27;
  wire grp_comb_filter_fu_235_n_28;
  wire grp_comb_filter_fu_235_n_29;
  wire grp_comb_filter_fu_235_n_3;
  wire grp_comb_filter_fu_235_n_4;
  wire grp_comb_filter_fu_235_n_5;
  wire grp_comb_filter_fu_235_n_6;
  wire grp_comb_filter_fu_235_n_7;
  wire grp_comb_filter_fu_235_n_8;
  wire grp_comb_filter_fu_235_n_9;
  wire grp_modulation_fu_217_n_0;
  wire grp_modulation_fu_217_n_1;
  wire grp_modulation_fu_217_n_10;
  wire grp_modulation_fu_217_n_100;
  wire grp_modulation_fu_217_n_101;
  wire grp_modulation_fu_217_n_102;
  wire grp_modulation_fu_217_n_103;
  wire grp_modulation_fu_217_n_104;
  wire grp_modulation_fu_217_n_105;
  wire grp_modulation_fu_217_n_106;
  wire grp_modulation_fu_217_n_107;
  wire grp_modulation_fu_217_n_108;
  wire grp_modulation_fu_217_n_109;
  wire grp_modulation_fu_217_n_11;
  wire grp_modulation_fu_217_n_110;
  wire grp_modulation_fu_217_n_111;
  wire grp_modulation_fu_217_n_112;
  wire grp_modulation_fu_217_n_113;
  wire grp_modulation_fu_217_n_114;
  wire grp_modulation_fu_217_n_115;
  wire grp_modulation_fu_217_n_116;
  wire grp_modulation_fu_217_n_117;
  wire grp_modulation_fu_217_n_118;
  wire grp_modulation_fu_217_n_119;
  wire grp_modulation_fu_217_n_12;
  wire grp_modulation_fu_217_n_120;
  wire grp_modulation_fu_217_n_121;
  wire grp_modulation_fu_217_n_122;
  wire grp_modulation_fu_217_n_123;
  wire grp_modulation_fu_217_n_124;
  wire grp_modulation_fu_217_n_125;
  wire grp_modulation_fu_217_n_126;
  wire grp_modulation_fu_217_n_127;
  wire grp_modulation_fu_217_n_128;
  wire grp_modulation_fu_217_n_129;
  wire grp_modulation_fu_217_n_13;
  wire grp_modulation_fu_217_n_130;
  wire grp_modulation_fu_217_n_131;
  wire grp_modulation_fu_217_n_132;
  wire grp_modulation_fu_217_n_133;
  wire grp_modulation_fu_217_n_134;
  wire grp_modulation_fu_217_n_135;
  wire grp_modulation_fu_217_n_136;
  wire grp_modulation_fu_217_n_137;
  wire grp_modulation_fu_217_n_138;
  wire grp_modulation_fu_217_n_139;
  wire grp_modulation_fu_217_n_14;
  wire grp_modulation_fu_217_n_140;
  wire grp_modulation_fu_217_n_141;
  wire grp_modulation_fu_217_n_142;
  wire grp_modulation_fu_217_n_143;
  wire grp_modulation_fu_217_n_144;
  wire grp_modulation_fu_217_n_145;
  wire grp_modulation_fu_217_n_146;
  wire grp_modulation_fu_217_n_147;
  wire grp_modulation_fu_217_n_148;
  wire grp_modulation_fu_217_n_149;
  wire grp_modulation_fu_217_n_15;
  wire grp_modulation_fu_217_n_150;
  wire grp_modulation_fu_217_n_151;
  wire grp_modulation_fu_217_n_152;
  wire grp_modulation_fu_217_n_153;
  wire grp_modulation_fu_217_n_154;
  wire grp_modulation_fu_217_n_155;
  wire grp_modulation_fu_217_n_156;
  wire grp_modulation_fu_217_n_157;
  wire grp_modulation_fu_217_n_158;
  wire grp_modulation_fu_217_n_159;
  wire grp_modulation_fu_217_n_16;
  wire grp_modulation_fu_217_n_160;
  wire grp_modulation_fu_217_n_161;
  wire grp_modulation_fu_217_n_162;
  wire grp_modulation_fu_217_n_163;
  wire grp_modulation_fu_217_n_164;
  wire grp_modulation_fu_217_n_165;
  wire grp_modulation_fu_217_n_166;
  wire grp_modulation_fu_217_n_167;
  wire grp_modulation_fu_217_n_168;
  wire grp_modulation_fu_217_n_169;
  wire grp_modulation_fu_217_n_17;
  wire grp_modulation_fu_217_n_170;
  wire grp_modulation_fu_217_n_171;
  wire grp_modulation_fu_217_n_172;
  wire grp_modulation_fu_217_n_173;
  wire grp_modulation_fu_217_n_174;
  wire grp_modulation_fu_217_n_175;
  wire grp_modulation_fu_217_n_176;
  wire grp_modulation_fu_217_n_177;
  wire grp_modulation_fu_217_n_178;
  wire grp_modulation_fu_217_n_179;
  wire grp_modulation_fu_217_n_18;
  wire grp_modulation_fu_217_n_180;
  wire grp_modulation_fu_217_n_19;
  wire grp_modulation_fu_217_n_2;
  wire grp_modulation_fu_217_n_20;
  wire grp_modulation_fu_217_n_21;
  wire grp_modulation_fu_217_n_22;
  wire grp_modulation_fu_217_n_23;
  wire grp_modulation_fu_217_n_24;
  wire grp_modulation_fu_217_n_25;
  wire grp_modulation_fu_217_n_26;
  wire grp_modulation_fu_217_n_27;
  wire grp_modulation_fu_217_n_28;
  wire grp_modulation_fu_217_n_29;
  wire grp_modulation_fu_217_n_3;
  wire grp_modulation_fu_217_n_30;
  wire grp_modulation_fu_217_n_31;
  wire grp_modulation_fu_217_n_32;
  wire grp_modulation_fu_217_n_33;
  wire grp_modulation_fu_217_n_34;
  wire grp_modulation_fu_217_n_35;
  wire grp_modulation_fu_217_n_36;
  wire grp_modulation_fu_217_n_37;
  wire grp_modulation_fu_217_n_38;
  wire grp_modulation_fu_217_n_39;
  wire grp_modulation_fu_217_n_4;
  wire grp_modulation_fu_217_n_40;
  wire grp_modulation_fu_217_n_41;
  wire grp_modulation_fu_217_n_42;
  wire grp_modulation_fu_217_n_43;
  wire grp_modulation_fu_217_n_44;
  wire grp_modulation_fu_217_n_45;
  wire grp_modulation_fu_217_n_46;
  wire grp_modulation_fu_217_n_47;
  wire grp_modulation_fu_217_n_48;
  wire grp_modulation_fu_217_n_49;
  wire grp_modulation_fu_217_n_5;
  wire grp_modulation_fu_217_n_50;
  wire grp_modulation_fu_217_n_51;
  wire grp_modulation_fu_217_n_52;
  wire grp_modulation_fu_217_n_53;
  wire grp_modulation_fu_217_n_54;
  wire grp_modulation_fu_217_n_55;
  wire grp_modulation_fu_217_n_56;
  wire grp_modulation_fu_217_n_57;
  wire grp_modulation_fu_217_n_58;
  wire grp_modulation_fu_217_n_59;
  wire grp_modulation_fu_217_n_6;
  wire grp_modulation_fu_217_n_60;
  wire grp_modulation_fu_217_n_61;
  wire grp_modulation_fu_217_n_62;
  wire grp_modulation_fu_217_n_63;
  wire grp_modulation_fu_217_n_64;
  wire grp_modulation_fu_217_n_65;
  wire grp_modulation_fu_217_n_66;
  wire grp_modulation_fu_217_n_67;
  wire grp_modulation_fu_217_n_68;
  wire grp_modulation_fu_217_n_69;
  wire grp_modulation_fu_217_n_7;
  wire grp_modulation_fu_217_n_70;
  wire grp_modulation_fu_217_n_71;
  wire grp_modulation_fu_217_n_72;
  wire grp_modulation_fu_217_n_73;
  wire grp_modulation_fu_217_n_74;
  wire grp_modulation_fu_217_n_75;
  wire grp_modulation_fu_217_n_76;
  wire grp_modulation_fu_217_n_77;
  wire grp_modulation_fu_217_n_78;
  wire grp_modulation_fu_217_n_79;
  wire grp_modulation_fu_217_n_8;
  wire grp_modulation_fu_217_n_80;
  wire grp_modulation_fu_217_n_81;
  wire grp_modulation_fu_217_n_82;
  wire grp_modulation_fu_217_n_83;
  wire grp_modulation_fu_217_n_84;
  wire grp_modulation_fu_217_n_85;
  wire grp_modulation_fu_217_n_86;
  wire grp_modulation_fu_217_n_87;
  wire grp_modulation_fu_217_n_88;
  wire grp_modulation_fu_217_n_89;
  wire grp_modulation_fu_217_n_9;
  wire grp_modulation_fu_217_n_90;
  wire grp_modulation_fu_217_n_91;
  wire grp_modulation_fu_217_n_92;
  wire grp_modulation_fu_217_n_93;
  wire grp_modulation_fu_217_n_94;
  wire grp_modulation_fu_217_n_95;
  wire grp_modulation_fu_217_n_96;
  wire grp_modulation_fu_217_n_97;
  wire grp_modulation_fu_217_n_98;
  wire grp_modulation_fu_217_n_99;
  wire icmp_ln879_fu_271_p2;
  wire icmp_ln879_reg_425;
  wire \icmp_ln879_reg_425[0]_i_1__0_n_0 ;
  wire index_V0;
  wire \index_V[0]_i_2_n_0 ;
  wire [13:0]index_V_load_reg_420;
  wire [13:0]index_V_reg;
  wire \index_V_reg[0]_i_1_n_0 ;
  wire \index_V_reg[0]_i_1_n_1 ;
  wire \index_V_reg[0]_i_1_n_2 ;
  wire \index_V_reg[0]_i_1_n_3 ;
  wire \index_V_reg[0]_i_1_n_4 ;
  wire \index_V_reg[0]_i_1_n_5 ;
  wire \index_V_reg[0]_i_1_n_6 ;
  wire \index_V_reg[0]_i_1_n_7 ;
  wire \index_V_reg[12]_i_1__0_n_3 ;
  wire \index_V_reg[12]_i_1__0_n_6 ;
  wire \index_V_reg[12]_i_1__0_n_7 ;
  wire \index_V_reg[4]_i_1__0_n_0 ;
  wire \index_V_reg[4]_i_1__0_n_1 ;
  wire \index_V_reg[4]_i_1__0_n_2 ;
  wire \index_V_reg[4]_i_1__0_n_3 ;
  wire \index_V_reg[4]_i_1__0_n_4 ;
  wire \index_V_reg[4]_i_1__0_n_5 ;
  wire \index_V_reg[4]_i_1__0_n_6 ;
  wire \index_V_reg[4]_i_1__0_n_7 ;
  wire \index_V_reg[8]_i_1__0_n_0 ;
  wire \index_V_reg[8]_i_1__0_n_1 ;
  wire \index_V_reg[8]_i_1__0_n_2 ;
  wire \index_V_reg[8]_i_1__0_n_3 ;
  wire \index_V_reg[8]_i_1__0_n_4 ;
  wire \index_V_reg[8]_i_1__0_n_5 ;
  wire \index_V_reg[8]_i_1__0_n_6 ;
  wire \index_V_reg[8]_i_1__0_n_7 ;
  wire [15:0]p;
  wire [15:0]p_0;
  wire [0:0]q;
  wire [15:0]r_V_6_reg_137_reg;
  wire [1:0]ram_reg_1;
  wire reg_resonator_im_V;
  wire [44:0]reg_resonator_im_V_reg;
  wire [44:0]reg_resonator_re_V_reg;
  wire res_input_im_V_reg_4440;
  wire rst_app_read_reg_389_pp0_iter7_reg;
  wire rst_app_read_reg_389_pp0_iter8_reg;
  wire we1;
  wire [3:1]\NLW_counter_V_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_counter_V_reg[12]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_index_V_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_index_V_reg[12]_i_1__0_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(control_data));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(control_data));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(control_data));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(control_data));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(control_data));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(control_data));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(control_data));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(control_data));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hC0AACCAA)) 
    \ap_phi_reg_pp0_iter1_flag_loc_0_reg_173[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_flag_loc_0_reg_173_reg_n_0_[0] ),
        .I1(\flag_reg_n_0_[0] ),
        .I2(control_data),
        .I3(q),
        .I4(icmp_ln879_fu_271_p2),
        .O(\ap_phi_reg_pp0_iter1_flag_loc_0_reg_173[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter1_flag_loc_0_reg_173_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_flag_loc_0_reg_173[0]_i_1_n_0 ),
        .Q(\ap_phi_reg_pp0_iter1_flag_loc_0_reg_173_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00CFAAAA00CCAAAA)) 
    \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg_n_0_[0] ),
        .I1(\ap_phi_reg_pp0_iter1_flag_loc_0_reg_173_reg_n_0_[0] ),
        .I2(icmp_ln879_reg_425),
        .I3(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(flag_load_reg_415),
        .O(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205[0]_i_1_n_0 ),
        .Q(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter3_flag_loc_1_reg_205[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_phi_reg_pp0_iter3_flag_loc_1_reg_205),
        .O(\ap_phi_reg_pp0_iter3_flag_loc_1_reg_205[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter3_flag_loc_1_reg_205_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter3_flag_loc_1_reg_205[0]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter3_flag_loc_1_reg_205),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter4_flag_loc_1_reg_205[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter3_flag_loc_1_reg_205),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_phi_reg_pp0_iter4_flag_loc_1_reg_205),
        .O(\ap_phi_reg_pp0_iter4_flag_loc_1_reg_205[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_flag_loc_1_reg_205_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter4_flag_loc_1_reg_205[0]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter4_flag_loc_1_reg_205),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter5_flag_loc_1_reg_205[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter4_flag_loc_1_reg_205),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_phi_reg_pp0_iter5_flag_loc_1_reg_205),
        .O(\ap_phi_reg_pp0_iter5_flag_loc_1_reg_205[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter5_flag_loc_1_reg_205_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter5_flag_loc_1_reg_205[0]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter5_flag_loc_1_reg_205),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter6_flag_loc_1_reg_205[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter5_flag_loc_1_reg_205),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ap_phi_reg_pp0_iter6_flag_loc_1_reg_205),
        .O(\ap_phi_reg_pp0_iter6_flag_loc_1_reg_205[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter6_flag_loc_1_reg_205_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter6_flag_loc_1_reg_205[0]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter6_flag_loc_1_reg_205),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter7_flag_loc_1_reg_205[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter6_flag_loc_1_reg_205),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_phi_reg_pp0_iter7_flag_loc_1_reg_205),
        .O(\ap_phi_reg_pp0_iter7_flag_loc_1_reg_205[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter7_flag_loc_1_reg_205_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter7_flag_loc_1_reg_205[0]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter7_flag_loc_1_reg_205),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter8_flag_loc_1_reg_205[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter7_flag_loc_1_reg_205),
        .I1(ap_enable_reg_pp0_iter7),
        .I2(ap_phi_reg_pp0_iter8_flag_loc_1_reg_205),
        .O(\ap_phi_reg_pp0_iter8_flag_loc_1_reg_205[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter8_flag_loc_1_reg_205_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter8_flag_loc_1_reg_205[0]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter8_flag_loc_1_reg_205),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter9_flag_loc_1_reg_205[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter8_flag_loc_1_reg_205),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(ap_phi_reg_pp0_iter9_flag_loc_1_reg_205),
        .O(\ap_phi_reg_pp0_iter9_flag_loc_1_reg_205[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter9_flag_loc_1_reg_205_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter9_flag_loc_1_reg_205[0]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter9_flag_loc_1_reg_205),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resonator call_ret_resonator_fu_227
       (.O29(O29),
        .O30(O30),
        .S({grp_modulation_fu_217_n_92,grp_modulation_fu_217_n_93,grp_modulation_fu_217_n_94,grp_modulation_fu_217_n_95}),
        .add_ln703_1_fu_50_p2_carry__0_0({grp_modulation_fu_217_n_136,grp_modulation_fu_217_n_137,grp_modulation_fu_217_n_138,grp_modulation_fu_217_n_139}),
        .add_ln703_1_fu_50_p2_carry__1_0({grp_modulation_fu_217_n_140,grp_modulation_fu_217_n_141,grp_modulation_fu_217_n_142,grp_modulation_fu_217_n_143}),
        .add_ln703_fu_44_p2_carry__1_0({grp_modulation_fu_217_n_96,grp_modulation_fu_217_n_97,grp_modulation_fu_217_n_98,grp_modulation_fu_217_n_99}),
        .\reg_array[10].has_latency.u2 ({grp_modulation_fu_217_n_112,grp_modulation_fu_217_n_113,grp_modulation_fu_217_n_114,grp_modulation_fu_217_n_115}),
        .\reg_array[10].has_latency.u2_0 ({grp_modulation_fu_217_n_156,grp_modulation_fu_217_n_157,grp_modulation_fu_217_n_158,grp_modulation_fu_217_n_159}),
        .\reg_array[14].has_latency.u2 ({grp_modulation_fu_217_n_116,grp_modulation_fu_217_n_117,grp_modulation_fu_217_n_118,grp_modulation_fu_217_n_119}),
        .\reg_array[14].has_latency.u2_0 ({grp_modulation_fu_217_n_160,grp_modulation_fu_217_n_161,grp_modulation_fu_217_n_162,grp_modulation_fu_217_n_163}),
        .\reg_array[18].has_latency.u2 ({grp_modulation_fu_217_n_120,grp_modulation_fu_217_n_121,grp_modulation_fu_217_n_122,grp_modulation_fu_217_n_123}),
        .\reg_array[18].has_latency.u2_0 ({grp_modulation_fu_217_n_164,grp_modulation_fu_217_n_165,grp_modulation_fu_217_n_166,grp_modulation_fu_217_n_167}),
        .\reg_array[22].has_latency.u2 ({grp_modulation_fu_217_n_124,grp_modulation_fu_217_n_125,grp_modulation_fu_217_n_126,grp_modulation_fu_217_n_127}),
        .\reg_array[22].has_latency.u2_0 ({grp_modulation_fu_217_n_168,grp_modulation_fu_217_n_169,grp_modulation_fu_217_n_170,grp_modulation_fu_217_n_171}),
        .\reg_array[26].has_latency.u2 ({grp_modulation_fu_217_n_128,grp_modulation_fu_217_n_129,grp_modulation_fu_217_n_130,grp_modulation_fu_217_n_131}),
        .\reg_array[26].has_latency.u2_0 ({grp_modulation_fu_217_n_172,grp_modulation_fu_217_n_173,grp_modulation_fu_217_n_174,grp_modulation_fu_217_n_175}),
        .\reg_array[2].has_latency.u2 ({grp_modulation_fu_217_n_100,grp_modulation_fu_217_n_101,grp_modulation_fu_217_n_102,grp_modulation_fu_217_n_103}),
        .\reg_array[2].has_latency.u2_0 ({grp_modulation_fu_217_n_104,grp_modulation_fu_217_n_105,grp_modulation_fu_217_n_106,grp_modulation_fu_217_n_107}),
        .\reg_array[2].has_latency.u2_1 ({grp_modulation_fu_217_n_144,grp_modulation_fu_217_n_145,grp_modulation_fu_217_n_146,grp_modulation_fu_217_n_147}),
        .\reg_array[2].has_latency.u2_2 ({grp_modulation_fu_217_n_148,grp_modulation_fu_217_n_149,grp_modulation_fu_217_n_150,grp_modulation_fu_217_n_151}),
        .\reg_array[30].has_latency.u2 ({grp_modulation_fu_217_n_132,grp_modulation_fu_217_n_133,grp_modulation_fu_217_n_134,grp_modulation_fu_217_n_135}),
        .\reg_array[30].has_latency.u2_0 ({grp_modulation_fu_217_n_176,grp_modulation_fu_217_n_177,grp_modulation_fu_217_n_178,grp_modulation_fu_217_n_179}),
        .\reg_array[31].has_latency.u2 (grp_modulation_fu_217_n_0),
        .\reg_array[31].has_latency.u2_0 (grp_modulation_fu_217_n_1),
        .\reg_array[6].has_latency.u2 ({grp_modulation_fu_217_n_108,grp_modulation_fu_217_n_109,grp_modulation_fu_217_n_110,grp_modulation_fu_217_n_111}),
        .\reg_array[6].has_latency.u2_0 ({grp_modulation_fu_217_n_152,grp_modulation_fu_217_n_153,grp_modulation_fu_217_n_154,grp_modulation_fu_217_n_155}),
        .reg_resonator_im_V_reg(reg_resonator_im_V_reg[43:0]),
        .reg_resonator_re_V_reg(reg_resonator_re_V_reg[43:0]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter_V[0]_i_2 
       (.I0(counter_V_reg[0]),
        .O(\counter_V[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[0] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_1_n_7 ),
        .Q(counter_V_reg[0]),
        .R(flag));
  CARRY4 \counter_V_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\counter_V_reg[0]_i_1_n_0 ,\counter_V_reg[0]_i_1_n_1 ,\counter_V_reg[0]_i_1_n_2 ,\counter_V_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\counter_V_reg[0]_i_1_n_4 ,\counter_V_reg[0]_i_1_n_5 ,\counter_V_reg[0]_i_1_n_6 ,\counter_V_reg[0]_i_1_n_7 }),
        .S({counter_V_reg[3:1],\counter_V[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[10] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1__0_n_5 ),
        .Q(counter_V_reg[10]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[11] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1__0_n_4 ),
        .Q(counter_V_reg[11]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[12] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[12]_i_1__0_n_7 ),
        .Q(counter_V_reg[12]),
        .R(flag));
  CARRY4 \counter_V_reg[12]_i_1__0 
       (.CI(\counter_V_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_counter_V_reg[12]_i_1__0_CO_UNCONNECTED [3:1],\counter_V_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_counter_V_reg[12]_i_1__0_O_UNCONNECTED [3:2],\counter_V_reg[12]_i_1__0_n_6 ,\counter_V_reg[12]_i_1__0_n_7 }),
        .S({1'b0,1'b0,counter_V_reg[13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[13] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[12]_i_1__0_n_6 ),
        .Q(counter_V_reg[13]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[1] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_1_n_6 ),
        .Q(counter_V_reg[1]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[2] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_1_n_5 ),
        .Q(counter_V_reg[2]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[3] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_1_n_4 ),
        .Q(counter_V_reg[3]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[4] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1__0_n_7 ),
        .Q(counter_V_reg[4]),
        .R(flag));
  CARRY4 \counter_V_reg[4]_i_1__0 
       (.CI(\counter_V_reg[0]_i_1_n_0 ),
        .CO({\counter_V_reg[4]_i_1__0_n_0 ,\counter_V_reg[4]_i_1__0_n_1 ,\counter_V_reg[4]_i_1__0_n_2 ,\counter_V_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_V_reg[4]_i_1__0_n_4 ,\counter_V_reg[4]_i_1__0_n_5 ,\counter_V_reg[4]_i_1__0_n_6 ,\counter_V_reg[4]_i_1__0_n_7 }),
        .S(counter_V_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[5] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1__0_n_6 ),
        .Q(counter_V_reg[5]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[6] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1__0_n_5 ),
        .Q(counter_V_reg[6]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[7] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1__0_n_4 ),
        .Q(counter_V_reg[7]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[8] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1__0_n_7 ),
        .Q(counter_V_reg[8]),
        .R(flag));
  CARRY4 \counter_V_reg[8]_i_1__0 
       (.CI(\counter_V_reg[4]_i_1__0_n_0 ),
        .CO({\counter_V_reg[8]_i_1__0_n_0 ,\counter_V_reg[8]_i_1__0_n_1 ,\counter_V_reg[8]_i_1__0_n_2 ,\counter_V_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_V_reg[8]_i_1__0_n_4 ,\counter_V_reg[8]_i_1__0_n_5 ,\counter_V_reg[8]_i_1__0_n_6 ,\counter_V_reg[8]_i_1__0_n_7 }),
        .S(counter_V_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[9] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1__0_n_6 ),
        .Q(counter_V_reg[9]),
        .R(flag));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_delay_re_V delay_im_V_U
       (.ADDRBWRADDR(index_V_reg),
        .Q(index_V_load_reg_420),
        .S({delay_im_V_U_n_0,delay_im_V_U_n_1}),
        .clk(clk),
        .\comb_im_V_int_reg_reg[14]__0 (\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 ),
        .flag_load_reg_415(flag_load_reg_415),
        .icmp_ln879_reg_425(icmp_ln879_reg_425),
        .\icmp_ln879_reg_425_reg[0] ({delay_im_V_U_n_2,delay_im_V_U_n_3,delay_im_V_U_n_4,delay_im_V_U_n_5}),
        .\icmp_ln879_reg_425_reg[0]_0 ({delay_im_V_U_n_6,delay_im_V_U_n_7,delay_im_V_U_n_8,delay_im_V_U_n_9}),
        .\icmp_ln879_reg_425_reg[0]_1 ({delay_im_V_U_n_10,delay_im_V_U_n_11,delay_im_V_U_n_12,delay_im_V_U_n_13}),
        .q(q),
        .ram_reg_0(ram_reg_1[0]),
        .we1(we1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_delay_re_V_6 delay_re_V_U
       (.ADDRBWRADDR(index_V_reg),
        .Q(index_V_load_reg_420),
        .S({delay_re_V_U_n_0,delay_re_V_U_n_1}),
        .WEA(WEA),
        .clk(clk),
        .\comb_re_V_int_reg_reg[14]__0 (\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 ),
        .d1(din_re_V_read_reg_409),
        .\din_re_V_read_reg_409_reg[11] ({delay_re_V_U_n_2,delay_re_V_U_n_3,delay_re_V_U_n_4,delay_re_V_U_n_5}),
        .\din_re_V_read_reg_409_reg[3] ({delay_re_V_U_n_10,delay_re_V_U_n_11,delay_re_V_U_n_12,delay_re_V_U_n_13}),
        .\din_re_V_read_reg_409_reg[7] ({delay_re_V_U_n_6,delay_re_V_U_n_7,delay_re_V_U_n_8,delay_re_V_U_n_9}),
        .flag_load_reg_415(flag_load_reg_415),
        .icmp_ln879_reg_425(icmp_ln879_reg_425),
        .q(q),
        .ram_reg_1(ram_reg_1),
        .we1(we1));
  FDRE \din_re_V_read_reg_409_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [0]),
        .Q(din_re_V_read_reg_409[0]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [10]),
        .Q(din_re_V_read_reg_409[10]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [11]),
        .Q(din_re_V_read_reg_409[11]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [12]),
        .Q(din_re_V_read_reg_409[12]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [13]),
        .Q(din_re_V_read_reg_409[13]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [1]),
        .Q(din_re_V_read_reg_409[1]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [2]),
        .Q(din_re_V_read_reg_409[2]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [3]),
        .Q(din_re_V_read_reg_409[3]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [4]),
        .Q(din_re_V_read_reg_409[4]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [5]),
        .Q(din_re_V_read_reg_409[5]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [6]),
        .Q(din_re_V_read_reg_409[6]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [7]),
        .Q(din_re_V_read_reg_409[7]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [8]),
        .Q(din_re_V_read_reg_409[8]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [9]),
        .Q(din_re_V_read_reg_409[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1 
       (.I0(ap_phi_reg_pp0_iter9_flag_loc_1_reg_205),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(rst_app_read_reg_389_pp0_iter8_reg),
        .O(d));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF4CC)) 
    \flag[0]_i_1__0 
       (.I0(icmp_ln879_fu_271_p2),
        .I1(\flag_reg_n_0_[0] ),
        .I2(control_data),
        .I3(q),
        .O(\flag[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \flag[0]_i_2__0 
       (.I0(\flag[0]_i_3__0_n_0 ),
        .I1(\flag[0]_i_4__0_n_0 ),
        .I2(counter_V_reg[12]),
        .I3(counter_V_reg[2]),
        .I4(counter_V_reg[10]),
        .I5(counter_V_reg[6]),
        .O(icmp_ln879_fu_271_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \flag[0]_i_3__0 
       (.I0(counter_V_reg[8]),
        .I1(counter_V_reg[4]),
        .I2(counter_V_reg[0]),
        .I3(counter_V_reg[11]),
        .I4(counter_V_reg[3]),
        .I5(counter_V_reg[7]),
        .O(\flag[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \flag[0]_i_4__0 
       (.I0(counter_V_reg[13]),
        .I1(counter_V_reg[5]),
        .I2(counter_V_reg[9]),
        .I3(counter_V_reg[1]),
        .O(\flag[0]_i_4__0_n_0 ));
  FDRE \flag_load_reg_415_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\flag_reg_n_0_[0] ),
        .Q(flag_load_reg_415),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \flag_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\flag[0]_i_1__0_n_0 ),
        .Q(\flag_reg_n_0_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comb_filter grp_comb_filter_fu_235
       (.DI(grp_modulation_fu_217_n_180),
        .O({grp_comb_filter_fu_235_n_0,grp_comb_filter_fu_235_n_1,grp_comb_filter_fu_235_n_2,grp_comb_filter_fu_235_n_3}),
        .S({delay_re_V_U_n_0,delay_re_V_U_n_1}),
        .\comb_im_V_int_reg_reg[11]__0 ({delay_im_V_U_n_10,delay_im_V_U_n_11,delay_im_V_U_n_12,delay_im_V_U_n_13}),
        .\comb_im_V_int_reg_reg[14]__0 ({delay_im_V_U_n_0,delay_im_V_U_n_1}),
        .\comb_im_V_int_reg_reg[3]__0 ({delay_im_V_U_n_2,delay_im_V_U_n_3,delay_im_V_U_n_4,delay_im_V_U_n_5}),
        .\comb_im_V_int_reg_reg[7]__0 ({delay_im_V_U_n_6,delay_im_V_U_n_7,delay_im_V_U_n_8,delay_im_V_U_n_9}),
        .\comb_re_V_int_reg_reg[11]__0 ({delay_re_V_U_n_2,delay_re_V_U_n_3,delay_re_V_U_n_4,delay_re_V_U_n_5}),
        .\comb_re_V_int_reg_reg[3]__0 ({delay_re_V_U_n_10,delay_re_V_U_n_11,delay_re_V_U_n_12,delay_re_V_U_n_13}),
        .\comb_re_V_int_reg_reg[7]__0 ({delay_re_V_U_n_6,delay_re_V_U_n_7,delay_re_V_U_n_8,delay_re_V_U_n_9}),
        .d1(din_re_V_read_reg_409[12:0]),
        .\din_re_V_read_reg_409_reg[11] ({grp_comb_filter_fu_235_n_8,grp_comb_filter_fu_235_n_9,grp_comb_filter_fu_235_n_10,grp_comb_filter_fu_235_n_11}),
        .\din_re_V_read_reg_409_reg[12] ({grp_comb_filter_fu_235_n_12,grp_comb_filter_fu_235_n_13,grp_comb_filter_fu_235_n_14}),
        .\din_re_V_read_reg_409_reg[7] ({grp_comb_filter_fu_235_n_4,grp_comb_filter_fu_235_n_5,grp_comb_filter_fu_235_n_6,grp_comb_filter_fu_235_n_7}),
        .\icmp_ln879_reg_425_reg[0] ({grp_comb_filter_fu_235_n_15,grp_comb_filter_fu_235_n_16,grp_comb_filter_fu_235_n_17,grp_comb_filter_fu_235_n_18}),
        .\icmp_ln879_reg_425_reg[0]_0 ({grp_comb_filter_fu_235_n_19,grp_comb_filter_fu_235_n_20,grp_comb_filter_fu_235_n_21,grp_comb_filter_fu_235_n_22}),
        .\icmp_ln879_reg_425_reg[0]_1 ({grp_comb_filter_fu_235_n_23,grp_comb_filter_fu_235_n_24,grp_comb_filter_fu_235_n_25,grp_comb_filter_fu_235_n_26}),
        .\icmp_ln879_reg_425_reg[0]_2 ({grp_comb_filter_fu_235_n_27,grp_comb_filter_fu_235_n_28,grp_comb_filter_fu_235_n_29}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modulation grp_modulation_fu_217
       (.A(A),
        .DI(grp_modulation_fu_217_n_180),
        .O({grp_comb_filter_fu_235_n_0,grp_comb_filter_fu_235_n_1,grp_comb_filter_fu_235_n_2,grp_comb_filter_fu_235_n_3}),
        .S({grp_modulation_fu_217_n_92,grp_modulation_fu_217_n_93,grp_modulation_fu_217_n_94,grp_modulation_fu_217_n_95}),
        .clk(clk),
        .\comb_im_V_int_reg_reg[11]__0_0 ({grp_comb_filter_fu_235_n_23,grp_comb_filter_fu_235_n_24,grp_comb_filter_fu_235_n_25,grp_comb_filter_fu_235_n_26}),
        .\comb_im_V_int_reg_reg[14]__0_0 ({grp_comb_filter_fu_235_n_27,grp_comb_filter_fu_235_n_28,grp_comb_filter_fu_235_n_29}),
        .\comb_im_V_int_reg_reg[3]__0_0 ({grp_comb_filter_fu_235_n_15,grp_comb_filter_fu_235_n_16,grp_comb_filter_fu_235_n_17,grp_comb_filter_fu_235_n_18}),
        .\comb_im_V_int_reg_reg[7]__0_0 ({grp_comb_filter_fu_235_n_19,grp_comb_filter_fu_235_n_20,grp_comb_filter_fu_235_n_21,grp_comb_filter_fu_235_n_22}),
        .\comb_re_V_int_reg_reg[11]__0_0 ({grp_comb_filter_fu_235_n_8,grp_comb_filter_fu_235_n_9,grp_comb_filter_fu_235_n_10,grp_comb_filter_fu_235_n_11}),
        .\comb_re_V_int_reg_reg[14]__0_0 ({grp_comb_filter_fu_235_n_12,grp_comb_filter_fu_235_n_13,grp_comb_filter_fu_235_n_14}),
        .\comb_re_V_int_reg_reg[7]__0_0 ({grp_comb_filter_fu_235_n_4,grp_comb_filter_fu_235_n_5,grp_comb_filter_fu_235_n_6,grp_comb_filter_fu_235_n_7}),
        .d1(din_re_V_read_reg_409[13]),
        .p({grp_modulation_fu_217_n_2,grp_modulation_fu_217_n_3,grp_modulation_fu_217_n_4,grp_modulation_fu_217_n_5}),
        .p_0({grp_modulation_fu_217_n_6,grp_modulation_fu_217_n_7,grp_modulation_fu_217_n_8,grp_modulation_fu_217_n_9}),
        .p_1({grp_modulation_fu_217_n_10,grp_modulation_fu_217_n_11,grp_modulation_fu_217_n_12,grp_modulation_fu_217_n_13}),
        .p_10(grp_modulation_fu_217_n_46),
        .p_11({grp_modulation_fu_217_n_47,grp_modulation_fu_217_n_48,grp_modulation_fu_217_n_49,grp_modulation_fu_217_n_50}),
        .p_12({grp_modulation_fu_217_n_51,grp_modulation_fu_217_n_52,grp_modulation_fu_217_n_53,grp_modulation_fu_217_n_54}),
        .p_13({grp_modulation_fu_217_n_55,grp_modulation_fu_217_n_56,grp_modulation_fu_217_n_57,grp_modulation_fu_217_n_58}),
        .p_14({grp_modulation_fu_217_n_59,grp_modulation_fu_217_n_60,grp_modulation_fu_217_n_61,grp_modulation_fu_217_n_62}),
        .p_15({grp_modulation_fu_217_n_63,grp_modulation_fu_217_n_64,grp_modulation_fu_217_n_65,grp_modulation_fu_217_n_66}),
        .p_16({grp_modulation_fu_217_n_67,grp_modulation_fu_217_n_68,grp_modulation_fu_217_n_69,grp_modulation_fu_217_n_70}),
        .p_17({grp_modulation_fu_217_n_71,grp_modulation_fu_217_n_72,grp_modulation_fu_217_n_73,grp_modulation_fu_217_n_74}),
        .p_18({grp_modulation_fu_217_n_75,grp_modulation_fu_217_n_76,grp_modulation_fu_217_n_77,grp_modulation_fu_217_n_78}),
        .p_19({grp_modulation_fu_217_n_79,grp_modulation_fu_217_n_80,grp_modulation_fu_217_n_81,grp_modulation_fu_217_n_82}),
        .p_2({grp_modulation_fu_217_n_14,grp_modulation_fu_217_n_15,grp_modulation_fu_217_n_16,grp_modulation_fu_217_n_17}),
        .p_20({grp_modulation_fu_217_n_83,grp_modulation_fu_217_n_84,grp_modulation_fu_217_n_85,grp_modulation_fu_217_n_86}),
        .p_21({grp_modulation_fu_217_n_87,grp_modulation_fu_217_n_88,grp_modulation_fu_217_n_89,grp_modulation_fu_217_n_90}),
        .p_22(grp_modulation_fu_217_n_91),
        .p_23(p),
        .p_24(p_0),
        .p_3({grp_modulation_fu_217_n_18,grp_modulation_fu_217_n_19,grp_modulation_fu_217_n_20,grp_modulation_fu_217_n_21}),
        .p_4({grp_modulation_fu_217_n_22,grp_modulation_fu_217_n_23,grp_modulation_fu_217_n_24,grp_modulation_fu_217_n_25}),
        .p_5({grp_modulation_fu_217_n_26,grp_modulation_fu_217_n_27,grp_modulation_fu_217_n_28,grp_modulation_fu_217_n_29}),
        .p_6({grp_modulation_fu_217_n_30,grp_modulation_fu_217_n_31,grp_modulation_fu_217_n_32,grp_modulation_fu_217_n_33}),
        .p_7({grp_modulation_fu_217_n_34,grp_modulation_fu_217_n_35,grp_modulation_fu_217_n_36,grp_modulation_fu_217_n_37}),
        .p_8({grp_modulation_fu_217_n_38,grp_modulation_fu_217_n_39,grp_modulation_fu_217_n_40,grp_modulation_fu_217_n_41}),
        .p_9({grp_modulation_fu_217_n_42,grp_modulation_fu_217_n_43,grp_modulation_fu_217_n_44,grp_modulation_fu_217_n_45}),
        .r_V_6_reg_137_reg_0(r_V_6_reg_137_reg),
        .reg_resonator_im_V_reg(reg_resonator_im_V_reg),
        .\reg_resonator_im_V_reg[11] ({grp_modulation_fu_217_n_144,grp_modulation_fu_217_n_145,grp_modulation_fu_217_n_146,grp_modulation_fu_217_n_147}),
        .\reg_resonator_im_V_reg[15] ({grp_modulation_fu_217_n_148,grp_modulation_fu_217_n_149,grp_modulation_fu_217_n_150,grp_modulation_fu_217_n_151}),
        .\reg_resonator_im_V_reg[19] ({grp_modulation_fu_217_n_152,grp_modulation_fu_217_n_153,grp_modulation_fu_217_n_154,grp_modulation_fu_217_n_155}),
        .\reg_resonator_im_V_reg[23] ({grp_modulation_fu_217_n_156,grp_modulation_fu_217_n_157,grp_modulation_fu_217_n_158,grp_modulation_fu_217_n_159}),
        .\reg_resonator_im_V_reg[27] ({grp_modulation_fu_217_n_160,grp_modulation_fu_217_n_161,grp_modulation_fu_217_n_162,grp_modulation_fu_217_n_163}),
        .\reg_resonator_im_V_reg[31] ({grp_modulation_fu_217_n_164,grp_modulation_fu_217_n_165,grp_modulation_fu_217_n_166,grp_modulation_fu_217_n_167}),
        .\reg_resonator_im_V_reg[35] ({grp_modulation_fu_217_n_168,grp_modulation_fu_217_n_169,grp_modulation_fu_217_n_170,grp_modulation_fu_217_n_171}),
        .\reg_resonator_im_V_reg[39] ({grp_modulation_fu_217_n_172,grp_modulation_fu_217_n_173,grp_modulation_fu_217_n_174,grp_modulation_fu_217_n_175}),
        .\reg_resonator_im_V_reg[3] ({grp_modulation_fu_217_n_136,grp_modulation_fu_217_n_137,grp_modulation_fu_217_n_138,grp_modulation_fu_217_n_139}),
        .\reg_resonator_im_V_reg[43] ({grp_modulation_fu_217_n_176,grp_modulation_fu_217_n_177,grp_modulation_fu_217_n_178,grp_modulation_fu_217_n_179}),
        .\reg_resonator_im_V_reg[44] (grp_modulation_fu_217_n_1),
        .\reg_resonator_im_V_reg[7] ({grp_modulation_fu_217_n_140,grp_modulation_fu_217_n_141,grp_modulation_fu_217_n_142,grp_modulation_fu_217_n_143}),
        .reg_resonator_re_V_reg(reg_resonator_re_V_reg),
        .\reg_resonator_re_V_reg[11] ({grp_modulation_fu_217_n_100,grp_modulation_fu_217_n_101,grp_modulation_fu_217_n_102,grp_modulation_fu_217_n_103}),
        .\reg_resonator_re_V_reg[15] ({grp_modulation_fu_217_n_104,grp_modulation_fu_217_n_105,grp_modulation_fu_217_n_106,grp_modulation_fu_217_n_107}),
        .\reg_resonator_re_V_reg[19] ({grp_modulation_fu_217_n_108,grp_modulation_fu_217_n_109,grp_modulation_fu_217_n_110,grp_modulation_fu_217_n_111}),
        .\reg_resonator_re_V_reg[23] ({grp_modulation_fu_217_n_112,grp_modulation_fu_217_n_113,grp_modulation_fu_217_n_114,grp_modulation_fu_217_n_115}),
        .\reg_resonator_re_V_reg[27] ({grp_modulation_fu_217_n_116,grp_modulation_fu_217_n_117,grp_modulation_fu_217_n_118,grp_modulation_fu_217_n_119}),
        .\reg_resonator_re_V_reg[31] ({grp_modulation_fu_217_n_120,grp_modulation_fu_217_n_121,grp_modulation_fu_217_n_122,grp_modulation_fu_217_n_123}),
        .\reg_resonator_re_V_reg[35] ({grp_modulation_fu_217_n_124,grp_modulation_fu_217_n_125,grp_modulation_fu_217_n_126,grp_modulation_fu_217_n_127}),
        .\reg_resonator_re_V_reg[39] ({grp_modulation_fu_217_n_128,grp_modulation_fu_217_n_129,grp_modulation_fu_217_n_130,grp_modulation_fu_217_n_131}),
        .\reg_resonator_re_V_reg[43] ({grp_modulation_fu_217_n_132,grp_modulation_fu_217_n_133,grp_modulation_fu_217_n_134,grp_modulation_fu_217_n_135}),
        .\reg_resonator_re_V_reg[44] (grp_modulation_fu_217_n_0),
        .\reg_resonator_re_V_reg[7] ({grp_modulation_fu_217_n_96,grp_modulation_fu_217_n_97,grp_modulation_fu_217_n_98,grp_modulation_fu_217_n_99}),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln879_reg_425[0]_i_1__0 
       (.I0(icmp_ln879_reg_425),
        .I1(control_data),
        .I2(\flag_reg_n_0_[0] ),
        .I3(icmp_ln879_fu_271_p2),
        .O(\icmp_ln879_reg_425[0]_i_1__0_n_0 ));
  FDRE \icmp_ln879_reg_425_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\icmp_ln879_reg_425[0]_i_1__0_n_0 ),
        .Q(icmp_ln879_reg_425),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \index_V[0]_i_2 
       (.I0(index_V_reg[0]),
        .O(\index_V[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \index_V_load_reg_420[13]_i_1 
       (.I0(control_data),
        .O(E));
  FDRE \index_V_load_reg_420_reg[0] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[0]),
        .Q(index_V_load_reg_420[0]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[10] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[10]),
        .Q(index_V_load_reg_420[10]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[11] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[11]),
        .Q(index_V_load_reg_420[11]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[12] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[12]),
        .Q(index_V_load_reg_420[12]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[13] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[13]),
        .Q(index_V_load_reg_420[13]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[1] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[1]),
        .Q(index_V_load_reg_420[1]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[2] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[2]),
        .Q(index_V_load_reg_420[2]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[3] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[3]),
        .Q(index_V_load_reg_420[3]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[4] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[4]),
        .Q(index_V_load_reg_420[4]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[5] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[5]),
        .Q(index_V_load_reg_420[5]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[6] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[6]),
        .Q(index_V_load_reg_420[6]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[7] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[7]),
        .Q(index_V_load_reg_420[7]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[8] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[8]),
        .Q(index_V_load_reg_420[8]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[9] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[9]),
        .Q(index_V_load_reg_420[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[0] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_1_n_7 ),
        .Q(index_V_reg[0]),
        .R(1'b0));
  CARRY4 \index_V_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\index_V_reg[0]_i_1_n_0 ,\index_V_reg[0]_i_1_n_1 ,\index_V_reg[0]_i_1_n_2 ,\index_V_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\index_V_reg[0]_i_1_n_4 ,\index_V_reg[0]_i_1_n_5 ,\index_V_reg[0]_i_1_n_6 ,\index_V_reg[0]_i_1_n_7 }),
        .S({index_V_reg[3:1],\index_V[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[10] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1__0_n_5 ),
        .Q(index_V_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[11] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1__0_n_4 ),
        .Q(index_V_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[12] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[12]_i_1__0_n_7 ),
        .Q(index_V_reg[12]),
        .R(1'b0));
  CARRY4 \index_V_reg[12]_i_1__0 
       (.CI(\index_V_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_index_V_reg[12]_i_1__0_CO_UNCONNECTED [3:1],\index_V_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_index_V_reg[12]_i_1__0_O_UNCONNECTED [3:2],\index_V_reg[12]_i_1__0_n_6 ,\index_V_reg[12]_i_1__0_n_7 }),
        .S({1'b0,1'b0,index_V_reg[13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[13] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[12]_i_1__0_n_6 ),
        .Q(index_V_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[1] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_1_n_6 ),
        .Q(index_V_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[2] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_1_n_5 ),
        .Q(index_V_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[3] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_1_n_4 ),
        .Q(index_V_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[4] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1__0_n_7 ),
        .Q(index_V_reg[4]),
        .R(1'b0));
  CARRY4 \index_V_reg[4]_i_1__0 
       (.CI(\index_V_reg[0]_i_1_n_0 ),
        .CO({\index_V_reg[4]_i_1__0_n_0 ,\index_V_reg[4]_i_1__0_n_1 ,\index_V_reg[4]_i_1__0_n_2 ,\index_V_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\index_V_reg[4]_i_1__0_n_4 ,\index_V_reg[4]_i_1__0_n_5 ,\index_V_reg[4]_i_1__0_n_6 ,\index_V_reg[4]_i_1__0_n_7 }),
        .S(index_V_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[5] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1__0_n_6 ),
        .Q(index_V_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[6] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1__0_n_5 ),
        .Q(index_V_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[7] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1__0_n_4 ),
        .Q(index_V_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[8] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1__0_n_7 ),
        .Q(index_V_reg[8]),
        .R(1'b0));
  CARRY4 \index_V_reg[8]_i_1__0 
       (.CI(\index_V_reg[4]_i_1__0_n_0 ),
        .CO({\index_V_reg[8]_i_1__0_n_0 ,\index_V_reg[8]_i_1__0_n_1 ,\index_V_reg[8]_i_1__0_n_2 ,\index_V_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\index_V_reg[8]_i_1__0_n_4 ,\index_V_reg[8]_i_1__0_n_5 ,\index_V_reg[8]_i_1__0_n_6 ,\index_V_reg[8]_i_1__0_n_7 }),
        .S(index_V_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[9] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1__0_n_6 ),
        .Q(index_V_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[0] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_50),
        .Q(reg_resonator_im_V_reg[0]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[10] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_56),
        .Q(reg_resonator_im_V_reg[10]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[11] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_55),
        .Q(reg_resonator_im_V_reg[11]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[12] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_62),
        .Q(reg_resonator_im_V_reg[12]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[13] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_61),
        .Q(reg_resonator_im_V_reg[13]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[14] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_60),
        .Q(reg_resonator_im_V_reg[14]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[15] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_59),
        .Q(reg_resonator_im_V_reg[15]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[16] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_66),
        .Q(reg_resonator_im_V_reg[16]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[17] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_65),
        .Q(reg_resonator_im_V_reg[17]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[18] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_64),
        .Q(reg_resonator_im_V_reg[18]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[19] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_63),
        .Q(reg_resonator_im_V_reg[19]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[1] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_49),
        .Q(reg_resonator_im_V_reg[1]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[20] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_70),
        .Q(reg_resonator_im_V_reg[20]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[21] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_69),
        .Q(reg_resonator_im_V_reg[21]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[22] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_68),
        .Q(reg_resonator_im_V_reg[22]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[23] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_67),
        .Q(reg_resonator_im_V_reg[23]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[24] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_74),
        .Q(reg_resonator_im_V_reg[24]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[25] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_73),
        .Q(reg_resonator_im_V_reg[25]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[26] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_72),
        .Q(reg_resonator_im_V_reg[26]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[27] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_71),
        .Q(reg_resonator_im_V_reg[27]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[28] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_78),
        .Q(reg_resonator_im_V_reg[28]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[29] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_77),
        .Q(reg_resonator_im_V_reg[29]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[2] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_48),
        .Q(reg_resonator_im_V_reg[2]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[30] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_76),
        .Q(reg_resonator_im_V_reg[30]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[31] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_75),
        .Q(reg_resonator_im_V_reg[31]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[32] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_82),
        .Q(reg_resonator_im_V_reg[32]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[33] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_81),
        .Q(reg_resonator_im_V_reg[33]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[34] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_80),
        .Q(reg_resonator_im_V_reg[34]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[35] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_79),
        .Q(reg_resonator_im_V_reg[35]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[36] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_86),
        .Q(reg_resonator_im_V_reg[36]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[37] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_85),
        .Q(reg_resonator_im_V_reg[37]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[38] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_84),
        .Q(reg_resonator_im_V_reg[38]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[39] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_83),
        .Q(reg_resonator_im_V_reg[39]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[3] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_47),
        .Q(reg_resonator_im_V_reg[3]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[40] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_90),
        .Q(reg_resonator_im_V_reg[40]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[41] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_89),
        .Q(reg_resonator_im_V_reg[41]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[42] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_88),
        .Q(reg_resonator_im_V_reg[42]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[43] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_87),
        .Q(reg_resonator_im_V_reg[43]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[44] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_91),
        .Q(reg_resonator_im_V_reg[44]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[4] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_54),
        .Q(reg_resonator_im_V_reg[4]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[5] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_53),
        .Q(reg_resonator_im_V_reg[5]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[6] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_52),
        .Q(reg_resonator_im_V_reg[6]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[7] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_51),
        .Q(reg_resonator_im_V_reg[7]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[8] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_58),
        .Q(reg_resonator_im_V_reg[8]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[9] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_57),
        .Q(reg_resonator_im_V_reg[9]),
        .R(reg_resonator_im_V));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_resonator_re_V[0]_i_1 
       (.I0(rst_app_read_reg_389_pp0_iter8_reg),
        .I1(ap_enable_reg_pp0_iter9),
        .O(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[0] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_5),
        .Q(reg_resonator_re_V_reg[0]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[10] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_11),
        .Q(reg_resonator_re_V_reg[10]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[11] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_10),
        .Q(reg_resonator_re_V_reg[11]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[12] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_17),
        .Q(reg_resonator_re_V_reg[12]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[13] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_16),
        .Q(reg_resonator_re_V_reg[13]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[14] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_15),
        .Q(reg_resonator_re_V_reg[14]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[15] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_14),
        .Q(reg_resonator_re_V_reg[15]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[16] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_21),
        .Q(reg_resonator_re_V_reg[16]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[17] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_20),
        .Q(reg_resonator_re_V_reg[17]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[18] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_19),
        .Q(reg_resonator_re_V_reg[18]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[19] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_18),
        .Q(reg_resonator_re_V_reg[19]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[1] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_4),
        .Q(reg_resonator_re_V_reg[1]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[20] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_25),
        .Q(reg_resonator_re_V_reg[20]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[21] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_24),
        .Q(reg_resonator_re_V_reg[21]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[22] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_23),
        .Q(reg_resonator_re_V_reg[22]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[23] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_22),
        .Q(reg_resonator_re_V_reg[23]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[24] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_29),
        .Q(reg_resonator_re_V_reg[24]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[25] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_28),
        .Q(reg_resonator_re_V_reg[25]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[26] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_27),
        .Q(reg_resonator_re_V_reg[26]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[27] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_26),
        .Q(reg_resonator_re_V_reg[27]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[28] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_33),
        .Q(reg_resonator_re_V_reg[28]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[29] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_32),
        .Q(reg_resonator_re_V_reg[29]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[2] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_3),
        .Q(reg_resonator_re_V_reg[2]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[30] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_31),
        .Q(reg_resonator_re_V_reg[30]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[31] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_30),
        .Q(reg_resonator_re_V_reg[31]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[32] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_37),
        .Q(reg_resonator_re_V_reg[32]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[33] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_36),
        .Q(reg_resonator_re_V_reg[33]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[34] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_35),
        .Q(reg_resonator_re_V_reg[34]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[35] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_34),
        .Q(reg_resonator_re_V_reg[35]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[36] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_41),
        .Q(reg_resonator_re_V_reg[36]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[37] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_40),
        .Q(reg_resonator_re_V_reg[37]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[38] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_39),
        .Q(reg_resonator_re_V_reg[38]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[39] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_38),
        .Q(reg_resonator_re_V_reg[39]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[3] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_2),
        .Q(reg_resonator_re_V_reg[3]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[40] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_45),
        .Q(reg_resonator_re_V_reg[40]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[41] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_44),
        .Q(reg_resonator_re_V_reg[41]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[42] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_43),
        .Q(reg_resonator_re_V_reg[42]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[43] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_42),
        .Q(reg_resonator_re_V_reg[43]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[44] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_46),
        .Q(reg_resonator_re_V_reg[44]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[4] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_9),
        .Q(reg_resonator_re_V_reg[4]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[5] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_8),
        .Q(reg_resonator_re_V_reg[5]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[6] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_7),
        .Q(reg_resonator_re_V_reg[6]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[7] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_6),
        .Q(reg_resonator_re_V_reg[7]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[8] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_13),
        .Q(reg_resonator_re_V_reg[8]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[9] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_12),
        .Q(reg_resonator_re_V_reg[9]),
        .R(reg_resonator_im_V));
  FDRE \rst_app_read_reg_389_pp0_iter8_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rst_app_read_reg_389_pp0_iter7_reg),
        .Q(rst_app_read_reg_389_pp0_iter8_reg),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_delay_re_V
   (S,
    \icmp_ln879_reg_425_reg[0] ,
    \icmp_ln879_reg_425_reg[0]_0 ,
    \icmp_ln879_reg_425_reg[0]_1 ,
    clk,
    we1,
    q,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    icmp_ln879_reg_425,
    \comb_im_V_int_reg_reg[14]__0 ,
    flag_load_reg_415);
  output [1:0]S;
  output [3:0]\icmp_ln879_reg_425_reg[0] ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  input clk;
  input we1;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [0:0]ram_reg_0;
  input icmp_ln879_reg_425;
  input \comb_im_V_int_reg_reg[14]__0 ;
  input flag_load_reg_415;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire clk;
  wire \comb_im_V_int_reg_reg[14]__0 ;
  wire flag_load_reg_415;
  wire icmp_ln879_reg_425;
  wire [3:0]\icmp_ln879_reg_425_reg[0] ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  wire [0:0]q;
  wire [0:0]ram_reg_0;
  wire we1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_delay_re_V_ram_7 msdft_delay_re_V_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .S(S),
        .clk(clk),
        .\comb_im_V_int_reg_reg[14]__0 (\comb_im_V_int_reg_reg[14]__0 ),
        .flag_load_reg_415(flag_load_reg_415),
        .icmp_ln879_reg_425(icmp_ln879_reg_425),
        .\icmp_ln879_reg_425_reg[0] (\icmp_ln879_reg_425_reg[0] ),
        .\icmp_ln879_reg_425_reg[0]_0 (\icmp_ln879_reg_425_reg[0]_0 ),
        .\icmp_ln879_reg_425_reg[0]_1 (\icmp_ln879_reg_425_reg[0]_1 ),
        .q(q),
        .ram_reg_0_0(ram_reg_0),
        .we1(we1));
endmodule

(* ORIG_REF_NAME = "msdft_delay_re_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_delay_re_V_10
   (S,
    \din_re_V_read_reg_409_reg[11] ,
    \din_re_V_read_reg_409_reg[7] ,
    \din_re_V_read_reg_409_reg[3] ,
    ap_enable_reg_pp0_iter1_reg,
    d1,
    flag_load_reg_415,
    ram_reg_0,
    icmp_ln879_reg_425,
    ap_enable_reg_pp0_iter1,
    clk,
    q,
    Q,
    ADDRBWRADDR,
    WEA,
    ram_reg_5,
    ce1);
  output [1:0]S;
  output [3:0]\din_re_V_read_reg_409_reg[11] ;
  output [3:0]\din_re_V_read_reg_409_reg[7] ;
  output [3:0]\din_re_V_read_reg_409_reg[3] ;
  output ap_enable_reg_pp0_iter1_reg;
  input [13:0]d1;
  input flag_load_reg_415;
  input ram_reg_0;
  input icmp_ln879_reg_425;
  input ap_enable_reg_pp0_iter1;
  input clk;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [0:0]WEA;
  input [1:0]ram_reg_5;
  input ce1;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ce1;
  wire clk;
  wire [13:0]d1;
  wire [3:0]\din_re_V_read_reg_409_reg[11] ;
  wire [3:0]\din_re_V_read_reg_409_reg[3] ;
  wire [3:0]\din_re_V_read_reg_409_reg[7] ;
  wire flag_load_reg_415;
  wire icmp_ln879_reg_425;
  wire [0:0]q;
  wire ram_reg_0;
  wire [1:0]ram_reg_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_delay_re_V_ram_17 msdft_delay_re_V_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ce1(ce1),
        .clk(clk),
        .d1(d1),
        .\din_re_V_read_reg_409_reg[11] (\din_re_V_read_reg_409_reg[11] ),
        .\din_re_V_read_reg_409_reg[3] (\din_re_V_read_reg_409_reg[3] ),
        .\din_re_V_read_reg_409_reg[7] (\din_re_V_read_reg_409_reg[7] ),
        .flag_load_reg_415(flag_load_reg_415),
        .icmp_ln879_reg_425(icmp_ln879_reg_425),
        .q(q),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_5_0(ram_reg_5),
        .we1(ap_enable_reg_pp0_iter1_reg));
endmodule

(* ORIG_REF_NAME = "msdft_delay_re_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_delay_re_V_6
   (S,
    \din_re_V_read_reg_409_reg[11] ,
    \din_re_V_read_reg_409_reg[7] ,
    \din_re_V_read_reg_409_reg[3] ,
    d1,
    flag_load_reg_415,
    \comb_re_V_int_reg_reg[14]__0 ,
    icmp_ln879_reg_425,
    clk,
    we1,
    q,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    WEA);
  output [1:0]S;
  output [3:0]\din_re_V_read_reg_409_reg[11] ;
  output [3:0]\din_re_V_read_reg_409_reg[7] ;
  output [3:0]\din_re_V_read_reg_409_reg[3] ;
  input [13:0]d1;
  input flag_load_reg_415;
  input \comb_re_V_int_reg_reg[14]__0 ;
  input icmp_ln879_reg_425;
  input clk;
  input we1;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [1:0]ram_reg_1;
  input [1:0]WEA;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [1:0]WEA;
  wire clk;
  wire \comb_re_V_int_reg_reg[14]__0 ;
  wire [13:0]d1;
  wire [3:0]\din_re_V_read_reg_409_reg[11] ;
  wire [3:0]\din_re_V_read_reg_409_reg[3] ;
  wire [3:0]\din_re_V_read_reg_409_reg[7] ;
  wire flag_load_reg_415;
  wire icmp_ln879_reg_425;
  wire [0:0]q;
  wire [1:0]ram_reg_1;
  wire we1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_delay_re_V_ram msdft_delay_re_V_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .clk(clk),
        .\comb_re_V_int_reg_reg[14]__0 (\comb_re_V_int_reg_reg[14]__0 ),
        .d1(d1),
        .\din_re_V_read_reg_409_reg[11] (\din_re_V_read_reg_409_reg[11] ),
        .\din_re_V_read_reg_409_reg[3] (\din_re_V_read_reg_409_reg[3] ),
        .\din_re_V_read_reg_409_reg[7] (\din_re_V_read_reg_409_reg[7] ),
        .flag_load_reg_415(flag_load_reg_415),
        .icmp_ln879_reg_425(icmp_ln879_reg_425),
        .q(q),
        .ram_reg_1_0(ram_reg_1),
        .we1(we1));
endmodule

(* ORIG_REF_NAME = "msdft_delay_re_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_delay_re_V_9
   (S,
    \icmp_ln879_reg_425_reg[0] ,
    \icmp_ln879_reg_425_reg[0]_0 ,
    \icmp_ln879_reg_425_reg[0]_1 ,
    clk,
    ram_reg_0,
    q,
    Q,
    ADDRBWRADDR,
    WEA,
    icmp_ln879_reg_425,
    \comb_im_V_int_reg_reg[14]__0 ,
    flag_load_reg_415);
  output [1:0]S;
  output [3:0]\icmp_ln879_reg_425_reg[0] ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  input clk;
  input ram_reg_0;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [0:0]WEA;
  input icmp_ln879_reg_425;
  input \comb_im_V_int_reg_reg[14]__0 ;
  input flag_load_reg_415;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire clk;
  wire \comb_im_V_int_reg_reg[14]__0 ;
  wire flag_load_reg_415;
  wire icmp_ln879_reg_425;
  wire [3:0]\icmp_ln879_reg_425_reg[0] ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  wire [0:0]q;
  wire ram_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_delay_re_V_ram_18 msdft_delay_re_V_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .clk(clk),
        .\comb_im_V_int_reg_reg[14]__0 (\comb_im_V_int_reg_reg[14]__0 ),
        .flag_load_reg_415(flag_load_reg_415),
        .icmp_ln879_reg_425(icmp_ln879_reg_425),
        .\icmp_ln879_reg_425_reg[0] (\icmp_ln879_reg_425_reg[0] ),
        .\icmp_ln879_reg_425_reg[0]_0 (\icmp_ln879_reg_425_reg[0]_0 ),
        .\icmp_ln879_reg_425_reg[0]_1 (\icmp_ln879_reg_425_reg[0]_1 ),
        .q(q),
        .ram_reg_0_0(ram_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_delay_re_V_ram
   (S,
    \din_re_V_read_reg_409_reg[11] ,
    \din_re_V_read_reg_409_reg[7] ,
    \din_re_V_read_reg_409_reg[3] ,
    d1,
    flag_load_reg_415,
    \comb_re_V_int_reg_reg[14]__0 ,
    icmp_ln879_reg_425,
    clk,
    we1,
    q,
    Q,
    ADDRBWRADDR,
    ram_reg_1_0,
    WEA);
  output [1:0]S;
  output [3:0]\din_re_V_read_reg_409_reg[11] ;
  output [3:0]\din_re_V_read_reg_409_reg[7] ;
  output [3:0]\din_re_V_read_reg_409_reg[3] ;
  input [13:0]d1;
  input flag_load_reg_415;
  input \comb_re_V_int_reg_reg[14]__0 ;
  input icmp_ln879_reg_425;
  input clk;
  input we1;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [1:0]ram_reg_1_0;
  input [1:0]WEA;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [1:0]WEA;
  wire clk;
  wire \comb_re_V_int_reg_reg[14]__0 ;
  wire [13:0]d1;
  wire [13:0]delay_re_V_q0;
  wire [3:0]\din_re_V_read_reg_409_reg[11] ;
  wire [3:0]\din_re_V_read_reg_409_reg[3] ;
  wire [3:0]\din_re_V_read_reg_409_reg[7] ;
  wire flag_load_reg_415;
  wire icmp_ln879_reg_425;
  wire [0:0]q;
  wire [1:0]ram_reg_1_0;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[1:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_0[0],ram_reg_1_0[0],ram_reg_1_0[0],ram_reg_1_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[3:2]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_0[1],ram_reg_1_0,ram_reg_1_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[5:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[5:4]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_0[1],ram_reg_1_0[1],ram_reg_1_0[1],ram_reg_1_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_3_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[7:6]}),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_0[1],ram_reg_1_0[1],ram_reg_1_0[1],ram_reg_1_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[9:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_4_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[9:8]}),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[11:10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_5_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[11:10]}),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[13:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_6_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[13:12]}),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_1__0
       (.I0(d1[7]),
        .I1(delay_re_V_q0[7]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[7] [3]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_2__0
       (.I0(d1[6]),
        .I1(delay_re_V_q0[6]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[7] [2]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_3__0
       (.I0(d1[5]),
        .I1(delay_re_V_q0[5]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[7] [1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_4__0
       (.I0(d1[4]),
        .I1(delay_re_V_q0[4]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[7] [0]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_1__0
       (.I0(d1[11]),
        .I1(delay_re_V_q0[11]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[11] [3]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_2__0
       (.I0(d1[10]),
        .I1(delay_re_V_q0[10]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[11] [2]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_3__0
       (.I0(d1[9]),
        .I1(delay_re_V_q0[9]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[11] [1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_4__0
       (.I0(d1[8]),
        .I1(delay_re_V_q0[8]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[11] [0]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__2_i_2__0
       (.I0(d1[13]),
        .I1(delay_re_V_q0[13]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__2_i_3__0
       (.I0(d1[12]),
        .I1(delay_re_V_q0[12]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_1__0
       (.I0(d1[3]),
        .I1(delay_re_V_q0[3]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[3] [3]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_2__0
       (.I0(d1[2]),
        .I1(delay_re_V_q0[2]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[3] [2]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_3__0
       (.I0(d1[1]),
        .I1(delay_re_V_q0[1]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[3] [1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_4__0
       (.I0(d1[0]),
        .I1(delay_re_V_q0[0]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[3] [0]));
endmodule

(* ORIG_REF_NAME = "msdft_delay_re_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_delay_re_V_ram_17
   (S,
    \din_re_V_read_reg_409_reg[11] ,
    \din_re_V_read_reg_409_reg[7] ,
    \din_re_V_read_reg_409_reg[3] ,
    we1,
    d1,
    flag_load_reg_415,
    ram_reg_0_0,
    icmp_ln879_reg_425,
    ap_enable_reg_pp0_iter1,
    clk,
    q,
    Q,
    ADDRBWRADDR,
    WEA,
    ram_reg_5_0,
    ce1);
  output [1:0]S;
  output [3:0]\din_re_V_read_reg_409_reg[11] ;
  output [3:0]\din_re_V_read_reg_409_reg[7] ;
  output [3:0]\din_re_V_read_reg_409_reg[3] ;
  output we1;
  input [13:0]d1;
  input flag_load_reg_415;
  input ram_reg_0_0;
  input icmp_ln879_reg_425;
  input ap_enable_reg_pp0_iter1;
  input clk;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [0:0]WEA;
  input [1:0]ram_reg_5_0;
  input ce1;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire ap_enable_reg_pp0_iter1;
  wire ce1;
  wire clk;
  wire [13:0]d1;
  wire [13:0]delay_re_V_q0;
  wire [3:0]\din_re_V_read_reg_409_reg[11] ;
  wire [3:0]\din_re_V_read_reg_409_reg[3] ;
  wire [3:0]\din_re_V_read_reg_409_reg[7] ;
  wire flag_load_reg_415;
  wire icmp_ln879_reg_425;
  wire [0:0]q;
  wire ram_reg_0_0;
  wire [1:0]ram_reg_5_0;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[1:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ram_reg_0_0),
        .O(we1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[3:2]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({ram_reg_5_0[0],ram_reg_5_0[0],ram_reg_5_0[0],ram_reg_5_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[5:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[5:4]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({ram_reg_5_0[0],ram_reg_5_0[0],ram_reg_5_0[0],ram_reg_5_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_3_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[7:6]}),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({ram_reg_5_0[1],ram_reg_5_0,ram_reg_5_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[9:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_4_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[9:8]}),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({ram_reg_5_0[1],ram_reg_5_0[1],ram_reg_5_0[1],ram_reg_5_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[11:10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_5_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[11:10]}),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_5_0[1],ram_reg_5_0[1],ram_reg_5_0[1],ram_reg_5_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[13:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_6_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[13:12]}),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ce1,ce1,ce1,ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_1
       (.I0(d1[7]),
        .I1(delay_re_V_q0[7]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[7] [3]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_2
       (.I0(d1[6]),
        .I1(delay_re_V_q0[6]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[7] [2]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_3
       (.I0(d1[5]),
        .I1(delay_re_V_q0[5]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[7] [1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_4
       (.I0(d1[4]),
        .I1(delay_re_V_q0[4]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[7] [0]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_1
       (.I0(d1[11]),
        .I1(delay_re_V_q0[11]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[11] [3]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_2
       (.I0(d1[10]),
        .I1(delay_re_V_q0[10]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[11] [2]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_3
       (.I0(d1[9]),
        .I1(delay_re_V_q0[9]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[11] [1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_4
       (.I0(d1[8]),
        .I1(delay_re_V_q0[8]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[11] [0]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__2_i_2
       (.I0(d1[13]),
        .I1(delay_re_V_q0[13]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__2_i_3
       (.I0(d1[12]),
        .I1(delay_re_V_q0[12]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_1
       (.I0(d1[3]),
        .I1(delay_re_V_q0[3]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[3] [3]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_2
       (.I0(d1[2]),
        .I1(delay_re_V_q0[2]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[3] [2]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_3
       (.I0(d1[1]),
        .I1(delay_re_V_q0[1]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[3] [1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_4
       (.I0(d1[0]),
        .I1(delay_re_V_q0[0]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[3] [0]));
endmodule

(* ORIG_REF_NAME = "msdft_delay_re_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_delay_re_V_ram_18
   (S,
    \icmp_ln879_reg_425_reg[0] ,
    \icmp_ln879_reg_425_reg[0]_0 ,
    \icmp_ln879_reg_425_reg[0]_1 ,
    clk,
    ram_reg_0_0,
    q,
    Q,
    ADDRBWRADDR,
    WEA,
    icmp_ln879_reg_425,
    \comb_im_V_int_reg_reg[14]__0 ,
    flag_load_reg_415);
  output [1:0]S;
  output [3:0]\icmp_ln879_reg_425_reg[0] ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  input clk;
  input ram_reg_0_0;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [0:0]WEA;
  input icmp_ln879_reg_425;
  input \comb_im_V_int_reg_reg[14]__0 ;
  input flag_load_reg_415;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire clk;
  wire \comb_im_V_int_reg_reg[14]__0 ;
  wire [1:0]delay_im_V_q0;
  wire flag_load_reg_415;
  wire icmp_ln879_reg_425;
  wire [3:0]\icmp_ln879_reg_425_reg[0] ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  wire [0:0]q;
  wire ram_reg_0_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],delay_im_V_q0}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_1
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_2
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_3
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_4
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_1
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_2
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0]_1 [2]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_3
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0]_1 [1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_4
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0]_1 [0]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__2_i_1
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__2_i_2
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_1
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0] [3]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_2
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0] [2]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_3
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0] [1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_4
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0] [0]));
endmodule

(* ORIG_REF_NAME = "msdft_delay_re_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_delay_re_V_ram_7
   (S,
    \icmp_ln879_reg_425_reg[0] ,
    \icmp_ln879_reg_425_reg[0]_0 ,
    \icmp_ln879_reg_425_reg[0]_1 ,
    clk,
    we1,
    q,
    Q,
    ADDRBWRADDR,
    ram_reg_0_0,
    icmp_ln879_reg_425,
    \comb_im_V_int_reg_reg[14]__0 ,
    flag_load_reg_415);
  output [1:0]S;
  output [3:0]\icmp_ln879_reg_425_reg[0] ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  input clk;
  input we1;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [0:0]ram_reg_0_0;
  input icmp_ln879_reg_425;
  input \comb_im_V_int_reg_reg[14]__0 ;
  input flag_load_reg_415;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire clk;
  wire \comb_im_V_int_reg_reg[14]__0 ;
  wire [1:0]delay_im_V_q0;
  wire flag_load_reg_415;
  wire icmp_ln879_reg_425;
  wire [3:0]\icmp_ln879_reg_425_reg[0] ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  wire [0:0]q;
  wire [0:0]ram_reg_0_0;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],delay_im_V_q0}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_0,ram_reg_0_0,ram_reg_0_0,ram_reg_0_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_1__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_2__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_3__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_4__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_1__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_2__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0]_1 [2]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_3__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0]_1 [1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_4__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0]_1 [0]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__2_i_1__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__2_i_2__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_1__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0] [3]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_2__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0] [2]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_3__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0] [1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_4__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0] [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_mac_muladd_16s_15s_31s_32_1_0
   (\reg_resonator_im_V_reg[44] ,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    \reg_resonator_im_V_reg[3] ,
    \reg_resonator_im_V_reg[7] ,
    \reg_resonator_im_V_reg[11] ,
    \reg_resonator_im_V_reg[15] ,
    \reg_resonator_im_V_reg[19] ,
    \reg_resonator_im_V_reg[23] ,
    \reg_resonator_im_V_reg[27] ,
    \reg_resonator_im_V_reg[31] ,
    \reg_resonator_im_V_reg[35] ,
    \reg_resonator_im_V_reg[39] ,
    \reg_resonator_im_V_reg[43] ,
    res_input_im_V_reg_4440,
    clk,
    B,
    p_11,
    PCOUT,
    reg_resonator_im_V_reg);
  output [0:0]\reg_resonator_im_V_reg[44] ;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [0:0]p_10;
  output [3:0]\reg_resonator_im_V_reg[3] ;
  output [3:0]\reg_resonator_im_V_reg[7] ;
  output [3:0]\reg_resonator_im_V_reg[11] ;
  output [3:0]\reg_resonator_im_V_reg[15] ;
  output [3:0]\reg_resonator_im_V_reg[19] ;
  output [3:0]\reg_resonator_im_V_reg[23] ;
  output [3:0]\reg_resonator_im_V_reg[27] ;
  output [3:0]\reg_resonator_im_V_reg[31] ;
  output [3:0]\reg_resonator_im_V_reg[35] ;
  output [3:0]\reg_resonator_im_V_reg[39] ;
  output [3:0]\reg_resonator_im_V_reg[43] ;
  input res_input_im_V_reg_4440;
  input clk;
  input [14:0]B;
  input [15:0]p_11;
  input [47:0]PCOUT;
  input [44:0]reg_resonator_im_V_reg;

  wire [14:0]B;
  wire [47:0]PCOUT;
  wire clk;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [0:0]p_10;
  wire [15:0]p_11;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire [44:0]reg_resonator_im_V_reg;
  wire [3:0]\reg_resonator_im_V_reg[11] ;
  wire [3:0]\reg_resonator_im_V_reg[15] ;
  wire [3:0]\reg_resonator_im_V_reg[19] ;
  wire [3:0]\reg_resonator_im_V_reg[23] ;
  wire [3:0]\reg_resonator_im_V_reg[27] ;
  wire [3:0]\reg_resonator_im_V_reg[31] ;
  wire [3:0]\reg_resonator_im_V_reg[35] ;
  wire [3:0]\reg_resonator_im_V_reg[39] ;
  wire [3:0]\reg_resonator_im_V_reg[3] ;
  wire [3:0]\reg_resonator_im_V_reg[43] ;
  wire [0:0]\reg_resonator_im_V_reg[44] ;
  wire [3:0]\reg_resonator_im_V_reg[7] ;
  wire res_input_im_V_reg_4440;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_mac_muladd_16s_15s_31s_32_1_0_DSP48_2 msdft_mac_muladd_16s_15s_31s_32_1_0_DSP48_2_U
       (.B(B),
        .PCOUT(PCOUT),
        .clk(clk),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_11(p_10),
        .p_12(p_11),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .reg_resonator_im_V_reg(reg_resonator_im_V_reg),
        .\reg_resonator_im_V_reg[11] (\reg_resonator_im_V_reg[11] ),
        .\reg_resonator_im_V_reg[15] (\reg_resonator_im_V_reg[15] ),
        .\reg_resonator_im_V_reg[19] (\reg_resonator_im_V_reg[19] ),
        .\reg_resonator_im_V_reg[23] (\reg_resonator_im_V_reg[23] ),
        .\reg_resonator_im_V_reg[27] (\reg_resonator_im_V_reg[27] ),
        .\reg_resonator_im_V_reg[31] (\reg_resonator_im_V_reg[31] ),
        .\reg_resonator_im_V_reg[35] (\reg_resonator_im_V_reg[35] ),
        .\reg_resonator_im_V_reg[39] (\reg_resonator_im_V_reg[39] ),
        .\reg_resonator_im_V_reg[3] (\reg_resonator_im_V_reg[3] ),
        .\reg_resonator_im_V_reg[43] (\reg_resonator_im_V_reg[43] ),
        .\reg_resonator_im_V_reg[44] (\reg_resonator_im_V_reg[44] ),
        .\reg_resonator_im_V_reg[7] (\reg_resonator_im_V_reg[7] ),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440));
endmodule

(* ORIG_REF_NAME = "msdft_mac_muladd_16s_15s_31s_32_1_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_mac_muladd_16s_15s_31s_32_1_0_13
   (res_input_im_V_reg_4440,
    \reg_resonator_im_V_reg[44] ,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    \reg_resonator_im_V_reg[3] ,
    \reg_resonator_im_V_reg[7] ,
    \reg_resonator_im_V_reg[11] ,
    \reg_resonator_im_V_reg[15] ,
    \reg_resonator_im_V_reg[19] ,
    \reg_resonator_im_V_reg[23] ,
    \reg_resonator_im_V_reg[27] ,
    \reg_resonator_im_V_reg[31] ,
    \reg_resonator_im_V_reg[35] ,
    \reg_resonator_im_V_reg[39] ,
    \reg_resonator_im_V_reg[43] ,
    clk,
    B,
    A,
    PCOUT,
    reg_resonator_im_V_reg,
    rst_app_read_reg_389_pp0_iter7_reg);
  output res_input_im_V_reg_4440;
  output [0:0]\reg_resonator_im_V_reg[44] ;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [0:0]p_10;
  output [3:0]\reg_resonator_im_V_reg[3] ;
  output [3:0]\reg_resonator_im_V_reg[7] ;
  output [3:0]\reg_resonator_im_V_reg[11] ;
  output [3:0]\reg_resonator_im_V_reg[15] ;
  output [3:0]\reg_resonator_im_V_reg[19] ;
  output [3:0]\reg_resonator_im_V_reg[23] ;
  output [3:0]\reg_resonator_im_V_reg[27] ;
  output [3:0]\reg_resonator_im_V_reg[31] ;
  output [3:0]\reg_resonator_im_V_reg[35] ;
  output [3:0]\reg_resonator_im_V_reg[39] ;
  output [3:0]\reg_resonator_im_V_reg[43] ;
  input clk;
  input [14:0]B;
  input [15:0]A;
  input [47:0]PCOUT;
  input [44:0]reg_resonator_im_V_reg;
  input rst_app_read_reg_389_pp0_iter7_reg;

  wire [15:0]A;
  wire [14:0]B;
  wire [47:0]PCOUT;
  wire clk;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [0:0]p_10;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire [44:0]reg_resonator_im_V_reg;
  wire [3:0]\reg_resonator_im_V_reg[11] ;
  wire [3:0]\reg_resonator_im_V_reg[15] ;
  wire [3:0]\reg_resonator_im_V_reg[19] ;
  wire [3:0]\reg_resonator_im_V_reg[23] ;
  wire [3:0]\reg_resonator_im_V_reg[27] ;
  wire [3:0]\reg_resonator_im_V_reg[31] ;
  wire [3:0]\reg_resonator_im_V_reg[35] ;
  wire [3:0]\reg_resonator_im_V_reg[39] ;
  wire [3:0]\reg_resonator_im_V_reg[3] ;
  wire [3:0]\reg_resonator_im_V_reg[43] ;
  wire [0:0]\reg_resonator_im_V_reg[44] ;
  wire [3:0]\reg_resonator_im_V_reg[7] ;
  wire res_input_im_V_reg_4440;
  wire rst_app_read_reg_389_pp0_iter7_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_mac_muladd_16s_15s_31s_32_1_0_DSP48_2_16 msdft_mac_muladd_16s_15s_31s_32_1_0_DSP48_2_U
       (.A(A),
        .B(B),
        .PCOUT(PCOUT),
        .clk(clk),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_11(p_10),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .reg_resonator_im_V_reg(reg_resonator_im_V_reg),
        .\reg_resonator_im_V_reg[11] (\reg_resonator_im_V_reg[11] ),
        .\reg_resonator_im_V_reg[15] (\reg_resonator_im_V_reg[15] ),
        .\reg_resonator_im_V_reg[19] (\reg_resonator_im_V_reg[19] ),
        .\reg_resonator_im_V_reg[23] (\reg_resonator_im_V_reg[23] ),
        .\reg_resonator_im_V_reg[27] (\reg_resonator_im_V_reg[27] ),
        .\reg_resonator_im_V_reg[31] (\reg_resonator_im_V_reg[31] ),
        .\reg_resonator_im_V_reg[35] (\reg_resonator_im_V_reg[35] ),
        .\reg_resonator_im_V_reg[39] (\reg_resonator_im_V_reg[39] ),
        .\reg_resonator_im_V_reg[3] (\reg_resonator_im_V_reg[3] ),
        .\reg_resonator_im_V_reg[43] (\reg_resonator_im_V_reg[43] ),
        .\reg_resonator_im_V_reg[44] (\reg_resonator_im_V_reg[44] ),
        .\reg_resonator_im_V_reg[7] (\reg_resonator_im_V_reg[7] ),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440),
        .rst_app_read_reg_389_pp0_iter7_reg(rst_app_read_reg_389_pp0_iter7_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_mac_muladd_16s_15s_31s_32_1_0_DSP48_2
   (\reg_resonator_im_V_reg[44] ,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    \reg_resonator_im_V_reg[3] ,
    \reg_resonator_im_V_reg[7] ,
    \reg_resonator_im_V_reg[11] ,
    \reg_resonator_im_V_reg[15] ,
    \reg_resonator_im_V_reg[19] ,
    \reg_resonator_im_V_reg[23] ,
    \reg_resonator_im_V_reg[27] ,
    \reg_resonator_im_V_reg[31] ,
    \reg_resonator_im_V_reg[35] ,
    \reg_resonator_im_V_reg[39] ,
    \reg_resonator_im_V_reg[43] ,
    res_input_im_V_reg_4440,
    clk,
    B,
    p_12,
    PCOUT,
    reg_resonator_im_V_reg);
  output [0:0]\reg_resonator_im_V_reg[44] ;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [3:0]p_10;
  output [0:0]p_11;
  output [3:0]\reg_resonator_im_V_reg[3] ;
  output [3:0]\reg_resonator_im_V_reg[7] ;
  output [3:0]\reg_resonator_im_V_reg[11] ;
  output [3:0]\reg_resonator_im_V_reg[15] ;
  output [3:0]\reg_resonator_im_V_reg[19] ;
  output [3:0]\reg_resonator_im_V_reg[23] ;
  output [3:0]\reg_resonator_im_V_reg[27] ;
  output [3:0]\reg_resonator_im_V_reg[31] ;
  output [3:0]\reg_resonator_im_V_reg[35] ;
  output [3:0]\reg_resonator_im_V_reg[39] ;
  output [3:0]\reg_resonator_im_V_reg[43] ;
  input res_input_im_V_reg_4440;
  input clk;
  input [14:0]B;
  input [15:0]p_12;
  input [47:0]PCOUT;
  input [44:0]reg_resonator_im_V_reg;

  wire [14:0]B;
  wire [47:0]PCOUT;
  wire clk;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_10;
  wire [0:0]p_11;
  wire [15:0]p_12;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \reg_resonator_im_V[0]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[0]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[0]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[0]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[12]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[12]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[12]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[12]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[16]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[16]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[16]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[16]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[20]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[20]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[20]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[20]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[24]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[24]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[24]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[24]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[28]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[28]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[28]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[28]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[32]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[32]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[32]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[32]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[36]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[36]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[36]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[36]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[40]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[40]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[40]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[40]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[44]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[4]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[4]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[4]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[4]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[8]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[8]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[8]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[8]_i_5__0_n_0 ;
  wire [44:0]reg_resonator_im_V_reg;
  wire \reg_resonator_im_V_reg[0]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[0]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[0]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[0]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[11] ;
  wire \reg_resonator_im_V_reg[12]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[12]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[12]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[12]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[15] ;
  wire \reg_resonator_im_V_reg[16]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[16]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[16]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[16]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[19] ;
  wire \reg_resonator_im_V_reg[20]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[20]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[20]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[20]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[23] ;
  wire \reg_resonator_im_V_reg[24]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[24]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[24]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[24]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[27] ;
  wire \reg_resonator_im_V_reg[28]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[28]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[28]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[28]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[31] ;
  wire \reg_resonator_im_V_reg[32]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[32]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[32]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[32]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[35] ;
  wire \reg_resonator_im_V_reg[36]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[36]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[36]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[36]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[39] ;
  wire [3:0]\reg_resonator_im_V_reg[3] ;
  wire \reg_resonator_im_V_reg[40]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[40]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[40]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[40]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[43] ;
  wire [0:0]\reg_resonator_im_V_reg[44] ;
  wire \reg_resonator_im_V_reg[4]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[4]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[4]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[4]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[7] ;
  wire \reg_resonator_im_V_reg[8]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[8]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[8]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[8]_i_1__0_n_3 ;
  wire res_input_im_V_reg_4440;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_reg_resonator_im_V_reg[44]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_resonator_im_V_reg[44]_i_1__0_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_1__0
       (.I0(reg_resonator_im_V_reg[7]),
        .I1(p_n_98),
        .O(\reg_resonator_im_V_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_2__0
       (.I0(reg_resonator_im_V_reg[6]),
        .I1(p_n_99),
        .O(\reg_resonator_im_V_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_3__0
       (.I0(reg_resonator_im_V_reg[5]),
        .I1(p_n_100),
        .O(\reg_resonator_im_V_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_4__0
       (.I0(reg_resonator_im_V_reg[4]),
        .I1(p_n_101),
        .O(\reg_resonator_im_V_reg[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__10_i_1__0
       (.I0(reg_resonator_im_V_reg[44]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[44] ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_1__0
       (.I0(reg_resonator_im_V_reg[11]),
        .I1(p_n_94),
        .O(\reg_resonator_im_V_reg[11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_2__0
       (.I0(reg_resonator_im_V_reg[10]),
        .I1(p_n_95),
        .O(\reg_resonator_im_V_reg[11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_3__0
       (.I0(reg_resonator_im_V_reg[9]),
        .I1(p_n_96),
        .O(\reg_resonator_im_V_reg[11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_4__0
       (.I0(reg_resonator_im_V_reg[8]),
        .I1(p_n_97),
        .O(\reg_resonator_im_V_reg[11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_1__0
       (.I0(reg_resonator_im_V_reg[15]),
        .I1(p_n_90),
        .O(\reg_resonator_im_V_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_2__0
       (.I0(reg_resonator_im_V_reg[14]),
        .I1(p_n_91),
        .O(\reg_resonator_im_V_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_3__0
       (.I0(reg_resonator_im_V_reg[13]),
        .I1(p_n_92),
        .O(\reg_resonator_im_V_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_4__0
       (.I0(reg_resonator_im_V_reg[12]),
        .I1(p_n_93),
        .O(\reg_resonator_im_V_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_1__0
       (.I0(reg_resonator_im_V_reg[19]),
        .I1(p_n_86),
        .O(\reg_resonator_im_V_reg[19] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_2__0
       (.I0(reg_resonator_im_V_reg[18]),
        .I1(p_n_87),
        .O(\reg_resonator_im_V_reg[19] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_3__0
       (.I0(reg_resonator_im_V_reg[17]),
        .I1(p_n_88),
        .O(\reg_resonator_im_V_reg[19] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_4__0
       (.I0(reg_resonator_im_V_reg[16]),
        .I1(p_n_89),
        .O(\reg_resonator_im_V_reg[19] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_1__0
       (.I0(reg_resonator_im_V_reg[23]),
        .I1(p_n_82),
        .O(\reg_resonator_im_V_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_2__0
       (.I0(reg_resonator_im_V_reg[22]),
        .I1(p_n_83),
        .O(\reg_resonator_im_V_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_3__0
       (.I0(reg_resonator_im_V_reg[21]),
        .I1(p_n_84),
        .O(\reg_resonator_im_V_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_4__0
       (.I0(reg_resonator_im_V_reg[20]),
        .I1(p_n_85),
        .O(\reg_resonator_im_V_reg[23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_1__0
       (.I0(reg_resonator_im_V_reg[27]),
        .I1(p_n_78),
        .O(\reg_resonator_im_V_reg[27] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_2__0
       (.I0(reg_resonator_im_V_reg[26]),
        .I1(p_n_79),
        .O(\reg_resonator_im_V_reg[27] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_3__0
       (.I0(reg_resonator_im_V_reg[25]),
        .I1(p_n_80),
        .O(\reg_resonator_im_V_reg[27] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_4__0
       (.I0(reg_resonator_im_V_reg[24]),
        .I1(p_n_81),
        .O(\reg_resonator_im_V_reg[27] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_1__0
       (.I0(reg_resonator_im_V_reg[31]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[31] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_2__0
       (.I0(reg_resonator_im_V_reg[30]),
        .I1(p_n_75),
        .O(\reg_resonator_im_V_reg[31] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_3__0
       (.I0(reg_resonator_im_V_reg[29]),
        .I1(p_n_76),
        .O(\reg_resonator_im_V_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_4__0
       (.I0(reg_resonator_im_V_reg[28]),
        .I1(p_n_77),
        .O(\reg_resonator_im_V_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_1__0
       (.I0(reg_resonator_im_V_reg[35]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[35] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_2__0
       (.I0(reg_resonator_im_V_reg[34]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[35] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_3__0
       (.I0(reg_resonator_im_V_reg[33]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[35] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_4__0
       (.I0(reg_resonator_im_V_reg[32]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[35] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_1__0
       (.I0(reg_resonator_im_V_reg[39]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[39] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_2__0
       (.I0(reg_resonator_im_V_reg[38]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[39] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_3__0
       (.I0(reg_resonator_im_V_reg[37]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[39] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_4__0
       (.I0(reg_resonator_im_V_reg[36]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[39] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_1__0
       (.I0(reg_resonator_im_V_reg[43]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[43] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_2__0
       (.I0(reg_resonator_im_V_reg[42]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[43] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_3__0
       (.I0(reg_resonator_im_V_reg[41]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[43] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_4__0
       (.I0(reg_resonator_im_V_reg[40]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[43] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_1__0
       (.I0(reg_resonator_im_V_reg[3]),
        .I1(p_n_102),
        .O(\reg_resonator_im_V_reg[3] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_2__0
       (.I0(reg_resonator_im_V_reg[2]),
        .I1(p_n_103),
        .O(\reg_resonator_im_V_reg[3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_3__0
       (.I0(reg_resonator_im_V_reg[1]),
        .I1(p_n_104),
        .O(\reg_resonator_im_V_reg[3] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_4__0
       (.I0(reg_resonator_im_V_reg[0]),
        .I1(p_n_105),
        .O(\reg_resonator_im_V_reg[3] [0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(res_input_im_V_reg_4440),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[0]_i_2__0 
       (.I0(p_n_102),
        .I1(reg_resonator_im_V_reg[3]),
        .O(\reg_resonator_im_V[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[0]_i_3__0 
       (.I0(p_n_103),
        .I1(reg_resonator_im_V_reg[2]),
        .O(\reg_resonator_im_V[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[0]_i_4__0 
       (.I0(p_n_104),
        .I1(reg_resonator_im_V_reg[1]),
        .O(\reg_resonator_im_V[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[0]_i_5__0 
       (.I0(p_n_105),
        .I1(reg_resonator_im_V_reg[0]),
        .O(\reg_resonator_im_V[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[12]_i_2__0 
       (.I0(p_n_90),
        .I1(reg_resonator_im_V_reg[15]),
        .O(\reg_resonator_im_V[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[12]_i_3__0 
       (.I0(p_n_91),
        .I1(reg_resonator_im_V_reg[14]),
        .O(\reg_resonator_im_V[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[12]_i_4__0 
       (.I0(p_n_92),
        .I1(reg_resonator_im_V_reg[13]),
        .O(\reg_resonator_im_V[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[12]_i_5__0 
       (.I0(p_n_93),
        .I1(reg_resonator_im_V_reg[12]),
        .O(\reg_resonator_im_V[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[16]_i_2__0 
       (.I0(p_n_86),
        .I1(reg_resonator_im_V_reg[19]),
        .O(\reg_resonator_im_V[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[16]_i_3__0 
       (.I0(p_n_87),
        .I1(reg_resonator_im_V_reg[18]),
        .O(\reg_resonator_im_V[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[16]_i_4__0 
       (.I0(p_n_88),
        .I1(reg_resonator_im_V_reg[17]),
        .O(\reg_resonator_im_V[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[16]_i_5__0 
       (.I0(p_n_89),
        .I1(reg_resonator_im_V_reg[16]),
        .O(\reg_resonator_im_V[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[20]_i_2__0 
       (.I0(p_n_82),
        .I1(reg_resonator_im_V_reg[23]),
        .O(\reg_resonator_im_V[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[20]_i_3__0 
       (.I0(p_n_83),
        .I1(reg_resonator_im_V_reg[22]),
        .O(\reg_resonator_im_V[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[20]_i_4__0 
       (.I0(p_n_84),
        .I1(reg_resonator_im_V_reg[21]),
        .O(\reg_resonator_im_V[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[20]_i_5__0 
       (.I0(p_n_85),
        .I1(reg_resonator_im_V_reg[20]),
        .O(\reg_resonator_im_V[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[24]_i_2__0 
       (.I0(p_n_78),
        .I1(reg_resonator_im_V_reg[27]),
        .O(\reg_resonator_im_V[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[24]_i_3__0 
       (.I0(p_n_79),
        .I1(reg_resonator_im_V_reg[26]),
        .O(\reg_resonator_im_V[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[24]_i_4__0 
       (.I0(p_n_80),
        .I1(reg_resonator_im_V_reg[25]),
        .O(\reg_resonator_im_V[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[24]_i_5__0 
       (.I0(p_n_81),
        .I1(reg_resonator_im_V_reg[24]),
        .O(\reg_resonator_im_V[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[28]_i_2__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[31]),
        .O(\reg_resonator_im_V[28]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[28]_i_3__0 
       (.I0(p_n_75),
        .I1(reg_resonator_im_V_reg[30]),
        .O(\reg_resonator_im_V[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[28]_i_4__0 
       (.I0(p_n_76),
        .I1(reg_resonator_im_V_reg[29]),
        .O(\reg_resonator_im_V[28]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[28]_i_5__0 
       (.I0(p_n_77),
        .I1(reg_resonator_im_V_reg[28]),
        .O(\reg_resonator_im_V[28]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[32]_i_2__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[35]),
        .O(\reg_resonator_im_V[32]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[32]_i_3__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[34]),
        .O(\reg_resonator_im_V[32]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[32]_i_4__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[33]),
        .O(\reg_resonator_im_V[32]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[32]_i_5__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[32]),
        .O(\reg_resonator_im_V[32]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[36]_i_2__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[39]),
        .O(\reg_resonator_im_V[36]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[36]_i_3__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[38]),
        .O(\reg_resonator_im_V[36]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[36]_i_4__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[37]),
        .O(\reg_resonator_im_V[36]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[36]_i_5__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[36]),
        .O(\reg_resonator_im_V[36]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[40]_i_2__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[43]),
        .O(\reg_resonator_im_V[40]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[40]_i_3__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[42]),
        .O(\reg_resonator_im_V[40]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[40]_i_4__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[41]),
        .O(\reg_resonator_im_V[40]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[40]_i_5__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[40]),
        .O(\reg_resonator_im_V[40]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[44]_i_2__0 
       (.I0(reg_resonator_im_V_reg[44]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V[44]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[4]_i_2__0 
       (.I0(p_n_98),
        .I1(reg_resonator_im_V_reg[7]),
        .O(\reg_resonator_im_V[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[4]_i_3__0 
       (.I0(p_n_99),
        .I1(reg_resonator_im_V_reg[6]),
        .O(\reg_resonator_im_V[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[4]_i_4__0 
       (.I0(p_n_100),
        .I1(reg_resonator_im_V_reg[5]),
        .O(\reg_resonator_im_V[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[4]_i_5__0 
       (.I0(p_n_101),
        .I1(reg_resonator_im_V_reg[4]),
        .O(\reg_resonator_im_V[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[8]_i_2__0 
       (.I0(p_n_94),
        .I1(reg_resonator_im_V_reg[11]),
        .O(\reg_resonator_im_V[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[8]_i_3__0 
       (.I0(p_n_95),
        .I1(reg_resonator_im_V_reg[10]),
        .O(\reg_resonator_im_V[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[8]_i_4__0 
       (.I0(p_n_96),
        .I1(reg_resonator_im_V_reg[9]),
        .O(\reg_resonator_im_V[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[8]_i_5__0 
       (.I0(p_n_97),
        .I1(reg_resonator_im_V_reg[8]),
        .O(\reg_resonator_im_V[8]_i_5__0_n_0 ));
  CARRY4 \reg_resonator_im_V_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\reg_resonator_im_V_reg[0]_i_1__0_n_0 ,\reg_resonator_im_V_reg[0]_i_1__0_n_1 ,\reg_resonator_im_V_reg[0]_i_1__0_n_2 ,\reg_resonator_im_V_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_102,p_n_103,p_n_104,p_n_105}),
        .O(p_0),
        .S({\reg_resonator_im_V[0]_i_2__0_n_0 ,\reg_resonator_im_V[0]_i_3__0_n_0 ,\reg_resonator_im_V[0]_i_4__0_n_0 ,\reg_resonator_im_V[0]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[12]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[8]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[12]_i_1__0_n_0 ,\reg_resonator_im_V_reg[12]_i_1__0_n_1 ,\reg_resonator_im_V_reg[12]_i_1__0_n_2 ,\reg_resonator_im_V_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_90,p_n_91,p_n_92,p_n_93}),
        .O(p_3),
        .S({\reg_resonator_im_V[12]_i_2__0_n_0 ,\reg_resonator_im_V[12]_i_3__0_n_0 ,\reg_resonator_im_V[12]_i_4__0_n_0 ,\reg_resonator_im_V[12]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[16]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[12]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[16]_i_1__0_n_0 ,\reg_resonator_im_V_reg[16]_i_1__0_n_1 ,\reg_resonator_im_V_reg[16]_i_1__0_n_2 ,\reg_resonator_im_V_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_86,p_n_87,p_n_88,p_n_89}),
        .O(p_4),
        .S({\reg_resonator_im_V[16]_i_2__0_n_0 ,\reg_resonator_im_V[16]_i_3__0_n_0 ,\reg_resonator_im_V[16]_i_4__0_n_0 ,\reg_resonator_im_V[16]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[20]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[16]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[20]_i_1__0_n_0 ,\reg_resonator_im_V_reg[20]_i_1__0_n_1 ,\reg_resonator_im_V_reg[20]_i_1__0_n_2 ,\reg_resonator_im_V_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_82,p_n_83,p_n_84,p_n_85}),
        .O(p_5),
        .S({\reg_resonator_im_V[20]_i_2__0_n_0 ,\reg_resonator_im_V[20]_i_3__0_n_0 ,\reg_resonator_im_V[20]_i_4__0_n_0 ,\reg_resonator_im_V[20]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[24]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[20]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[24]_i_1__0_n_0 ,\reg_resonator_im_V_reg[24]_i_1__0_n_1 ,\reg_resonator_im_V_reg[24]_i_1__0_n_2 ,\reg_resonator_im_V_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_78,p_n_79,p_n_80,p_n_81}),
        .O(p_6),
        .S({\reg_resonator_im_V[24]_i_2__0_n_0 ,\reg_resonator_im_V[24]_i_3__0_n_0 ,\reg_resonator_im_V[24]_i_4__0_n_0 ,\reg_resonator_im_V[24]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[28]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[24]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[28]_i_1__0_n_0 ,\reg_resonator_im_V_reg[28]_i_1__0_n_1 ,\reg_resonator_im_V_reg[28]_i_1__0_n_2 ,\reg_resonator_im_V_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_74,p_n_75,p_n_76,p_n_77}),
        .O(p_7),
        .S({\reg_resonator_im_V[28]_i_2__0_n_0 ,\reg_resonator_im_V[28]_i_3__0_n_0 ,\reg_resonator_im_V[28]_i_4__0_n_0 ,\reg_resonator_im_V[28]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[32]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[28]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[32]_i_1__0_n_0 ,\reg_resonator_im_V_reg[32]_i_1__0_n_1 ,\reg_resonator_im_V_reg[32]_i_1__0_n_2 ,\reg_resonator_im_V_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_74,p_n_74,p_n_74,p_n_74}),
        .O(p_8),
        .S({\reg_resonator_im_V[32]_i_2__0_n_0 ,\reg_resonator_im_V[32]_i_3__0_n_0 ,\reg_resonator_im_V[32]_i_4__0_n_0 ,\reg_resonator_im_V[32]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[36]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[32]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[36]_i_1__0_n_0 ,\reg_resonator_im_V_reg[36]_i_1__0_n_1 ,\reg_resonator_im_V_reg[36]_i_1__0_n_2 ,\reg_resonator_im_V_reg[36]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_74,p_n_74,p_n_74,p_n_74}),
        .O(p_9),
        .S({\reg_resonator_im_V[36]_i_2__0_n_0 ,\reg_resonator_im_V[36]_i_3__0_n_0 ,\reg_resonator_im_V[36]_i_4__0_n_0 ,\reg_resonator_im_V[36]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[40]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[36]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[40]_i_1__0_n_0 ,\reg_resonator_im_V_reg[40]_i_1__0_n_1 ,\reg_resonator_im_V_reg[40]_i_1__0_n_2 ,\reg_resonator_im_V_reg[40]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_74,p_n_74,p_n_74,p_n_74}),
        .O(p_10),
        .S({\reg_resonator_im_V[40]_i_2__0_n_0 ,\reg_resonator_im_V[40]_i_3__0_n_0 ,\reg_resonator_im_V[40]_i_4__0_n_0 ,\reg_resonator_im_V[40]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[44]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[40]_i_1__0_n_0 ),
        .CO(\NLW_reg_resonator_im_V_reg[44]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_resonator_im_V_reg[44]_i_1__0_O_UNCONNECTED [3:1],p_11}),
        .S({1'b0,1'b0,1'b0,\reg_resonator_im_V[44]_i_2__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[4]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[0]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[4]_i_1__0_n_0 ,\reg_resonator_im_V_reg[4]_i_1__0_n_1 ,\reg_resonator_im_V_reg[4]_i_1__0_n_2 ,\reg_resonator_im_V_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_98,p_n_99,p_n_100,p_n_101}),
        .O(p_1),
        .S({\reg_resonator_im_V[4]_i_2__0_n_0 ,\reg_resonator_im_V[4]_i_3__0_n_0 ,\reg_resonator_im_V[4]_i_4__0_n_0 ,\reg_resonator_im_V[4]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[8]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[4]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[8]_i_1__0_n_0 ,\reg_resonator_im_V_reg[8]_i_1__0_n_1 ,\reg_resonator_im_V_reg[8]_i_1__0_n_2 ,\reg_resonator_im_V_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_94,p_n_95,p_n_96,p_n_97}),
        .O(p_2),
        .S({\reg_resonator_im_V[8]_i_2__0_n_0 ,\reg_resonator_im_V[8]_i_3__0_n_0 ,\reg_resonator_im_V[8]_i_4__0_n_0 ,\reg_resonator_im_V[8]_i_5__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "msdft_mac_muladd_16s_15s_31s_32_1_0_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_mac_muladd_16s_15s_31s_32_1_0_DSP48_2_16
   (res_input_im_V_reg_4440,
    \reg_resonator_im_V_reg[44] ,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    \reg_resonator_im_V_reg[3] ,
    \reg_resonator_im_V_reg[7] ,
    \reg_resonator_im_V_reg[11] ,
    \reg_resonator_im_V_reg[15] ,
    \reg_resonator_im_V_reg[19] ,
    \reg_resonator_im_V_reg[23] ,
    \reg_resonator_im_V_reg[27] ,
    \reg_resonator_im_V_reg[31] ,
    \reg_resonator_im_V_reg[35] ,
    \reg_resonator_im_V_reg[39] ,
    \reg_resonator_im_V_reg[43] ,
    clk,
    B,
    A,
    PCOUT,
    reg_resonator_im_V_reg,
    rst_app_read_reg_389_pp0_iter7_reg);
  output res_input_im_V_reg_4440;
  output [0:0]\reg_resonator_im_V_reg[44] ;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [3:0]p_10;
  output [0:0]p_11;
  output [3:0]\reg_resonator_im_V_reg[3] ;
  output [3:0]\reg_resonator_im_V_reg[7] ;
  output [3:0]\reg_resonator_im_V_reg[11] ;
  output [3:0]\reg_resonator_im_V_reg[15] ;
  output [3:0]\reg_resonator_im_V_reg[19] ;
  output [3:0]\reg_resonator_im_V_reg[23] ;
  output [3:0]\reg_resonator_im_V_reg[27] ;
  output [3:0]\reg_resonator_im_V_reg[31] ;
  output [3:0]\reg_resonator_im_V_reg[35] ;
  output [3:0]\reg_resonator_im_V_reg[39] ;
  output [3:0]\reg_resonator_im_V_reg[43] ;
  input clk;
  input [14:0]B;
  input [15:0]A;
  input [47:0]PCOUT;
  input [44:0]reg_resonator_im_V_reg;
  input rst_app_read_reg_389_pp0_iter7_reg;

  wire [15:0]A;
  wire [14:0]B;
  wire [47:0]PCOUT;
  wire clk;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_10;
  wire [0:0]p_11;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire \reg_resonator_im_V[0]_i_2_n_0 ;
  wire \reg_resonator_im_V[0]_i_3_n_0 ;
  wire \reg_resonator_im_V[0]_i_4_n_0 ;
  wire \reg_resonator_im_V[0]_i_5_n_0 ;
  wire \reg_resonator_im_V[12]_i_2_n_0 ;
  wire \reg_resonator_im_V[12]_i_3_n_0 ;
  wire \reg_resonator_im_V[12]_i_4_n_0 ;
  wire \reg_resonator_im_V[12]_i_5_n_0 ;
  wire \reg_resonator_im_V[16]_i_2_n_0 ;
  wire \reg_resonator_im_V[16]_i_3_n_0 ;
  wire \reg_resonator_im_V[16]_i_4_n_0 ;
  wire \reg_resonator_im_V[16]_i_5_n_0 ;
  wire \reg_resonator_im_V[20]_i_2_n_0 ;
  wire \reg_resonator_im_V[20]_i_3_n_0 ;
  wire \reg_resonator_im_V[20]_i_4_n_0 ;
  wire \reg_resonator_im_V[20]_i_5_n_0 ;
  wire \reg_resonator_im_V[24]_i_2_n_0 ;
  wire \reg_resonator_im_V[24]_i_3_n_0 ;
  wire \reg_resonator_im_V[24]_i_4_n_0 ;
  wire \reg_resonator_im_V[24]_i_5_n_0 ;
  wire \reg_resonator_im_V[28]_i_2_n_0 ;
  wire \reg_resonator_im_V[28]_i_3_n_0 ;
  wire \reg_resonator_im_V[28]_i_4_n_0 ;
  wire \reg_resonator_im_V[28]_i_5_n_0 ;
  wire \reg_resonator_im_V[32]_i_2_n_0 ;
  wire \reg_resonator_im_V[32]_i_3_n_0 ;
  wire \reg_resonator_im_V[32]_i_4_n_0 ;
  wire \reg_resonator_im_V[32]_i_5_n_0 ;
  wire \reg_resonator_im_V[36]_i_2_n_0 ;
  wire \reg_resonator_im_V[36]_i_3_n_0 ;
  wire \reg_resonator_im_V[36]_i_4_n_0 ;
  wire \reg_resonator_im_V[36]_i_5_n_0 ;
  wire \reg_resonator_im_V[40]_i_2_n_0 ;
  wire \reg_resonator_im_V[40]_i_3_n_0 ;
  wire \reg_resonator_im_V[40]_i_4_n_0 ;
  wire \reg_resonator_im_V[40]_i_5_n_0 ;
  wire \reg_resonator_im_V[44]_i_2_n_0 ;
  wire \reg_resonator_im_V[4]_i_2_n_0 ;
  wire \reg_resonator_im_V[4]_i_3_n_0 ;
  wire \reg_resonator_im_V[4]_i_4_n_0 ;
  wire \reg_resonator_im_V[4]_i_5_n_0 ;
  wire \reg_resonator_im_V[8]_i_2_n_0 ;
  wire \reg_resonator_im_V[8]_i_3_n_0 ;
  wire \reg_resonator_im_V[8]_i_4_n_0 ;
  wire \reg_resonator_im_V[8]_i_5_n_0 ;
  wire [44:0]reg_resonator_im_V_reg;
  wire \reg_resonator_im_V_reg[0]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[0]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[0]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[0]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[11] ;
  wire \reg_resonator_im_V_reg[12]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[12]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[12]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[12]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[15] ;
  wire \reg_resonator_im_V_reg[16]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[16]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[16]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[16]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[19] ;
  wire \reg_resonator_im_V_reg[20]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[20]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[20]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[20]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[23] ;
  wire \reg_resonator_im_V_reg[24]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[24]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[24]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[24]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[27] ;
  wire \reg_resonator_im_V_reg[28]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[28]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[28]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[28]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[31] ;
  wire \reg_resonator_im_V_reg[32]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[32]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[32]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[32]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[35] ;
  wire \reg_resonator_im_V_reg[36]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[36]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[36]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[36]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[39] ;
  wire [3:0]\reg_resonator_im_V_reg[3] ;
  wire \reg_resonator_im_V_reg[40]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[40]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[40]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[40]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[43] ;
  wire [0:0]\reg_resonator_im_V_reg[44] ;
  wire \reg_resonator_im_V_reg[4]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[4]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[4]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[4]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[7] ;
  wire \reg_resonator_im_V_reg[8]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[8]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[8]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[8]_i_1_n_3 ;
  wire [44:0]res_input_im_V_reg_444;
  wire res_input_im_V_reg_4440;
  wire rst_app_read_reg_389_pp0_iter7_reg;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_reg_resonator_im_V_reg[44]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_resonator_im_V_reg[44]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_1
       (.I0(reg_resonator_im_V_reg[7]),
        .I1(res_input_im_V_reg_444[7]),
        .O(\reg_resonator_im_V_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_2
       (.I0(reg_resonator_im_V_reg[6]),
        .I1(res_input_im_V_reg_444[6]),
        .O(\reg_resonator_im_V_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_3
       (.I0(reg_resonator_im_V_reg[5]),
        .I1(res_input_im_V_reg_444[5]),
        .O(\reg_resonator_im_V_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_4
       (.I0(reg_resonator_im_V_reg[4]),
        .I1(res_input_im_V_reg_444[4]),
        .O(\reg_resonator_im_V_reg[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__10_i_1
       (.I0(reg_resonator_im_V_reg[44]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[44] ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_1
       (.I0(reg_resonator_im_V_reg[11]),
        .I1(res_input_im_V_reg_444[11]),
        .O(\reg_resonator_im_V_reg[11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_2
       (.I0(reg_resonator_im_V_reg[10]),
        .I1(res_input_im_V_reg_444[10]),
        .O(\reg_resonator_im_V_reg[11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_3
       (.I0(reg_resonator_im_V_reg[9]),
        .I1(res_input_im_V_reg_444[9]),
        .O(\reg_resonator_im_V_reg[11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_4
       (.I0(reg_resonator_im_V_reg[8]),
        .I1(res_input_im_V_reg_444[8]),
        .O(\reg_resonator_im_V_reg[11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_1
       (.I0(reg_resonator_im_V_reg[15]),
        .I1(res_input_im_V_reg_444[15]),
        .O(\reg_resonator_im_V_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_2
       (.I0(reg_resonator_im_V_reg[14]),
        .I1(res_input_im_V_reg_444[14]),
        .O(\reg_resonator_im_V_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_3
       (.I0(reg_resonator_im_V_reg[13]),
        .I1(res_input_im_V_reg_444[13]),
        .O(\reg_resonator_im_V_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_4
       (.I0(reg_resonator_im_V_reg[12]),
        .I1(res_input_im_V_reg_444[12]),
        .O(\reg_resonator_im_V_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_1
       (.I0(reg_resonator_im_V_reg[19]),
        .I1(res_input_im_V_reg_444[19]),
        .O(\reg_resonator_im_V_reg[19] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_2
       (.I0(reg_resonator_im_V_reg[18]),
        .I1(res_input_im_V_reg_444[18]),
        .O(\reg_resonator_im_V_reg[19] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_3
       (.I0(reg_resonator_im_V_reg[17]),
        .I1(res_input_im_V_reg_444[17]),
        .O(\reg_resonator_im_V_reg[19] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_4
       (.I0(reg_resonator_im_V_reg[16]),
        .I1(res_input_im_V_reg_444[16]),
        .O(\reg_resonator_im_V_reg[19] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_1
       (.I0(reg_resonator_im_V_reg[23]),
        .I1(res_input_im_V_reg_444[23]),
        .O(\reg_resonator_im_V_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_2
       (.I0(reg_resonator_im_V_reg[22]),
        .I1(res_input_im_V_reg_444[22]),
        .O(\reg_resonator_im_V_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_3
       (.I0(reg_resonator_im_V_reg[21]),
        .I1(res_input_im_V_reg_444[21]),
        .O(\reg_resonator_im_V_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_4
       (.I0(reg_resonator_im_V_reg[20]),
        .I1(res_input_im_V_reg_444[20]),
        .O(\reg_resonator_im_V_reg[23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_1
       (.I0(reg_resonator_im_V_reg[27]),
        .I1(res_input_im_V_reg_444[27]),
        .O(\reg_resonator_im_V_reg[27] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_2
       (.I0(reg_resonator_im_V_reg[26]),
        .I1(res_input_im_V_reg_444[26]),
        .O(\reg_resonator_im_V_reg[27] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_3
       (.I0(reg_resonator_im_V_reg[25]),
        .I1(res_input_im_V_reg_444[25]),
        .O(\reg_resonator_im_V_reg[27] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_4
       (.I0(reg_resonator_im_V_reg[24]),
        .I1(res_input_im_V_reg_444[24]),
        .O(\reg_resonator_im_V_reg[27] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_1
       (.I0(reg_resonator_im_V_reg[31]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[31] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_2
       (.I0(reg_resonator_im_V_reg[30]),
        .I1(res_input_im_V_reg_444[30]),
        .O(\reg_resonator_im_V_reg[31] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_3
       (.I0(reg_resonator_im_V_reg[29]),
        .I1(res_input_im_V_reg_444[29]),
        .O(\reg_resonator_im_V_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_4
       (.I0(reg_resonator_im_V_reg[28]),
        .I1(res_input_im_V_reg_444[28]),
        .O(\reg_resonator_im_V_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_1
       (.I0(reg_resonator_im_V_reg[35]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[35] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_2
       (.I0(reg_resonator_im_V_reg[34]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[35] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_3
       (.I0(reg_resonator_im_V_reg[33]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[35] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_4
       (.I0(reg_resonator_im_V_reg[32]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[35] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_1
       (.I0(reg_resonator_im_V_reg[39]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[39] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_2
       (.I0(reg_resonator_im_V_reg[38]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[39] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_3
       (.I0(reg_resonator_im_V_reg[37]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[39] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_4
       (.I0(reg_resonator_im_V_reg[36]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[39] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_1
       (.I0(reg_resonator_im_V_reg[43]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[43] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_2
       (.I0(reg_resonator_im_V_reg[42]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[43] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_3
       (.I0(reg_resonator_im_V_reg[41]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[43] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_4
       (.I0(reg_resonator_im_V_reg[40]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[43] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_1
       (.I0(reg_resonator_im_V_reg[3]),
        .I1(res_input_im_V_reg_444[3]),
        .O(\reg_resonator_im_V_reg[3] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_2
       (.I0(reg_resonator_im_V_reg[2]),
        .I1(res_input_im_V_reg_444[2]),
        .O(\reg_resonator_im_V_reg[3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_3
       (.I0(reg_resonator_im_V_reg[1]),
        .I1(res_input_im_V_reg_444[1]),
        .O(\reg_resonator_im_V_reg[3] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_4
       (.I0(reg_resonator_im_V_reg[0]),
        .I1(res_input_im_V_reg_444[0]),
        .O(\reg_resonator_im_V_reg[3] [0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(res_input_im_V_reg_4440),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],res_input_im_V_reg_444[44],res_input_im_V_reg_444[30:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_1
       (.I0(rst_app_read_reg_389_pp0_iter7_reg),
        .O(res_input_im_V_reg_4440));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[0]_i_2 
       (.I0(res_input_im_V_reg_444[3]),
        .I1(reg_resonator_im_V_reg[3]),
        .O(\reg_resonator_im_V[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[0]_i_3 
       (.I0(res_input_im_V_reg_444[2]),
        .I1(reg_resonator_im_V_reg[2]),
        .O(\reg_resonator_im_V[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[0]_i_4 
       (.I0(res_input_im_V_reg_444[1]),
        .I1(reg_resonator_im_V_reg[1]),
        .O(\reg_resonator_im_V[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[0]_i_5 
       (.I0(res_input_im_V_reg_444[0]),
        .I1(reg_resonator_im_V_reg[0]),
        .O(\reg_resonator_im_V[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[12]_i_2 
       (.I0(res_input_im_V_reg_444[15]),
        .I1(reg_resonator_im_V_reg[15]),
        .O(\reg_resonator_im_V[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[12]_i_3 
       (.I0(res_input_im_V_reg_444[14]),
        .I1(reg_resonator_im_V_reg[14]),
        .O(\reg_resonator_im_V[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[12]_i_4 
       (.I0(res_input_im_V_reg_444[13]),
        .I1(reg_resonator_im_V_reg[13]),
        .O(\reg_resonator_im_V[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[12]_i_5 
       (.I0(res_input_im_V_reg_444[12]),
        .I1(reg_resonator_im_V_reg[12]),
        .O(\reg_resonator_im_V[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[16]_i_2 
       (.I0(res_input_im_V_reg_444[19]),
        .I1(reg_resonator_im_V_reg[19]),
        .O(\reg_resonator_im_V[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[16]_i_3 
       (.I0(res_input_im_V_reg_444[18]),
        .I1(reg_resonator_im_V_reg[18]),
        .O(\reg_resonator_im_V[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[16]_i_4 
       (.I0(res_input_im_V_reg_444[17]),
        .I1(reg_resonator_im_V_reg[17]),
        .O(\reg_resonator_im_V[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[16]_i_5 
       (.I0(res_input_im_V_reg_444[16]),
        .I1(reg_resonator_im_V_reg[16]),
        .O(\reg_resonator_im_V[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[20]_i_2 
       (.I0(res_input_im_V_reg_444[23]),
        .I1(reg_resonator_im_V_reg[23]),
        .O(\reg_resonator_im_V[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[20]_i_3 
       (.I0(res_input_im_V_reg_444[22]),
        .I1(reg_resonator_im_V_reg[22]),
        .O(\reg_resonator_im_V[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[20]_i_4 
       (.I0(res_input_im_V_reg_444[21]),
        .I1(reg_resonator_im_V_reg[21]),
        .O(\reg_resonator_im_V[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[20]_i_5 
       (.I0(res_input_im_V_reg_444[20]),
        .I1(reg_resonator_im_V_reg[20]),
        .O(\reg_resonator_im_V[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[24]_i_2 
       (.I0(res_input_im_V_reg_444[27]),
        .I1(reg_resonator_im_V_reg[27]),
        .O(\reg_resonator_im_V[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[24]_i_3 
       (.I0(res_input_im_V_reg_444[26]),
        .I1(reg_resonator_im_V_reg[26]),
        .O(\reg_resonator_im_V[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[24]_i_4 
       (.I0(res_input_im_V_reg_444[25]),
        .I1(reg_resonator_im_V_reg[25]),
        .O(\reg_resonator_im_V[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[24]_i_5 
       (.I0(res_input_im_V_reg_444[24]),
        .I1(reg_resonator_im_V_reg[24]),
        .O(\reg_resonator_im_V[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[28]_i_2 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[31]),
        .O(\reg_resonator_im_V[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[28]_i_3 
       (.I0(res_input_im_V_reg_444[30]),
        .I1(reg_resonator_im_V_reg[30]),
        .O(\reg_resonator_im_V[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[28]_i_4 
       (.I0(res_input_im_V_reg_444[29]),
        .I1(reg_resonator_im_V_reg[29]),
        .O(\reg_resonator_im_V[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[28]_i_5 
       (.I0(res_input_im_V_reg_444[28]),
        .I1(reg_resonator_im_V_reg[28]),
        .O(\reg_resonator_im_V[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[32]_i_2 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[35]),
        .O(\reg_resonator_im_V[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[32]_i_3 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[34]),
        .O(\reg_resonator_im_V[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[32]_i_4 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[33]),
        .O(\reg_resonator_im_V[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[32]_i_5 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[32]),
        .O(\reg_resonator_im_V[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[36]_i_2 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[39]),
        .O(\reg_resonator_im_V[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[36]_i_3 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[38]),
        .O(\reg_resonator_im_V[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[36]_i_4 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[37]),
        .O(\reg_resonator_im_V[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[36]_i_5 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[36]),
        .O(\reg_resonator_im_V[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[40]_i_2 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[43]),
        .O(\reg_resonator_im_V[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[40]_i_3 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[42]),
        .O(\reg_resonator_im_V[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[40]_i_4 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[41]),
        .O(\reg_resonator_im_V[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[40]_i_5 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[40]),
        .O(\reg_resonator_im_V[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[44]_i_2 
       (.I0(reg_resonator_im_V_reg[44]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[4]_i_2 
       (.I0(res_input_im_V_reg_444[7]),
        .I1(reg_resonator_im_V_reg[7]),
        .O(\reg_resonator_im_V[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[4]_i_3 
       (.I0(res_input_im_V_reg_444[6]),
        .I1(reg_resonator_im_V_reg[6]),
        .O(\reg_resonator_im_V[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[4]_i_4 
       (.I0(res_input_im_V_reg_444[5]),
        .I1(reg_resonator_im_V_reg[5]),
        .O(\reg_resonator_im_V[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[4]_i_5 
       (.I0(res_input_im_V_reg_444[4]),
        .I1(reg_resonator_im_V_reg[4]),
        .O(\reg_resonator_im_V[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[8]_i_2 
       (.I0(res_input_im_V_reg_444[11]),
        .I1(reg_resonator_im_V_reg[11]),
        .O(\reg_resonator_im_V[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[8]_i_3 
       (.I0(res_input_im_V_reg_444[10]),
        .I1(reg_resonator_im_V_reg[10]),
        .O(\reg_resonator_im_V[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[8]_i_4 
       (.I0(res_input_im_V_reg_444[9]),
        .I1(reg_resonator_im_V_reg[9]),
        .O(\reg_resonator_im_V[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[8]_i_5 
       (.I0(res_input_im_V_reg_444[8]),
        .I1(reg_resonator_im_V_reg[8]),
        .O(\reg_resonator_im_V[8]_i_5_n_0 ));
  CARRY4 \reg_resonator_im_V_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\reg_resonator_im_V_reg[0]_i_1_n_0 ,\reg_resonator_im_V_reg[0]_i_1_n_1 ,\reg_resonator_im_V_reg[0]_i_1_n_2 ,\reg_resonator_im_V_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_im_V_reg_444[3:0]),
        .O(p_0),
        .S({\reg_resonator_im_V[0]_i_2_n_0 ,\reg_resonator_im_V[0]_i_3_n_0 ,\reg_resonator_im_V[0]_i_4_n_0 ,\reg_resonator_im_V[0]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[12]_i_1 
       (.CI(\reg_resonator_im_V_reg[8]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[12]_i_1_n_0 ,\reg_resonator_im_V_reg[12]_i_1_n_1 ,\reg_resonator_im_V_reg[12]_i_1_n_2 ,\reg_resonator_im_V_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_im_V_reg_444[15:12]),
        .O(p_3),
        .S({\reg_resonator_im_V[12]_i_2_n_0 ,\reg_resonator_im_V[12]_i_3_n_0 ,\reg_resonator_im_V[12]_i_4_n_0 ,\reg_resonator_im_V[12]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[16]_i_1 
       (.CI(\reg_resonator_im_V_reg[12]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[16]_i_1_n_0 ,\reg_resonator_im_V_reg[16]_i_1_n_1 ,\reg_resonator_im_V_reg[16]_i_1_n_2 ,\reg_resonator_im_V_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_im_V_reg_444[19:16]),
        .O(p_4),
        .S({\reg_resonator_im_V[16]_i_2_n_0 ,\reg_resonator_im_V[16]_i_3_n_0 ,\reg_resonator_im_V[16]_i_4_n_0 ,\reg_resonator_im_V[16]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[20]_i_1 
       (.CI(\reg_resonator_im_V_reg[16]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[20]_i_1_n_0 ,\reg_resonator_im_V_reg[20]_i_1_n_1 ,\reg_resonator_im_V_reg[20]_i_1_n_2 ,\reg_resonator_im_V_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_im_V_reg_444[23:20]),
        .O(p_5),
        .S({\reg_resonator_im_V[20]_i_2_n_0 ,\reg_resonator_im_V[20]_i_3_n_0 ,\reg_resonator_im_V[20]_i_4_n_0 ,\reg_resonator_im_V[20]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[24]_i_1 
       (.CI(\reg_resonator_im_V_reg[20]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[24]_i_1_n_0 ,\reg_resonator_im_V_reg[24]_i_1_n_1 ,\reg_resonator_im_V_reg[24]_i_1_n_2 ,\reg_resonator_im_V_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_im_V_reg_444[27:24]),
        .O(p_6),
        .S({\reg_resonator_im_V[24]_i_2_n_0 ,\reg_resonator_im_V[24]_i_3_n_0 ,\reg_resonator_im_V[24]_i_4_n_0 ,\reg_resonator_im_V[24]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[28]_i_1 
       (.CI(\reg_resonator_im_V_reg[24]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[28]_i_1_n_0 ,\reg_resonator_im_V_reg[28]_i_1_n_1 ,\reg_resonator_im_V_reg[28]_i_1_n_2 ,\reg_resonator_im_V_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_im_V_reg_444[44],res_input_im_V_reg_444[30:28]}),
        .O(p_7),
        .S({\reg_resonator_im_V[28]_i_2_n_0 ,\reg_resonator_im_V[28]_i_3_n_0 ,\reg_resonator_im_V[28]_i_4_n_0 ,\reg_resonator_im_V[28]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[32]_i_1 
       (.CI(\reg_resonator_im_V_reg[28]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[32]_i_1_n_0 ,\reg_resonator_im_V_reg[32]_i_1_n_1 ,\reg_resonator_im_V_reg[32]_i_1_n_2 ,\reg_resonator_im_V_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_im_V_reg_444[44],res_input_im_V_reg_444[44],res_input_im_V_reg_444[44],res_input_im_V_reg_444[44]}),
        .O(p_8),
        .S({\reg_resonator_im_V[32]_i_2_n_0 ,\reg_resonator_im_V[32]_i_3_n_0 ,\reg_resonator_im_V[32]_i_4_n_0 ,\reg_resonator_im_V[32]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[36]_i_1 
       (.CI(\reg_resonator_im_V_reg[32]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[36]_i_1_n_0 ,\reg_resonator_im_V_reg[36]_i_1_n_1 ,\reg_resonator_im_V_reg[36]_i_1_n_2 ,\reg_resonator_im_V_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_im_V_reg_444[44],res_input_im_V_reg_444[44],res_input_im_V_reg_444[44],res_input_im_V_reg_444[44]}),
        .O(p_9),
        .S({\reg_resonator_im_V[36]_i_2_n_0 ,\reg_resonator_im_V[36]_i_3_n_0 ,\reg_resonator_im_V[36]_i_4_n_0 ,\reg_resonator_im_V[36]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[40]_i_1 
       (.CI(\reg_resonator_im_V_reg[36]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[40]_i_1_n_0 ,\reg_resonator_im_V_reg[40]_i_1_n_1 ,\reg_resonator_im_V_reg[40]_i_1_n_2 ,\reg_resonator_im_V_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_im_V_reg_444[44],res_input_im_V_reg_444[44],res_input_im_V_reg_444[44],res_input_im_V_reg_444[44]}),
        .O(p_10),
        .S({\reg_resonator_im_V[40]_i_2_n_0 ,\reg_resonator_im_V[40]_i_3_n_0 ,\reg_resonator_im_V[40]_i_4_n_0 ,\reg_resonator_im_V[40]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[44]_i_1 
       (.CI(\reg_resonator_im_V_reg[40]_i_1_n_0 ),
        .CO(\NLW_reg_resonator_im_V_reg[44]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_resonator_im_V_reg[44]_i_1_O_UNCONNECTED [3:1],p_11}),
        .S({1'b0,1'b0,1'b0,\reg_resonator_im_V[44]_i_2_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[4]_i_1 
       (.CI(\reg_resonator_im_V_reg[0]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[4]_i_1_n_0 ,\reg_resonator_im_V_reg[4]_i_1_n_1 ,\reg_resonator_im_V_reg[4]_i_1_n_2 ,\reg_resonator_im_V_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_im_V_reg_444[7:4]),
        .O(p_1),
        .S({\reg_resonator_im_V[4]_i_2_n_0 ,\reg_resonator_im_V[4]_i_3_n_0 ,\reg_resonator_im_V[4]_i_4_n_0 ,\reg_resonator_im_V[4]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[8]_i_1 
       (.CI(\reg_resonator_im_V_reg[4]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[8]_i_1_n_0 ,\reg_resonator_im_V_reg[8]_i_1_n_1 ,\reg_resonator_im_V_reg[8]_i_1_n_2 ,\reg_resonator_im_V_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_im_V_reg_444[11:8]),
        .O(p_2),
        .S({\reg_resonator_im_V[8]_i_2_n_0 ,\reg_resonator_im_V[8]_i_3_n_0 ,\reg_resonator_im_V[8]_i_4_n_0 ,\reg_resonator_im_V[8]_i_5_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_mac_mulsub_16s_15s_31s_31_1_0
   (\reg_resonator_re_V_reg[44] ,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    S,
    \reg_resonator_re_V_reg[7] ,
    \reg_resonator_re_V_reg[11] ,
    \reg_resonator_re_V_reg[15] ,
    \reg_resonator_re_V_reg[19] ,
    \reg_resonator_re_V_reg[23] ,
    \reg_resonator_re_V_reg[27] ,
    \reg_resonator_re_V_reg[31] ,
    \reg_resonator_re_V_reg[35] ,
    \reg_resonator_re_V_reg[39] ,
    \reg_resonator_re_V_reg[43] ,
    res_input_im_V_reg_4440,
    clk,
    B,
    p_11,
    PCOUT,
    reg_resonator_re_V_reg);
  output [0:0]\reg_resonator_re_V_reg[44] ;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [0:0]p_10;
  output [3:0]S;
  output [3:0]\reg_resonator_re_V_reg[7] ;
  output [3:0]\reg_resonator_re_V_reg[11] ;
  output [3:0]\reg_resonator_re_V_reg[15] ;
  output [3:0]\reg_resonator_re_V_reg[19] ;
  output [3:0]\reg_resonator_re_V_reg[23] ;
  output [3:0]\reg_resonator_re_V_reg[27] ;
  output [3:0]\reg_resonator_re_V_reg[31] ;
  output [3:0]\reg_resonator_re_V_reg[35] ;
  output [3:0]\reg_resonator_re_V_reg[39] ;
  output [3:0]\reg_resonator_re_V_reg[43] ;
  input res_input_im_V_reg_4440;
  input clk;
  input [14:0]B;
  input [15:0]p_11;
  input [47:0]PCOUT;
  input [44:0]reg_resonator_re_V_reg;

  wire [14:0]B;
  wire [47:0]PCOUT;
  wire [3:0]S;
  wire clk;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [0:0]p_10;
  wire [15:0]p_11;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire [44:0]reg_resonator_re_V_reg;
  wire [3:0]\reg_resonator_re_V_reg[11] ;
  wire [3:0]\reg_resonator_re_V_reg[15] ;
  wire [3:0]\reg_resonator_re_V_reg[19] ;
  wire [3:0]\reg_resonator_re_V_reg[23] ;
  wire [3:0]\reg_resonator_re_V_reg[27] ;
  wire [3:0]\reg_resonator_re_V_reg[31] ;
  wire [3:0]\reg_resonator_re_V_reg[35] ;
  wire [3:0]\reg_resonator_re_V_reg[39] ;
  wire [3:0]\reg_resonator_re_V_reg[43] ;
  wire [0:0]\reg_resonator_re_V_reg[44] ;
  wire [3:0]\reg_resonator_re_V_reg[7] ;
  wire res_input_im_V_reg_4440;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_mac_mulsub_16s_15s_31s_31_1_0_DSP48_1 msdft_mac_mulsub_16s_15s_31s_31_1_0_DSP48_1_U
       (.B(B),
        .PCOUT(PCOUT),
        .S(S),
        .clk(clk),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_11(p_10),
        .p_12(p_11),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .reg_resonator_re_V_reg(reg_resonator_re_V_reg),
        .\reg_resonator_re_V_reg[11] (\reg_resonator_re_V_reg[11] ),
        .\reg_resonator_re_V_reg[15] (\reg_resonator_re_V_reg[15] ),
        .\reg_resonator_re_V_reg[19] (\reg_resonator_re_V_reg[19] ),
        .\reg_resonator_re_V_reg[23] (\reg_resonator_re_V_reg[23] ),
        .\reg_resonator_re_V_reg[27] (\reg_resonator_re_V_reg[27] ),
        .\reg_resonator_re_V_reg[31] (\reg_resonator_re_V_reg[31] ),
        .\reg_resonator_re_V_reg[35] (\reg_resonator_re_V_reg[35] ),
        .\reg_resonator_re_V_reg[39] (\reg_resonator_re_V_reg[39] ),
        .\reg_resonator_re_V_reg[43] (\reg_resonator_re_V_reg[43] ),
        .\reg_resonator_re_V_reg[44] (\reg_resonator_re_V_reg[44] ),
        .\reg_resonator_re_V_reg[7] (\reg_resonator_re_V_reg[7] ),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440));
endmodule

(* ORIG_REF_NAME = "msdft_mac_mulsub_16s_15s_31s_31_1_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_mac_mulsub_16s_15s_31s_31_1_0_14
   (\reg_resonator_re_V_reg[44] ,
    O,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    S,
    \reg_resonator_re_V_reg[7] ,
    \reg_resonator_re_V_reg[11] ,
    \reg_resonator_re_V_reg[15] ,
    \reg_resonator_re_V_reg[19] ,
    \reg_resonator_re_V_reg[23] ,
    \reg_resonator_re_V_reg[27] ,
    \reg_resonator_re_V_reg[31] ,
    \reg_resonator_re_V_reg[35] ,
    \reg_resonator_re_V_reg[39] ,
    \reg_resonator_re_V_reg[43] ,
    res_input_im_V_reg_4440,
    clk,
    B,
    A,
    PCOUT,
    reg_resonator_re_V_reg);
  output [0:0]\reg_resonator_re_V_reg[44] ;
  output [3:0]O;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [0:0]p_9;
  output [3:0]S;
  output [3:0]\reg_resonator_re_V_reg[7] ;
  output [3:0]\reg_resonator_re_V_reg[11] ;
  output [3:0]\reg_resonator_re_V_reg[15] ;
  output [3:0]\reg_resonator_re_V_reg[19] ;
  output [3:0]\reg_resonator_re_V_reg[23] ;
  output [3:0]\reg_resonator_re_V_reg[27] ;
  output [3:0]\reg_resonator_re_V_reg[31] ;
  output [3:0]\reg_resonator_re_V_reg[35] ;
  output [3:0]\reg_resonator_re_V_reg[39] ;
  output [3:0]\reg_resonator_re_V_reg[43] ;
  input res_input_im_V_reg_4440;
  input clk;
  input [14:0]B;
  input [15:0]A;
  input [47:0]PCOUT;
  input [44:0]reg_resonator_re_V_reg;

  wire [15:0]A;
  wire [14:0]B;
  wire [3:0]O;
  wire [47:0]PCOUT;
  wire [3:0]S;
  wire clk;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [0:0]p_9;
  wire [44:0]reg_resonator_re_V_reg;
  wire [3:0]\reg_resonator_re_V_reg[11] ;
  wire [3:0]\reg_resonator_re_V_reg[15] ;
  wire [3:0]\reg_resonator_re_V_reg[19] ;
  wire [3:0]\reg_resonator_re_V_reg[23] ;
  wire [3:0]\reg_resonator_re_V_reg[27] ;
  wire [3:0]\reg_resonator_re_V_reg[31] ;
  wire [3:0]\reg_resonator_re_V_reg[35] ;
  wire [3:0]\reg_resonator_re_V_reg[39] ;
  wire [3:0]\reg_resonator_re_V_reg[43] ;
  wire [0:0]\reg_resonator_re_V_reg[44] ;
  wire [3:0]\reg_resonator_re_V_reg[7] ;
  wire res_input_im_V_reg_4440;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_mac_mulsub_16s_15s_31s_31_1_0_DSP48_1_15 msdft_mac_mulsub_16s_15s_31s_31_1_0_DSP48_1_U
       (.A(A),
        .B(B),
        .O(O),
        .PCOUT(PCOUT),
        .S(S),
        .clk(clk),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .reg_resonator_re_V_reg(reg_resonator_re_V_reg),
        .\reg_resonator_re_V_reg[11] (\reg_resonator_re_V_reg[11] ),
        .\reg_resonator_re_V_reg[15] (\reg_resonator_re_V_reg[15] ),
        .\reg_resonator_re_V_reg[19] (\reg_resonator_re_V_reg[19] ),
        .\reg_resonator_re_V_reg[23] (\reg_resonator_re_V_reg[23] ),
        .\reg_resonator_re_V_reg[27] (\reg_resonator_re_V_reg[27] ),
        .\reg_resonator_re_V_reg[31] (\reg_resonator_re_V_reg[31] ),
        .\reg_resonator_re_V_reg[35] (\reg_resonator_re_V_reg[35] ),
        .\reg_resonator_re_V_reg[39] (\reg_resonator_re_V_reg[39] ),
        .\reg_resonator_re_V_reg[43] (\reg_resonator_re_V_reg[43] ),
        .\reg_resonator_re_V_reg[44] (\reg_resonator_re_V_reg[44] ),
        .\reg_resonator_re_V_reg[7] (\reg_resonator_re_V_reg[7] ),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_mac_mulsub_16s_15s_31s_31_1_0_DSP48_1
   (\reg_resonator_re_V_reg[44] ,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    S,
    \reg_resonator_re_V_reg[7] ,
    \reg_resonator_re_V_reg[11] ,
    \reg_resonator_re_V_reg[15] ,
    \reg_resonator_re_V_reg[19] ,
    \reg_resonator_re_V_reg[23] ,
    \reg_resonator_re_V_reg[27] ,
    \reg_resonator_re_V_reg[31] ,
    \reg_resonator_re_V_reg[35] ,
    \reg_resonator_re_V_reg[39] ,
    \reg_resonator_re_V_reg[43] ,
    res_input_im_V_reg_4440,
    clk,
    B,
    p_12,
    PCOUT,
    reg_resonator_re_V_reg);
  output [0:0]\reg_resonator_re_V_reg[44] ;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [3:0]p_10;
  output [0:0]p_11;
  output [3:0]S;
  output [3:0]\reg_resonator_re_V_reg[7] ;
  output [3:0]\reg_resonator_re_V_reg[11] ;
  output [3:0]\reg_resonator_re_V_reg[15] ;
  output [3:0]\reg_resonator_re_V_reg[19] ;
  output [3:0]\reg_resonator_re_V_reg[23] ;
  output [3:0]\reg_resonator_re_V_reg[27] ;
  output [3:0]\reg_resonator_re_V_reg[31] ;
  output [3:0]\reg_resonator_re_V_reg[35] ;
  output [3:0]\reg_resonator_re_V_reg[39] ;
  output [3:0]\reg_resonator_re_V_reg[43] ;
  input res_input_im_V_reg_4440;
  input clk;
  input [14:0]B;
  input [15:0]p_12;
  input [47:0]PCOUT;
  input [44:0]reg_resonator_re_V_reg;

  wire [14:0]B;
  wire [47:0]PCOUT;
  wire [3:0]S;
  wire clk;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_10;
  wire [0:0]p_11;
  wire [15:0]p_12;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \reg_resonator_re_V[0]_i_2_n_0 ;
  wire \reg_resonator_re_V[0]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[0]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[0]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[12]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[12]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[12]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[12]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[16]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[16]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[16]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[16]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[20]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[20]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[20]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[20]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[24]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[24]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[24]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[24]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[28]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[28]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[28]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[28]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[32]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[32]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[32]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[32]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[36]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[36]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[36]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[36]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[40]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[40]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[40]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[40]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[44]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[4]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[4]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[4]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[4]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[8]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[8]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[8]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[8]_i_5__0_n_0 ;
  wire [44:0]reg_resonator_re_V_reg;
  wire \reg_resonator_re_V_reg[0]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[0]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[0]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[0]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[11] ;
  wire \reg_resonator_re_V_reg[12]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[12]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[12]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[12]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[15] ;
  wire \reg_resonator_re_V_reg[16]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[16]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[16]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[16]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[19] ;
  wire \reg_resonator_re_V_reg[20]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[20]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[20]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[20]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[23] ;
  wire \reg_resonator_re_V_reg[24]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[24]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[24]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[24]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[27] ;
  wire \reg_resonator_re_V_reg[28]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[28]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[28]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[28]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[31] ;
  wire \reg_resonator_re_V_reg[32]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[32]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[32]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[32]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[35] ;
  wire \reg_resonator_re_V_reg[36]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[36]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[36]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[36]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[39] ;
  wire \reg_resonator_re_V_reg[40]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[40]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[40]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[40]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[43] ;
  wire [0:0]\reg_resonator_re_V_reg[44] ;
  wire \reg_resonator_re_V_reg[4]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[4]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[4]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[4]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[7] ;
  wire \reg_resonator_re_V_reg[8]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[8]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[8]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[8]_i_1__0_n_3 ;
  wire res_input_im_V_reg_4440;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_reg_resonator_re_V_reg[44]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_resonator_re_V_reg[44]_i_1__0_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_1__0
       (.I0(reg_resonator_re_V_reg[7]),
        .I1(p_n_98),
        .O(\reg_resonator_re_V_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_2__0
       (.I0(reg_resonator_re_V_reg[6]),
        .I1(p_n_99),
        .O(\reg_resonator_re_V_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_3__0
       (.I0(reg_resonator_re_V_reg[5]),
        .I1(p_n_100),
        .O(\reg_resonator_re_V_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_4__0
       (.I0(reg_resonator_re_V_reg[4]),
        .I1(p_n_101),
        .O(\reg_resonator_re_V_reg[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__10_i_1__0
       (.I0(reg_resonator_re_V_reg[44]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[44] ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_1__0
       (.I0(reg_resonator_re_V_reg[11]),
        .I1(p_n_94),
        .O(\reg_resonator_re_V_reg[11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_2__0
       (.I0(reg_resonator_re_V_reg[10]),
        .I1(p_n_95),
        .O(\reg_resonator_re_V_reg[11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_3__0
       (.I0(reg_resonator_re_V_reg[9]),
        .I1(p_n_96),
        .O(\reg_resonator_re_V_reg[11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_4__0
       (.I0(reg_resonator_re_V_reg[8]),
        .I1(p_n_97),
        .O(\reg_resonator_re_V_reg[11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_1__0
       (.I0(reg_resonator_re_V_reg[15]),
        .I1(p_n_90),
        .O(\reg_resonator_re_V_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_2__0
       (.I0(reg_resonator_re_V_reg[14]),
        .I1(p_n_91),
        .O(\reg_resonator_re_V_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_3__0
       (.I0(reg_resonator_re_V_reg[13]),
        .I1(p_n_92),
        .O(\reg_resonator_re_V_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_4__0
       (.I0(reg_resonator_re_V_reg[12]),
        .I1(p_n_93),
        .O(\reg_resonator_re_V_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_1__0
       (.I0(reg_resonator_re_V_reg[19]),
        .I1(p_n_86),
        .O(\reg_resonator_re_V_reg[19] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_2__0
       (.I0(reg_resonator_re_V_reg[18]),
        .I1(p_n_87),
        .O(\reg_resonator_re_V_reg[19] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_3__0
       (.I0(reg_resonator_re_V_reg[17]),
        .I1(p_n_88),
        .O(\reg_resonator_re_V_reg[19] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_4__0
       (.I0(reg_resonator_re_V_reg[16]),
        .I1(p_n_89),
        .O(\reg_resonator_re_V_reg[19] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_1__0
       (.I0(reg_resonator_re_V_reg[23]),
        .I1(p_n_82),
        .O(\reg_resonator_re_V_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_2__0
       (.I0(reg_resonator_re_V_reg[22]),
        .I1(p_n_83),
        .O(\reg_resonator_re_V_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_3__0
       (.I0(reg_resonator_re_V_reg[21]),
        .I1(p_n_84),
        .O(\reg_resonator_re_V_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_4__0
       (.I0(reg_resonator_re_V_reg[20]),
        .I1(p_n_85),
        .O(\reg_resonator_re_V_reg[23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_1__0
       (.I0(reg_resonator_re_V_reg[27]),
        .I1(p_n_78),
        .O(\reg_resonator_re_V_reg[27] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_2__0
       (.I0(reg_resonator_re_V_reg[26]),
        .I1(p_n_79),
        .O(\reg_resonator_re_V_reg[27] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_3__0
       (.I0(reg_resonator_re_V_reg[25]),
        .I1(p_n_80),
        .O(\reg_resonator_re_V_reg[27] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_4__0
       (.I0(reg_resonator_re_V_reg[24]),
        .I1(p_n_81),
        .O(\reg_resonator_re_V_reg[27] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_1__0
       (.I0(reg_resonator_re_V_reg[31]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[31] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_2__0
       (.I0(reg_resonator_re_V_reg[30]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[31] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_3__0
       (.I0(reg_resonator_re_V_reg[29]),
        .I1(p_n_76),
        .O(\reg_resonator_re_V_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_4__0
       (.I0(reg_resonator_re_V_reg[28]),
        .I1(p_n_77),
        .O(\reg_resonator_re_V_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_1__0
       (.I0(reg_resonator_re_V_reg[35]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[35] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_2__0
       (.I0(reg_resonator_re_V_reg[34]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[35] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_3__0
       (.I0(reg_resonator_re_V_reg[33]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[35] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_4__0
       (.I0(reg_resonator_re_V_reg[32]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[35] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_1__0
       (.I0(reg_resonator_re_V_reg[39]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[39] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_2__0
       (.I0(reg_resonator_re_V_reg[38]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[39] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_3__0
       (.I0(reg_resonator_re_V_reg[37]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[39] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_4__0
       (.I0(reg_resonator_re_V_reg[36]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[39] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_1__0
       (.I0(reg_resonator_re_V_reg[43]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[43] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_2__0
       (.I0(reg_resonator_re_V_reg[42]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[43] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_3__0
       (.I0(reg_resonator_re_V_reg[41]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[43] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_4__0
       (.I0(reg_resonator_re_V_reg[40]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[43] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_1__0
       (.I0(reg_resonator_re_V_reg[3]),
        .I1(p_n_102),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_2__0
       (.I0(reg_resonator_re_V_reg[2]),
        .I1(p_n_103),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_3__0
       (.I0(reg_resonator_re_V_reg[1]),
        .I1(p_n_104),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_4__0
       (.I0(reg_resonator_re_V_reg[0]),
        .I1(p_n_105),
        .O(S[0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(res_input_im_V_reg_4440),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:31],p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[0]_i_2 
       (.I0(p_n_102),
        .I1(reg_resonator_re_V_reg[3]),
        .O(\reg_resonator_re_V[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[0]_i_3__0 
       (.I0(p_n_103),
        .I1(reg_resonator_re_V_reg[2]),
        .O(\reg_resonator_re_V[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[0]_i_4__0 
       (.I0(p_n_104),
        .I1(reg_resonator_re_V_reg[1]),
        .O(\reg_resonator_re_V[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[0]_i_5__0 
       (.I0(p_n_105),
        .I1(reg_resonator_re_V_reg[0]),
        .O(\reg_resonator_re_V[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[12]_i_2__0 
       (.I0(p_n_90),
        .I1(reg_resonator_re_V_reg[15]),
        .O(\reg_resonator_re_V[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[12]_i_3__0 
       (.I0(p_n_91),
        .I1(reg_resonator_re_V_reg[14]),
        .O(\reg_resonator_re_V[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[12]_i_4__0 
       (.I0(p_n_92),
        .I1(reg_resonator_re_V_reg[13]),
        .O(\reg_resonator_re_V[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[12]_i_5__0 
       (.I0(p_n_93),
        .I1(reg_resonator_re_V_reg[12]),
        .O(\reg_resonator_re_V[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[16]_i_2__0 
       (.I0(p_n_86),
        .I1(reg_resonator_re_V_reg[19]),
        .O(\reg_resonator_re_V[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[16]_i_3__0 
       (.I0(p_n_87),
        .I1(reg_resonator_re_V_reg[18]),
        .O(\reg_resonator_re_V[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[16]_i_4__0 
       (.I0(p_n_88),
        .I1(reg_resonator_re_V_reg[17]),
        .O(\reg_resonator_re_V[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[16]_i_5__0 
       (.I0(p_n_89),
        .I1(reg_resonator_re_V_reg[16]),
        .O(\reg_resonator_re_V[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[20]_i_2__0 
       (.I0(p_n_82),
        .I1(reg_resonator_re_V_reg[23]),
        .O(\reg_resonator_re_V[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[20]_i_3__0 
       (.I0(p_n_83),
        .I1(reg_resonator_re_V_reg[22]),
        .O(\reg_resonator_re_V[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[20]_i_4__0 
       (.I0(p_n_84),
        .I1(reg_resonator_re_V_reg[21]),
        .O(\reg_resonator_re_V[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[20]_i_5__0 
       (.I0(p_n_85),
        .I1(reg_resonator_re_V_reg[20]),
        .O(\reg_resonator_re_V[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[24]_i_2__0 
       (.I0(p_n_78),
        .I1(reg_resonator_re_V_reg[27]),
        .O(\reg_resonator_re_V[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[24]_i_3__0 
       (.I0(p_n_79),
        .I1(reg_resonator_re_V_reg[26]),
        .O(\reg_resonator_re_V[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[24]_i_4__0 
       (.I0(p_n_80),
        .I1(reg_resonator_re_V_reg[25]),
        .O(\reg_resonator_re_V[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[24]_i_5__0 
       (.I0(p_n_81),
        .I1(reg_resonator_re_V_reg[24]),
        .O(\reg_resonator_re_V[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[28]_i_2__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[31]),
        .O(\reg_resonator_re_V[28]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[28]_i_3__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[30]),
        .O(\reg_resonator_re_V[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[28]_i_4__0 
       (.I0(p_n_76),
        .I1(reg_resonator_re_V_reg[29]),
        .O(\reg_resonator_re_V[28]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[28]_i_5__0 
       (.I0(p_n_77),
        .I1(reg_resonator_re_V_reg[28]),
        .O(\reg_resonator_re_V[28]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[32]_i_2__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[35]),
        .O(\reg_resonator_re_V[32]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[32]_i_3__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[34]),
        .O(\reg_resonator_re_V[32]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[32]_i_4__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[33]),
        .O(\reg_resonator_re_V[32]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[32]_i_5__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[32]),
        .O(\reg_resonator_re_V[32]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[36]_i_2__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[39]),
        .O(\reg_resonator_re_V[36]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[36]_i_3__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[38]),
        .O(\reg_resonator_re_V[36]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[36]_i_4__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[37]),
        .O(\reg_resonator_re_V[36]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[36]_i_5__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[36]),
        .O(\reg_resonator_re_V[36]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[40]_i_2__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[43]),
        .O(\reg_resonator_re_V[40]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[40]_i_3__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[42]),
        .O(\reg_resonator_re_V[40]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[40]_i_4__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[41]),
        .O(\reg_resonator_re_V[40]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[40]_i_5__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[40]),
        .O(\reg_resonator_re_V[40]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[44]_i_2__0 
       (.I0(reg_resonator_re_V_reg[44]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V[44]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[4]_i_2__0 
       (.I0(p_n_98),
        .I1(reg_resonator_re_V_reg[7]),
        .O(\reg_resonator_re_V[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[4]_i_3__0 
       (.I0(p_n_99),
        .I1(reg_resonator_re_V_reg[6]),
        .O(\reg_resonator_re_V[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[4]_i_4__0 
       (.I0(p_n_100),
        .I1(reg_resonator_re_V_reg[5]),
        .O(\reg_resonator_re_V[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[4]_i_5__0 
       (.I0(p_n_101),
        .I1(reg_resonator_re_V_reg[4]),
        .O(\reg_resonator_re_V[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[8]_i_2__0 
       (.I0(p_n_94),
        .I1(reg_resonator_re_V_reg[11]),
        .O(\reg_resonator_re_V[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[8]_i_3__0 
       (.I0(p_n_95),
        .I1(reg_resonator_re_V_reg[10]),
        .O(\reg_resonator_re_V[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[8]_i_4__0 
       (.I0(p_n_96),
        .I1(reg_resonator_re_V_reg[9]),
        .O(\reg_resonator_re_V[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[8]_i_5__0 
       (.I0(p_n_97),
        .I1(reg_resonator_re_V_reg[8]),
        .O(\reg_resonator_re_V[8]_i_5__0_n_0 ));
  CARRY4 \reg_resonator_re_V_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\reg_resonator_re_V_reg[0]_i_1_n_0 ,\reg_resonator_re_V_reg[0]_i_1_n_1 ,\reg_resonator_re_V_reg[0]_i_1_n_2 ,\reg_resonator_re_V_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_102,p_n_103,p_n_104,p_n_105}),
        .O(p_0),
        .S({\reg_resonator_re_V[0]_i_2_n_0 ,\reg_resonator_re_V[0]_i_3__0_n_0 ,\reg_resonator_re_V[0]_i_4__0_n_0 ,\reg_resonator_re_V[0]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[12]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[8]_i_1__0_n_0 ),
        .CO({\reg_resonator_re_V_reg[12]_i_1__0_n_0 ,\reg_resonator_re_V_reg[12]_i_1__0_n_1 ,\reg_resonator_re_V_reg[12]_i_1__0_n_2 ,\reg_resonator_re_V_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_90,p_n_91,p_n_92,p_n_93}),
        .O(p_3),
        .S({\reg_resonator_re_V[12]_i_2__0_n_0 ,\reg_resonator_re_V[12]_i_3__0_n_0 ,\reg_resonator_re_V[12]_i_4__0_n_0 ,\reg_resonator_re_V[12]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[16]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[12]_i_1__0_n_0 ),
        .CO({\reg_resonator_re_V_reg[16]_i_1__0_n_0 ,\reg_resonator_re_V_reg[16]_i_1__0_n_1 ,\reg_resonator_re_V_reg[16]_i_1__0_n_2 ,\reg_resonator_re_V_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_86,p_n_87,p_n_88,p_n_89}),
        .O(p_4),
        .S({\reg_resonator_re_V[16]_i_2__0_n_0 ,\reg_resonator_re_V[16]_i_3__0_n_0 ,\reg_resonator_re_V[16]_i_4__0_n_0 ,\reg_resonator_re_V[16]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[20]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[16]_i_1__0_n_0 ),
        .CO({\reg_resonator_re_V_reg[20]_i_1__0_n_0 ,\reg_resonator_re_V_reg[20]_i_1__0_n_1 ,\reg_resonator_re_V_reg[20]_i_1__0_n_2 ,\reg_resonator_re_V_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_82,p_n_83,p_n_84,p_n_85}),
        .O(p_5),
        .S({\reg_resonator_re_V[20]_i_2__0_n_0 ,\reg_resonator_re_V[20]_i_3__0_n_0 ,\reg_resonator_re_V[20]_i_4__0_n_0 ,\reg_resonator_re_V[20]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[24]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[20]_i_1__0_n_0 ),
        .CO({\reg_resonator_re_V_reg[24]_i_1__0_n_0 ,\reg_resonator_re_V_reg[24]_i_1__0_n_1 ,\reg_resonator_re_V_reg[24]_i_1__0_n_2 ,\reg_resonator_re_V_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_78,p_n_79,p_n_80,p_n_81}),
        .O(p_6),
        .S({\reg_resonator_re_V[24]_i_2__0_n_0 ,\reg_resonator_re_V[24]_i_3__0_n_0 ,\reg_resonator_re_V[24]_i_4__0_n_0 ,\reg_resonator_re_V[24]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[28]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[24]_i_1__0_n_0 ),
        .CO({\reg_resonator_re_V_reg[28]_i_1__0_n_0 ,\reg_resonator_re_V_reg[28]_i_1__0_n_1 ,\reg_resonator_re_V_reg[28]_i_1__0_n_2 ,\reg_resonator_re_V_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_75,p_n_75,p_n_76,p_n_77}),
        .O(p_7),
        .S({\reg_resonator_re_V[28]_i_2__0_n_0 ,\reg_resonator_re_V[28]_i_3__0_n_0 ,\reg_resonator_re_V[28]_i_4__0_n_0 ,\reg_resonator_re_V[28]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[32]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[28]_i_1__0_n_0 ),
        .CO({\reg_resonator_re_V_reg[32]_i_1__0_n_0 ,\reg_resonator_re_V_reg[32]_i_1__0_n_1 ,\reg_resonator_re_V_reg[32]_i_1__0_n_2 ,\reg_resonator_re_V_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_75,p_n_75,p_n_75,p_n_75}),
        .O(p_8),
        .S({\reg_resonator_re_V[32]_i_2__0_n_0 ,\reg_resonator_re_V[32]_i_3__0_n_0 ,\reg_resonator_re_V[32]_i_4__0_n_0 ,\reg_resonator_re_V[32]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[36]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[32]_i_1__0_n_0 ),
        .CO({\reg_resonator_re_V_reg[36]_i_1__0_n_0 ,\reg_resonator_re_V_reg[36]_i_1__0_n_1 ,\reg_resonator_re_V_reg[36]_i_1__0_n_2 ,\reg_resonator_re_V_reg[36]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_75,p_n_75,p_n_75,p_n_75}),
        .O(p_9),
        .S({\reg_resonator_re_V[36]_i_2__0_n_0 ,\reg_resonator_re_V[36]_i_3__0_n_0 ,\reg_resonator_re_V[36]_i_4__0_n_0 ,\reg_resonator_re_V[36]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[40]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[36]_i_1__0_n_0 ),
        .CO({\reg_resonator_re_V_reg[40]_i_1__0_n_0 ,\reg_resonator_re_V_reg[40]_i_1__0_n_1 ,\reg_resonator_re_V_reg[40]_i_1__0_n_2 ,\reg_resonator_re_V_reg[40]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_75,p_n_75,p_n_75,p_n_75}),
        .O(p_10),
        .S({\reg_resonator_re_V[40]_i_2__0_n_0 ,\reg_resonator_re_V[40]_i_3__0_n_0 ,\reg_resonator_re_V[40]_i_4__0_n_0 ,\reg_resonator_re_V[40]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[44]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[40]_i_1__0_n_0 ),
        .CO(\NLW_reg_resonator_re_V_reg[44]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_resonator_re_V_reg[44]_i_1__0_O_UNCONNECTED [3:1],p_11}),
        .S({1'b0,1'b0,1'b0,\reg_resonator_re_V[44]_i_2__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[4]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[0]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[4]_i_1__0_n_0 ,\reg_resonator_re_V_reg[4]_i_1__0_n_1 ,\reg_resonator_re_V_reg[4]_i_1__0_n_2 ,\reg_resonator_re_V_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_98,p_n_99,p_n_100,p_n_101}),
        .O(p_1),
        .S({\reg_resonator_re_V[4]_i_2__0_n_0 ,\reg_resonator_re_V[4]_i_3__0_n_0 ,\reg_resonator_re_V[4]_i_4__0_n_0 ,\reg_resonator_re_V[4]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[8]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[4]_i_1__0_n_0 ),
        .CO({\reg_resonator_re_V_reg[8]_i_1__0_n_0 ,\reg_resonator_re_V_reg[8]_i_1__0_n_1 ,\reg_resonator_re_V_reg[8]_i_1__0_n_2 ,\reg_resonator_re_V_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_94,p_n_95,p_n_96,p_n_97}),
        .O(p_2),
        .S({\reg_resonator_re_V[8]_i_2__0_n_0 ,\reg_resonator_re_V[8]_i_3__0_n_0 ,\reg_resonator_re_V[8]_i_4__0_n_0 ,\reg_resonator_re_V[8]_i_5__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "msdft_mac_mulsub_16s_15s_31s_31_1_0_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_mac_mulsub_16s_15s_31s_31_1_0_DSP48_1_15
   (\reg_resonator_re_V_reg[44] ,
    O,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    S,
    \reg_resonator_re_V_reg[7] ,
    \reg_resonator_re_V_reg[11] ,
    \reg_resonator_re_V_reg[15] ,
    \reg_resonator_re_V_reg[19] ,
    \reg_resonator_re_V_reg[23] ,
    \reg_resonator_re_V_reg[27] ,
    \reg_resonator_re_V_reg[31] ,
    \reg_resonator_re_V_reg[35] ,
    \reg_resonator_re_V_reg[39] ,
    \reg_resonator_re_V_reg[43] ,
    res_input_im_V_reg_4440,
    clk,
    B,
    A,
    PCOUT,
    reg_resonator_re_V_reg);
  output [0:0]\reg_resonator_re_V_reg[44] ;
  output [3:0]O;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [0:0]p_10;
  output [3:0]S;
  output [3:0]\reg_resonator_re_V_reg[7] ;
  output [3:0]\reg_resonator_re_V_reg[11] ;
  output [3:0]\reg_resonator_re_V_reg[15] ;
  output [3:0]\reg_resonator_re_V_reg[19] ;
  output [3:0]\reg_resonator_re_V_reg[23] ;
  output [3:0]\reg_resonator_re_V_reg[27] ;
  output [3:0]\reg_resonator_re_V_reg[31] ;
  output [3:0]\reg_resonator_re_V_reg[35] ;
  output [3:0]\reg_resonator_re_V_reg[39] ;
  output [3:0]\reg_resonator_re_V_reg[43] ;
  input res_input_im_V_reg_4440;
  input clk;
  input [14:0]B;
  input [15:0]A;
  input [47:0]PCOUT;
  input [44:0]reg_resonator_re_V_reg;

  wire [15:0]A;
  wire [14:0]B;
  wire [3:0]O;
  wire [47:0]PCOUT;
  wire [3:0]S;
  wire clk;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [0:0]p_10;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire \reg_resonator_re_V[0]_i_3_n_0 ;
  wire \reg_resonator_re_V[0]_i_4_n_0 ;
  wire \reg_resonator_re_V[0]_i_5_n_0 ;
  wire \reg_resonator_re_V[0]_i_6_n_0 ;
  wire \reg_resonator_re_V[12]_i_2_n_0 ;
  wire \reg_resonator_re_V[12]_i_3_n_0 ;
  wire \reg_resonator_re_V[12]_i_4_n_0 ;
  wire \reg_resonator_re_V[12]_i_5_n_0 ;
  wire \reg_resonator_re_V[16]_i_2_n_0 ;
  wire \reg_resonator_re_V[16]_i_3_n_0 ;
  wire \reg_resonator_re_V[16]_i_4_n_0 ;
  wire \reg_resonator_re_V[16]_i_5_n_0 ;
  wire \reg_resonator_re_V[20]_i_2_n_0 ;
  wire \reg_resonator_re_V[20]_i_3_n_0 ;
  wire \reg_resonator_re_V[20]_i_4_n_0 ;
  wire \reg_resonator_re_V[20]_i_5_n_0 ;
  wire \reg_resonator_re_V[24]_i_2_n_0 ;
  wire \reg_resonator_re_V[24]_i_3_n_0 ;
  wire \reg_resonator_re_V[24]_i_4_n_0 ;
  wire \reg_resonator_re_V[24]_i_5_n_0 ;
  wire \reg_resonator_re_V[28]_i_2_n_0 ;
  wire \reg_resonator_re_V[28]_i_3_n_0 ;
  wire \reg_resonator_re_V[28]_i_4_n_0 ;
  wire \reg_resonator_re_V[28]_i_5_n_0 ;
  wire \reg_resonator_re_V[32]_i_2_n_0 ;
  wire \reg_resonator_re_V[32]_i_3_n_0 ;
  wire \reg_resonator_re_V[32]_i_4_n_0 ;
  wire \reg_resonator_re_V[32]_i_5_n_0 ;
  wire \reg_resonator_re_V[36]_i_2_n_0 ;
  wire \reg_resonator_re_V[36]_i_3_n_0 ;
  wire \reg_resonator_re_V[36]_i_4_n_0 ;
  wire \reg_resonator_re_V[36]_i_5_n_0 ;
  wire \reg_resonator_re_V[40]_i_2_n_0 ;
  wire \reg_resonator_re_V[40]_i_3_n_0 ;
  wire \reg_resonator_re_V[40]_i_4_n_0 ;
  wire \reg_resonator_re_V[40]_i_5_n_0 ;
  wire \reg_resonator_re_V[44]_i_2_n_0 ;
  wire \reg_resonator_re_V[4]_i_2_n_0 ;
  wire \reg_resonator_re_V[4]_i_3_n_0 ;
  wire \reg_resonator_re_V[4]_i_4_n_0 ;
  wire \reg_resonator_re_V[4]_i_5_n_0 ;
  wire \reg_resonator_re_V[8]_i_2_n_0 ;
  wire \reg_resonator_re_V[8]_i_3_n_0 ;
  wire \reg_resonator_re_V[8]_i_4_n_0 ;
  wire \reg_resonator_re_V[8]_i_5_n_0 ;
  wire [44:0]reg_resonator_re_V_reg;
  wire \reg_resonator_re_V_reg[0]_i_2_n_0 ;
  wire \reg_resonator_re_V_reg[0]_i_2_n_1 ;
  wire \reg_resonator_re_V_reg[0]_i_2_n_2 ;
  wire \reg_resonator_re_V_reg[0]_i_2_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[11] ;
  wire \reg_resonator_re_V_reg[12]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[12]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[12]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[12]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[15] ;
  wire \reg_resonator_re_V_reg[16]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[16]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[16]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[16]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[19] ;
  wire \reg_resonator_re_V_reg[20]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[20]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[20]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[20]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[23] ;
  wire \reg_resonator_re_V_reg[24]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[24]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[24]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[24]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[27] ;
  wire \reg_resonator_re_V_reg[28]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[28]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[28]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[28]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[31] ;
  wire \reg_resonator_re_V_reg[32]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[32]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[32]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[32]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[35] ;
  wire \reg_resonator_re_V_reg[36]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[36]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[36]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[36]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[39] ;
  wire \reg_resonator_re_V_reg[40]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[40]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[40]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[40]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[43] ;
  wire [0:0]\reg_resonator_re_V_reg[44] ;
  wire \reg_resonator_re_V_reg[4]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[4]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[4]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[4]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[7] ;
  wire \reg_resonator_re_V_reg[8]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[8]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[8]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[8]_i_1_n_3 ;
  wire res_input_im_V_reg_4440;
  wire [44:0]res_input_re_V_reg_439;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_reg_resonator_re_V_reg[44]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_resonator_re_V_reg[44]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_1
       (.I0(reg_resonator_re_V_reg[7]),
        .I1(res_input_re_V_reg_439[7]),
        .O(\reg_resonator_re_V_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_2
       (.I0(reg_resonator_re_V_reg[6]),
        .I1(res_input_re_V_reg_439[6]),
        .O(\reg_resonator_re_V_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_3
       (.I0(reg_resonator_re_V_reg[5]),
        .I1(res_input_re_V_reg_439[5]),
        .O(\reg_resonator_re_V_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_4
       (.I0(reg_resonator_re_V_reg[4]),
        .I1(res_input_re_V_reg_439[4]),
        .O(\reg_resonator_re_V_reg[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__10_i_1
       (.I0(reg_resonator_re_V_reg[44]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[44] ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_1
       (.I0(reg_resonator_re_V_reg[11]),
        .I1(res_input_re_V_reg_439[11]),
        .O(\reg_resonator_re_V_reg[11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_2
       (.I0(reg_resonator_re_V_reg[10]),
        .I1(res_input_re_V_reg_439[10]),
        .O(\reg_resonator_re_V_reg[11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_3
       (.I0(reg_resonator_re_V_reg[9]),
        .I1(res_input_re_V_reg_439[9]),
        .O(\reg_resonator_re_V_reg[11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_4
       (.I0(reg_resonator_re_V_reg[8]),
        .I1(res_input_re_V_reg_439[8]),
        .O(\reg_resonator_re_V_reg[11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_1
       (.I0(reg_resonator_re_V_reg[15]),
        .I1(res_input_re_V_reg_439[15]),
        .O(\reg_resonator_re_V_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_2
       (.I0(reg_resonator_re_V_reg[14]),
        .I1(res_input_re_V_reg_439[14]),
        .O(\reg_resonator_re_V_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_3
       (.I0(reg_resonator_re_V_reg[13]),
        .I1(res_input_re_V_reg_439[13]),
        .O(\reg_resonator_re_V_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_4
       (.I0(reg_resonator_re_V_reg[12]),
        .I1(res_input_re_V_reg_439[12]),
        .O(\reg_resonator_re_V_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_1
       (.I0(reg_resonator_re_V_reg[19]),
        .I1(res_input_re_V_reg_439[19]),
        .O(\reg_resonator_re_V_reg[19] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_2
       (.I0(reg_resonator_re_V_reg[18]),
        .I1(res_input_re_V_reg_439[18]),
        .O(\reg_resonator_re_V_reg[19] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_3
       (.I0(reg_resonator_re_V_reg[17]),
        .I1(res_input_re_V_reg_439[17]),
        .O(\reg_resonator_re_V_reg[19] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_4
       (.I0(reg_resonator_re_V_reg[16]),
        .I1(res_input_re_V_reg_439[16]),
        .O(\reg_resonator_re_V_reg[19] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_1
       (.I0(reg_resonator_re_V_reg[23]),
        .I1(res_input_re_V_reg_439[23]),
        .O(\reg_resonator_re_V_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_2
       (.I0(reg_resonator_re_V_reg[22]),
        .I1(res_input_re_V_reg_439[22]),
        .O(\reg_resonator_re_V_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_3
       (.I0(reg_resonator_re_V_reg[21]),
        .I1(res_input_re_V_reg_439[21]),
        .O(\reg_resonator_re_V_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_4
       (.I0(reg_resonator_re_V_reg[20]),
        .I1(res_input_re_V_reg_439[20]),
        .O(\reg_resonator_re_V_reg[23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_1
       (.I0(reg_resonator_re_V_reg[27]),
        .I1(res_input_re_V_reg_439[27]),
        .O(\reg_resonator_re_V_reg[27] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_2
       (.I0(reg_resonator_re_V_reg[26]),
        .I1(res_input_re_V_reg_439[26]),
        .O(\reg_resonator_re_V_reg[27] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_3
       (.I0(reg_resonator_re_V_reg[25]),
        .I1(res_input_re_V_reg_439[25]),
        .O(\reg_resonator_re_V_reg[27] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_4
       (.I0(reg_resonator_re_V_reg[24]),
        .I1(res_input_re_V_reg_439[24]),
        .O(\reg_resonator_re_V_reg[27] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_1
       (.I0(reg_resonator_re_V_reg[31]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[31] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_2
       (.I0(reg_resonator_re_V_reg[30]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[31] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_3
       (.I0(reg_resonator_re_V_reg[29]),
        .I1(res_input_re_V_reg_439[29]),
        .O(\reg_resonator_re_V_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_4
       (.I0(reg_resonator_re_V_reg[28]),
        .I1(res_input_re_V_reg_439[28]),
        .O(\reg_resonator_re_V_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_1
       (.I0(reg_resonator_re_V_reg[35]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[35] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_2
       (.I0(reg_resonator_re_V_reg[34]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[35] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_3
       (.I0(reg_resonator_re_V_reg[33]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[35] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_4
       (.I0(reg_resonator_re_V_reg[32]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[35] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_1
       (.I0(reg_resonator_re_V_reg[39]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[39] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_2
       (.I0(reg_resonator_re_V_reg[38]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[39] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_3
       (.I0(reg_resonator_re_V_reg[37]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[39] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_4
       (.I0(reg_resonator_re_V_reg[36]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[39] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_1
       (.I0(reg_resonator_re_V_reg[43]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[43] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_2
       (.I0(reg_resonator_re_V_reg[42]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[43] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_3
       (.I0(reg_resonator_re_V_reg[41]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[43] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_4
       (.I0(reg_resonator_re_V_reg[40]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[43] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_1
       (.I0(reg_resonator_re_V_reg[3]),
        .I1(res_input_re_V_reg_439[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_2
       (.I0(reg_resonator_re_V_reg[2]),
        .I1(res_input_re_V_reg_439[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_3
       (.I0(reg_resonator_re_V_reg[1]),
        .I1(res_input_re_V_reg_439[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_4
       (.I0(reg_resonator_re_V_reg[0]),
        .I1(res_input_re_V_reg_439[0]),
        .O(S[0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(res_input_im_V_reg_4440),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:31],res_input_re_V_reg_439[44],res_input_re_V_reg_439[29:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[0]_i_3 
       (.I0(res_input_re_V_reg_439[3]),
        .I1(reg_resonator_re_V_reg[3]),
        .O(\reg_resonator_re_V[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[0]_i_4 
       (.I0(res_input_re_V_reg_439[2]),
        .I1(reg_resonator_re_V_reg[2]),
        .O(\reg_resonator_re_V[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[0]_i_5 
       (.I0(res_input_re_V_reg_439[1]),
        .I1(reg_resonator_re_V_reg[1]),
        .O(\reg_resonator_re_V[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[0]_i_6 
       (.I0(res_input_re_V_reg_439[0]),
        .I1(reg_resonator_re_V_reg[0]),
        .O(\reg_resonator_re_V[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[12]_i_2 
       (.I0(res_input_re_V_reg_439[15]),
        .I1(reg_resonator_re_V_reg[15]),
        .O(\reg_resonator_re_V[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[12]_i_3 
       (.I0(res_input_re_V_reg_439[14]),
        .I1(reg_resonator_re_V_reg[14]),
        .O(\reg_resonator_re_V[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[12]_i_4 
       (.I0(res_input_re_V_reg_439[13]),
        .I1(reg_resonator_re_V_reg[13]),
        .O(\reg_resonator_re_V[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[12]_i_5 
       (.I0(res_input_re_V_reg_439[12]),
        .I1(reg_resonator_re_V_reg[12]),
        .O(\reg_resonator_re_V[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[16]_i_2 
       (.I0(res_input_re_V_reg_439[19]),
        .I1(reg_resonator_re_V_reg[19]),
        .O(\reg_resonator_re_V[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[16]_i_3 
       (.I0(res_input_re_V_reg_439[18]),
        .I1(reg_resonator_re_V_reg[18]),
        .O(\reg_resonator_re_V[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[16]_i_4 
       (.I0(res_input_re_V_reg_439[17]),
        .I1(reg_resonator_re_V_reg[17]),
        .O(\reg_resonator_re_V[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[16]_i_5 
       (.I0(res_input_re_V_reg_439[16]),
        .I1(reg_resonator_re_V_reg[16]),
        .O(\reg_resonator_re_V[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[20]_i_2 
       (.I0(res_input_re_V_reg_439[23]),
        .I1(reg_resonator_re_V_reg[23]),
        .O(\reg_resonator_re_V[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[20]_i_3 
       (.I0(res_input_re_V_reg_439[22]),
        .I1(reg_resonator_re_V_reg[22]),
        .O(\reg_resonator_re_V[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[20]_i_4 
       (.I0(res_input_re_V_reg_439[21]),
        .I1(reg_resonator_re_V_reg[21]),
        .O(\reg_resonator_re_V[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[20]_i_5 
       (.I0(res_input_re_V_reg_439[20]),
        .I1(reg_resonator_re_V_reg[20]),
        .O(\reg_resonator_re_V[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[24]_i_2 
       (.I0(res_input_re_V_reg_439[27]),
        .I1(reg_resonator_re_V_reg[27]),
        .O(\reg_resonator_re_V[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[24]_i_3 
       (.I0(res_input_re_V_reg_439[26]),
        .I1(reg_resonator_re_V_reg[26]),
        .O(\reg_resonator_re_V[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[24]_i_4 
       (.I0(res_input_re_V_reg_439[25]),
        .I1(reg_resonator_re_V_reg[25]),
        .O(\reg_resonator_re_V[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[24]_i_5 
       (.I0(res_input_re_V_reg_439[24]),
        .I1(reg_resonator_re_V_reg[24]),
        .O(\reg_resonator_re_V[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[28]_i_2 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[31]),
        .O(\reg_resonator_re_V[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[28]_i_3 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[30]),
        .O(\reg_resonator_re_V[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[28]_i_4 
       (.I0(res_input_re_V_reg_439[29]),
        .I1(reg_resonator_re_V_reg[29]),
        .O(\reg_resonator_re_V[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[28]_i_5 
       (.I0(res_input_re_V_reg_439[28]),
        .I1(reg_resonator_re_V_reg[28]),
        .O(\reg_resonator_re_V[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[32]_i_2 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[35]),
        .O(\reg_resonator_re_V[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[32]_i_3 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[34]),
        .O(\reg_resonator_re_V[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[32]_i_4 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[33]),
        .O(\reg_resonator_re_V[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[32]_i_5 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[32]),
        .O(\reg_resonator_re_V[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[36]_i_2 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[39]),
        .O(\reg_resonator_re_V[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[36]_i_3 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[38]),
        .O(\reg_resonator_re_V[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[36]_i_4 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[37]),
        .O(\reg_resonator_re_V[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[36]_i_5 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[36]),
        .O(\reg_resonator_re_V[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[40]_i_2 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[43]),
        .O(\reg_resonator_re_V[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[40]_i_3 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[42]),
        .O(\reg_resonator_re_V[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[40]_i_4 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[41]),
        .O(\reg_resonator_re_V[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[40]_i_5 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[40]),
        .O(\reg_resonator_re_V[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[44]_i_2 
       (.I0(reg_resonator_re_V_reg[44]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[4]_i_2 
       (.I0(res_input_re_V_reg_439[7]),
        .I1(reg_resonator_re_V_reg[7]),
        .O(\reg_resonator_re_V[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[4]_i_3 
       (.I0(res_input_re_V_reg_439[6]),
        .I1(reg_resonator_re_V_reg[6]),
        .O(\reg_resonator_re_V[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[4]_i_4 
       (.I0(res_input_re_V_reg_439[5]),
        .I1(reg_resonator_re_V_reg[5]),
        .O(\reg_resonator_re_V[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[4]_i_5 
       (.I0(res_input_re_V_reg_439[4]),
        .I1(reg_resonator_re_V_reg[4]),
        .O(\reg_resonator_re_V[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[8]_i_2 
       (.I0(res_input_re_V_reg_439[11]),
        .I1(reg_resonator_re_V_reg[11]),
        .O(\reg_resonator_re_V[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[8]_i_3 
       (.I0(res_input_re_V_reg_439[10]),
        .I1(reg_resonator_re_V_reg[10]),
        .O(\reg_resonator_re_V[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[8]_i_4 
       (.I0(res_input_re_V_reg_439[9]),
        .I1(reg_resonator_re_V_reg[9]),
        .O(\reg_resonator_re_V[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[8]_i_5 
       (.I0(res_input_re_V_reg_439[8]),
        .I1(reg_resonator_re_V_reg[8]),
        .O(\reg_resonator_re_V[8]_i_5_n_0 ));
  CARRY4 \reg_resonator_re_V_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\reg_resonator_re_V_reg[0]_i_2_n_0 ,\reg_resonator_re_V_reg[0]_i_2_n_1 ,\reg_resonator_re_V_reg[0]_i_2_n_2 ,\reg_resonator_re_V_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_re_V_reg_439[3:0]),
        .O(O),
        .S({\reg_resonator_re_V[0]_i_3_n_0 ,\reg_resonator_re_V[0]_i_4_n_0 ,\reg_resonator_re_V[0]_i_5_n_0 ,\reg_resonator_re_V[0]_i_6_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[12]_i_1 
       (.CI(\reg_resonator_re_V_reg[8]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[12]_i_1_n_0 ,\reg_resonator_re_V_reg[12]_i_1_n_1 ,\reg_resonator_re_V_reg[12]_i_1_n_2 ,\reg_resonator_re_V_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_re_V_reg_439[15:12]),
        .O(p_2),
        .S({\reg_resonator_re_V[12]_i_2_n_0 ,\reg_resonator_re_V[12]_i_3_n_0 ,\reg_resonator_re_V[12]_i_4_n_0 ,\reg_resonator_re_V[12]_i_5_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[16]_i_1 
       (.CI(\reg_resonator_re_V_reg[12]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[16]_i_1_n_0 ,\reg_resonator_re_V_reg[16]_i_1_n_1 ,\reg_resonator_re_V_reg[16]_i_1_n_2 ,\reg_resonator_re_V_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_re_V_reg_439[19:16]),
        .O(p_3),
        .S({\reg_resonator_re_V[16]_i_2_n_0 ,\reg_resonator_re_V[16]_i_3_n_0 ,\reg_resonator_re_V[16]_i_4_n_0 ,\reg_resonator_re_V[16]_i_5_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[20]_i_1 
       (.CI(\reg_resonator_re_V_reg[16]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[20]_i_1_n_0 ,\reg_resonator_re_V_reg[20]_i_1_n_1 ,\reg_resonator_re_V_reg[20]_i_1_n_2 ,\reg_resonator_re_V_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_re_V_reg_439[23:20]),
        .O(p_4),
        .S({\reg_resonator_re_V[20]_i_2_n_0 ,\reg_resonator_re_V[20]_i_3_n_0 ,\reg_resonator_re_V[20]_i_4_n_0 ,\reg_resonator_re_V[20]_i_5_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[24]_i_1 
       (.CI(\reg_resonator_re_V_reg[20]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[24]_i_1_n_0 ,\reg_resonator_re_V_reg[24]_i_1_n_1 ,\reg_resonator_re_V_reg[24]_i_1_n_2 ,\reg_resonator_re_V_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_re_V_reg_439[27:24]),
        .O(p_5),
        .S({\reg_resonator_re_V[24]_i_2_n_0 ,\reg_resonator_re_V[24]_i_3_n_0 ,\reg_resonator_re_V[24]_i_4_n_0 ,\reg_resonator_re_V[24]_i_5_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[28]_i_1 
       (.CI(\reg_resonator_re_V_reg[24]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[28]_i_1_n_0 ,\reg_resonator_re_V_reg[28]_i_1_n_1 ,\reg_resonator_re_V_reg[28]_i_1_n_2 ,\reg_resonator_re_V_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_re_V_reg_439[44],res_input_re_V_reg_439[44],res_input_re_V_reg_439[29:28]}),
        .O(p_6),
        .S({\reg_resonator_re_V[28]_i_2_n_0 ,\reg_resonator_re_V[28]_i_3_n_0 ,\reg_resonator_re_V[28]_i_4_n_0 ,\reg_resonator_re_V[28]_i_5_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[32]_i_1 
       (.CI(\reg_resonator_re_V_reg[28]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[32]_i_1_n_0 ,\reg_resonator_re_V_reg[32]_i_1_n_1 ,\reg_resonator_re_V_reg[32]_i_1_n_2 ,\reg_resonator_re_V_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_re_V_reg_439[44],res_input_re_V_reg_439[44],res_input_re_V_reg_439[44],res_input_re_V_reg_439[44]}),
        .O(p_7),
        .S({\reg_resonator_re_V[32]_i_2_n_0 ,\reg_resonator_re_V[32]_i_3_n_0 ,\reg_resonator_re_V[32]_i_4_n_0 ,\reg_resonator_re_V[32]_i_5_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[36]_i_1 
       (.CI(\reg_resonator_re_V_reg[32]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[36]_i_1_n_0 ,\reg_resonator_re_V_reg[36]_i_1_n_1 ,\reg_resonator_re_V_reg[36]_i_1_n_2 ,\reg_resonator_re_V_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_re_V_reg_439[44],res_input_re_V_reg_439[44],res_input_re_V_reg_439[44],res_input_re_V_reg_439[44]}),
        .O(p_8),
        .S({\reg_resonator_re_V[36]_i_2_n_0 ,\reg_resonator_re_V[36]_i_3_n_0 ,\reg_resonator_re_V[36]_i_4_n_0 ,\reg_resonator_re_V[36]_i_5_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[40]_i_1 
       (.CI(\reg_resonator_re_V_reg[36]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[40]_i_1_n_0 ,\reg_resonator_re_V_reg[40]_i_1_n_1 ,\reg_resonator_re_V_reg[40]_i_1_n_2 ,\reg_resonator_re_V_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_re_V_reg_439[44],res_input_re_V_reg_439[44],res_input_re_V_reg_439[44],res_input_re_V_reg_439[44]}),
        .O(p_9),
        .S({\reg_resonator_re_V[40]_i_2_n_0 ,\reg_resonator_re_V[40]_i_3_n_0 ,\reg_resonator_re_V[40]_i_4_n_0 ,\reg_resonator_re_V[40]_i_5_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[44]_i_1 
       (.CI(\reg_resonator_re_V_reg[40]_i_1_n_0 ),
        .CO(\NLW_reg_resonator_re_V_reg[44]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_resonator_re_V_reg[44]_i_1_O_UNCONNECTED [3:1],p_10}),
        .S({1'b0,1'b0,1'b0,\reg_resonator_re_V[44]_i_2_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[4]_i_1 
       (.CI(\reg_resonator_re_V_reg[0]_i_2_n_0 ),
        .CO({\reg_resonator_re_V_reg[4]_i_1_n_0 ,\reg_resonator_re_V_reg[4]_i_1_n_1 ,\reg_resonator_re_V_reg[4]_i_1_n_2 ,\reg_resonator_re_V_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_re_V_reg_439[7:4]),
        .O(p_0),
        .S({\reg_resonator_re_V[4]_i_2_n_0 ,\reg_resonator_re_V[4]_i_3_n_0 ,\reg_resonator_re_V[4]_i_4_n_0 ,\reg_resonator_re_V[4]_i_5_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[8]_i_1 
       (.CI(\reg_resonator_re_V_reg[4]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[8]_i_1_n_0 ,\reg_resonator_re_V_reg[8]_i_1_n_1 ,\reg_resonator_re_V_reg[8]_i_1_n_2 ,\reg_resonator_re_V_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_re_V_reg_439[11:8]),
        .O(p_1),
        .S({\reg_resonator_re_V[8]_i_2_n_0 ,\reg_resonator_re_V[8]_i_3_n_0 ,\reg_resonator_re_V[8]_i_4_n_0 ,\reg_resonator_re_V[8]_i_5_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resonator
   (O29,
    O30,
    reg_resonator_re_V_reg,
    S,
    add_ln703_fu_44_p2_carry__1_0,
    \reg_array[2].has_latency.u2 ,
    \reg_array[2].has_latency.u2_0 ,
    \reg_array[6].has_latency.u2 ,
    \reg_array[10].has_latency.u2 ,
    \reg_array[14].has_latency.u2 ,
    \reg_array[18].has_latency.u2 ,
    \reg_array[22].has_latency.u2 ,
    \reg_array[26].has_latency.u2 ,
    \reg_array[30].has_latency.u2 ,
    \reg_array[31].has_latency.u2 ,
    reg_resonator_im_V_reg,
    add_ln703_1_fu_50_p2_carry__0_0,
    add_ln703_1_fu_50_p2_carry__1_0,
    \reg_array[2].has_latency.u2_1 ,
    \reg_array[2].has_latency.u2_2 ,
    \reg_array[6].has_latency.u2_0 ,
    \reg_array[10].has_latency.u2_0 ,
    \reg_array[14].has_latency.u2_0 ,
    \reg_array[18].has_latency.u2_0 ,
    \reg_array[22].has_latency.u2_0 ,
    \reg_array[26].has_latency.u2_0 ,
    \reg_array[30].has_latency.u2_0 ,
    \reg_array[31].has_latency.u2_0 );
  output [31:0]O29;
  output [31:0]O30;
  input [43:0]reg_resonator_re_V_reg;
  input [3:0]S;
  input [3:0]add_ln703_fu_44_p2_carry__1_0;
  input [3:0]\reg_array[2].has_latency.u2 ;
  input [3:0]\reg_array[2].has_latency.u2_0 ;
  input [3:0]\reg_array[6].has_latency.u2 ;
  input [3:0]\reg_array[10].has_latency.u2 ;
  input [3:0]\reg_array[14].has_latency.u2 ;
  input [3:0]\reg_array[18].has_latency.u2 ;
  input [3:0]\reg_array[22].has_latency.u2 ;
  input [3:0]\reg_array[26].has_latency.u2 ;
  input [3:0]\reg_array[30].has_latency.u2 ;
  input [0:0]\reg_array[31].has_latency.u2 ;
  input [43:0]reg_resonator_im_V_reg;
  input [3:0]add_ln703_1_fu_50_p2_carry__0_0;
  input [3:0]add_ln703_1_fu_50_p2_carry__1_0;
  input [3:0]\reg_array[2].has_latency.u2_1 ;
  input [3:0]\reg_array[2].has_latency.u2_2 ;
  input [3:0]\reg_array[6].has_latency.u2_0 ;
  input [3:0]\reg_array[10].has_latency.u2_0 ;
  input [3:0]\reg_array[14].has_latency.u2_0 ;
  input [3:0]\reg_array[18].has_latency.u2_0 ;
  input [3:0]\reg_array[22].has_latency.u2_0 ;
  input [3:0]\reg_array[26].has_latency.u2_0 ;
  input [3:0]\reg_array[30].has_latency.u2_0 ;
  input [0:0]\reg_array[31].has_latency.u2_0 ;

  wire [31:0]O29;
  wire [31:0]O30;
  wire [3:0]S;
  wire [3:0]add_ln703_1_fu_50_p2_carry__0_0;
  wire add_ln703_1_fu_50_p2_carry__0_n_0;
  wire add_ln703_1_fu_50_p2_carry__0_n_1;
  wire add_ln703_1_fu_50_p2_carry__0_n_2;
  wire add_ln703_1_fu_50_p2_carry__0_n_3;
  wire [3:0]add_ln703_1_fu_50_p2_carry__1_0;
  wire add_ln703_1_fu_50_p2_carry__1_n_0;
  wire add_ln703_1_fu_50_p2_carry__1_n_1;
  wire add_ln703_1_fu_50_p2_carry__1_n_2;
  wire add_ln703_1_fu_50_p2_carry__1_n_3;
  wire add_ln703_1_fu_50_p2_carry__2_n_0;
  wire add_ln703_1_fu_50_p2_carry__2_n_1;
  wire add_ln703_1_fu_50_p2_carry__2_n_2;
  wire add_ln703_1_fu_50_p2_carry__2_n_3;
  wire add_ln703_1_fu_50_p2_carry__3_n_0;
  wire add_ln703_1_fu_50_p2_carry__3_n_1;
  wire add_ln703_1_fu_50_p2_carry__3_n_2;
  wire add_ln703_1_fu_50_p2_carry__3_n_3;
  wire add_ln703_1_fu_50_p2_carry__4_n_0;
  wire add_ln703_1_fu_50_p2_carry__4_n_1;
  wire add_ln703_1_fu_50_p2_carry__4_n_2;
  wire add_ln703_1_fu_50_p2_carry__4_n_3;
  wire add_ln703_1_fu_50_p2_carry__5_n_0;
  wire add_ln703_1_fu_50_p2_carry__5_n_1;
  wire add_ln703_1_fu_50_p2_carry__5_n_2;
  wire add_ln703_1_fu_50_p2_carry__5_n_3;
  wire add_ln703_1_fu_50_p2_carry__6_n_0;
  wire add_ln703_1_fu_50_p2_carry__6_n_1;
  wire add_ln703_1_fu_50_p2_carry__6_n_2;
  wire add_ln703_1_fu_50_p2_carry__6_n_3;
  wire add_ln703_1_fu_50_p2_carry__7_n_0;
  wire add_ln703_1_fu_50_p2_carry__7_n_1;
  wire add_ln703_1_fu_50_p2_carry__7_n_2;
  wire add_ln703_1_fu_50_p2_carry__7_n_3;
  wire add_ln703_1_fu_50_p2_carry__8_n_0;
  wire add_ln703_1_fu_50_p2_carry__8_n_1;
  wire add_ln703_1_fu_50_p2_carry__8_n_2;
  wire add_ln703_1_fu_50_p2_carry__8_n_3;
  wire add_ln703_1_fu_50_p2_carry__9_n_0;
  wire add_ln703_1_fu_50_p2_carry__9_n_1;
  wire add_ln703_1_fu_50_p2_carry__9_n_2;
  wire add_ln703_1_fu_50_p2_carry__9_n_3;
  wire add_ln703_1_fu_50_p2_carry_n_0;
  wire add_ln703_1_fu_50_p2_carry_n_1;
  wire add_ln703_1_fu_50_p2_carry_n_2;
  wire add_ln703_1_fu_50_p2_carry_n_3;
  wire add_ln703_fu_44_p2_carry__0_n_0;
  wire add_ln703_fu_44_p2_carry__0_n_1;
  wire add_ln703_fu_44_p2_carry__0_n_2;
  wire add_ln703_fu_44_p2_carry__0_n_3;
  wire [3:0]add_ln703_fu_44_p2_carry__1_0;
  wire add_ln703_fu_44_p2_carry__1_n_0;
  wire add_ln703_fu_44_p2_carry__1_n_1;
  wire add_ln703_fu_44_p2_carry__1_n_2;
  wire add_ln703_fu_44_p2_carry__1_n_3;
  wire add_ln703_fu_44_p2_carry__2_n_0;
  wire add_ln703_fu_44_p2_carry__2_n_1;
  wire add_ln703_fu_44_p2_carry__2_n_2;
  wire add_ln703_fu_44_p2_carry__2_n_3;
  wire add_ln703_fu_44_p2_carry__3_n_0;
  wire add_ln703_fu_44_p2_carry__3_n_1;
  wire add_ln703_fu_44_p2_carry__3_n_2;
  wire add_ln703_fu_44_p2_carry__3_n_3;
  wire add_ln703_fu_44_p2_carry__4_n_0;
  wire add_ln703_fu_44_p2_carry__4_n_1;
  wire add_ln703_fu_44_p2_carry__4_n_2;
  wire add_ln703_fu_44_p2_carry__4_n_3;
  wire add_ln703_fu_44_p2_carry__5_n_0;
  wire add_ln703_fu_44_p2_carry__5_n_1;
  wire add_ln703_fu_44_p2_carry__5_n_2;
  wire add_ln703_fu_44_p2_carry__5_n_3;
  wire add_ln703_fu_44_p2_carry__6_n_0;
  wire add_ln703_fu_44_p2_carry__6_n_1;
  wire add_ln703_fu_44_p2_carry__6_n_2;
  wire add_ln703_fu_44_p2_carry__6_n_3;
  wire add_ln703_fu_44_p2_carry__7_n_0;
  wire add_ln703_fu_44_p2_carry__7_n_1;
  wire add_ln703_fu_44_p2_carry__7_n_2;
  wire add_ln703_fu_44_p2_carry__7_n_3;
  wire add_ln703_fu_44_p2_carry__8_n_0;
  wire add_ln703_fu_44_p2_carry__8_n_1;
  wire add_ln703_fu_44_p2_carry__8_n_2;
  wire add_ln703_fu_44_p2_carry__8_n_3;
  wire add_ln703_fu_44_p2_carry__9_n_0;
  wire add_ln703_fu_44_p2_carry__9_n_1;
  wire add_ln703_fu_44_p2_carry__9_n_2;
  wire add_ln703_fu_44_p2_carry__9_n_3;
  wire add_ln703_fu_44_p2_carry_n_0;
  wire add_ln703_fu_44_p2_carry_n_1;
  wire add_ln703_fu_44_p2_carry_n_2;
  wire add_ln703_fu_44_p2_carry_n_3;
  wire [3:0]\reg_array[10].has_latency.u2 ;
  wire [3:0]\reg_array[10].has_latency.u2_0 ;
  wire [3:0]\reg_array[14].has_latency.u2 ;
  wire [3:0]\reg_array[14].has_latency.u2_0 ;
  wire [3:0]\reg_array[18].has_latency.u2 ;
  wire [3:0]\reg_array[18].has_latency.u2_0 ;
  wire [3:0]\reg_array[22].has_latency.u2 ;
  wire [3:0]\reg_array[22].has_latency.u2_0 ;
  wire [3:0]\reg_array[26].has_latency.u2 ;
  wire [3:0]\reg_array[26].has_latency.u2_0 ;
  wire [3:0]\reg_array[2].has_latency.u2 ;
  wire [3:0]\reg_array[2].has_latency.u2_0 ;
  wire [3:0]\reg_array[2].has_latency.u2_1 ;
  wire [3:0]\reg_array[2].has_latency.u2_2 ;
  wire [3:0]\reg_array[30].has_latency.u2 ;
  wire [3:0]\reg_array[30].has_latency.u2_0 ;
  wire [0:0]\reg_array[31].has_latency.u2 ;
  wire [0:0]\reg_array[31].has_latency.u2_0 ;
  wire [3:0]\reg_array[6].has_latency.u2 ;
  wire [3:0]\reg_array[6].has_latency.u2_0 ;
  wire [43:0]reg_resonator_im_V_reg;
  wire [43:0]reg_resonator_re_V_reg;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry__10_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln703_1_fu_50_p2_carry__10_O_UNCONNECTED;
  wire [0:0]NLW_add_ln703_1_fu_50_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry__10_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln703_fu_44_p2_carry__10_O_UNCONNECTED;
  wire [0:0]NLW_add_ln703_fu_44_p2_carry__2_O_UNCONNECTED;

  CARRY4 add_ln703_1_fu_50_p2_carry
       (.CI(1'b0),
        .CO({add_ln703_1_fu_50_p2_carry_n_0,add_ln703_1_fu_50_p2_carry_n_1,add_ln703_1_fu_50_p2_carry_n_2,add_ln703_1_fu_50_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[3:0]),
        .O(NLW_add_ln703_1_fu_50_p2_carry_O_UNCONNECTED[3:0]),
        .S(add_ln703_1_fu_50_p2_carry__0_0));
  CARRY4 add_ln703_1_fu_50_p2_carry__0
       (.CI(add_ln703_1_fu_50_p2_carry_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__0_n_0,add_ln703_1_fu_50_p2_carry__0_n_1,add_ln703_1_fu_50_p2_carry__0_n_2,add_ln703_1_fu_50_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[7:4]),
        .O(NLW_add_ln703_1_fu_50_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(add_ln703_1_fu_50_p2_carry__1_0));
  CARRY4 add_ln703_1_fu_50_p2_carry__1
       (.CI(add_ln703_1_fu_50_p2_carry__0_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__1_n_0,add_ln703_1_fu_50_p2_carry__1_n_1,add_ln703_1_fu_50_p2_carry__1_n_2,add_ln703_1_fu_50_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[11:8]),
        .O(NLW_add_ln703_1_fu_50_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(\reg_array[2].has_latency.u2_1 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__10
       (.CI(add_ln703_1_fu_50_p2_carry__9_n_0),
        .CO(NLW_add_ln703_1_fu_50_p2_carry__10_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln703_1_fu_50_p2_carry__10_O_UNCONNECTED[3:1],O30[31]}),
        .S({1'b0,1'b0,1'b0,\reg_array[31].has_latency.u2_0 }));
  CARRY4 add_ln703_1_fu_50_p2_carry__2
       (.CI(add_ln703_1_fu_50_p2_carry__1_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__2_n_0,add_ln703_1_fu_50_p2_carry__2_n_1,add_ln703_1_fu_50_p2_carry__2_n_2,add_ln703_1_fu_50_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[15:12]),
        .O({O30[2:0],NLW_add_ln703_1_fu_50_p2_carry__2_O_UNCONNECTED[0]}),
        .S(\reg_array[2].has_latency.u2_2 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__3
       (.CI(add_ln703_1_fu_50_p2_carry__2_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__3_n_0,add_ln703_1_fu_50_p2_carry__3_n_1,add_ln703_1_fu_50_p2_carry__3_n_2,add_ln703_1_fu_50_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[19:16]),
        .O(O30[6:3]),
        .S(\reg_array[6].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__4
       (.CI(add_ln703_1_fu_50_p2_carry__3_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__4_n_0,add_ln703_1_fu_50_p2_carry__4_n_1,add_ln703_1_fu_50_p2_carry__4_n_2,add_ln703_1_fu_50_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[23:20]),
        .O(O30[10:7]),
        .S(\reg_array[10].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__5
       (.CI(add_ln703_1_fu_50_p2_carry__4_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__5_n_0,add_ln703_1_fu_50_p2_carry__5_n_1,add_ln703_1_fu_50_p2_carry__5_n_2,add_ln703_1_fu_50_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[27:24]),
        .O(O30[14:11]),
        .S(\reg_array[14].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__6
       (.CI(add_ln703_1_fu_50_p2_carry__5_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__6_n_0,add_ln703_1_fu_50_p2_carry__6_n_1,add_ln703_1_fu_50_p2_carry__6_n_2,add_ln703_1_fu_50_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[31:28]),
        .O(O30[18:15]),
        .S(\reg_array[18].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__7
       (.CI(add_ln703_1_fu_50_p2_carry__6_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__7_n_0,add_ln703_1_fu_50_p2_carry__7_n_1,add_ln703_1_fu_50_p2_carry__7_n_2,add_ln703_1_fu_50_p2_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[35:32]),
        .O(O30[22:19]),
        .S(\reg_array[22].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__8
       (.CI(add_ln703_1_fu_50_p2_carry__7_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__8_n_0,add_ln703_1_fu_50_p2_carry__8_n_1,add_ln703_1_fu_50_p2_carry__8_n_2,add_ln703_1_fu_50_p2_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[39:36]),
        .O(O30[26:23]),
        .S(\reg_array[26].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__9
       (.CI(add_ln703_1_fu_50_p2_carry__8_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__9_n_0,add_ln703_1_fu_50_p2_carry__9_n_1,add_ln703_1_fu_50_p2_carry__9_n_2,add_ln703_1_fu_50_p2_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[43:40]),
        .O(O30[30:27]),
        .S(\reg_array[30].has_latency.u2_0 ));
  CARRY4 add_ln703_fu_44_p2_carry
       (.CI(1'b0),
        .CO({add_ln703_fu_44_p2_carry_n_0,add_ln703_fu_44_p2_carry_n_1,add_ln703_fu_44_p2_carry_n_2,add_ln703_fu_44_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[3:0]),
        .O(NLW_add_ln703_fu_44_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 add_ln703_fu_44_p2_carry__0
       (.CI(add_ln703_fu_44_p2_carry_n_0),
        .CO({add_ln703_fu_44_p2_carry__0_n_0,add_ln703_fu_44_p2_carry__0_n_1,add_ln703_fu_44_p2_carry__0_n_2,add_ln703_fu_44_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[7:4]),
        .O(NLW_add_ln703_fu_44_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(add_ln703_fu_44_p2_carry__1_0));
  CARRY4 add_ln703_fu_44_p2_carry__1
       (.CI(add_ln703_fu_44_p2_carry__0_n_0),
        .CO({add_ln703_fu_44_p2_carry__1_n_0,add_ln703_fu_44_p2_carry__1_n_1,add_ln703_fu_44_p2_carry__1_n_2,add_ln703_fu_44_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[11:8]),
        .O(NLW_add_ln703_fu_44_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(\reg_array[2].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__10
       (.CI(add_ln703_fu_44_p2_carry__9_n_0),
        .CO(NLW_add_ln703_fu_44_p2_carry__10_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln703_fu_44_p2_carry__10_O_UNCONNECTED[3:1],O29[31]}),
        .S({1'b0,1'b0,1'b0,\reg_array[31].has_latency.u2 }));
  CARRY4 add_ln703_fu_44_p2_carry__2
       (.CI(add_ln703_fu_44_p2_carry__1_n_0),
        .CO({add_ln703_fu_44_p2_carry__2_n_0,add_ln703_fu_44_p2_carry__2_n_1,add_ln703_fu_44_p2_carry__2_n_2,add_ln703_fu_44_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[15:12]),
        .O({O29[2:0],NLW_add_ln703_fu_44_p2_carry__2_O_UNCONNECTED[0]}),
        .S(\reg_array[2].has_latency.u2_0 ));
  CARRY4 add_ln703_fu_44_p2_carry__3
       (.CI(add_ln703_fu_44_p2_carry__2_n_0),
        .CO({add_ln703_fu_44_p2_carry__3_n_0,add_ln703_fu_44_p2_carry__3_n_1,add_ln703_fu_44_p2_carry__3_n_2,add_ln703_fu_44_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[19:16]),
        .O(O29[6:3]),
        .S(\reg_array[6].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__4
       (.CI(add_ln703_fu_44_p2_carry__3_n_0),
        .CO({add_ln703_fu_44_p2_carry__4_n_0,add_ln703_fu_44_p2_carry__4_n_1,add_ln703_fu_44_p2_carry__4_n_2,add_ln703_fu_44_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[23:20]),
        .O(O29[10:7]),
        .S(\reg_array[10].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__5
       (.CI(add_ln703_fu_44_p2_carry__4_n_0),
        .CO({add_ln703_fu_44_p2_carry__5_n_0,add_ln703_fu_44_p2_carry__5_n_1,add_ln703_fu_44_p2_carry__5_n_2,add_ln703_fu_44_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[27:24]),
        .O(O29[14:11]),
        .S(\reg_array[14].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__6
       (.CI(add_ln703_fu_44_p2_carry__5_n_0),
        .CO({add_ln703_fu_44_p2_carry__6_n_0,add_ln703_fu_44_p2_carry__6_n_1,add_ln703_fu_44_p2_carry__6_n_2,add_ln703_fu_44_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[31:28]),
        .O(O29[18:15]),
        .S(\reg_array[18].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__7
       (.CI(add_ln703_fu_44_p2_carry__6_n_0),
        .CO({add_ln703_fu_44_p2_carry__7_n_0,add_ln703_fu_44_p2_carry__7_n_1,add_ln703_fu_44_p2_carry__7_n_2,add_ln703_fu_44_p2_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[35:32]),
        .O(O29[22:19]),
        .S(\reg_array[22].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__8
       (.CI(add_ln703_fu_44_p2_carry__7_n_0),
        .CO({add_ln703_fu_44_p2_carry__8_n_0,add_ln703_fu_44_p2_carry__8_n_1,add_ln703_fu_44_p2_carry__8_n_2,add_ln703_fu_44_p2_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[39:36]),
        .O(O29[26:23]),
        .S(\reg_array[26].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__9
       (.CI(add_ln703_fu_44_p2_carry__8_n_0),
        .CO({add_ln703_fu_44_p2_carry__9_n_0,add_ln703_fu_44_p2_carry__9_n_1,add_ln703_fu_44_p2_carry__9_n_2,add_ln703_fu_44_p2_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[43:40]),
        .O(O29[30:27]),
        .S(\reg_array[30].has_latency.u2 ));
endmodule

(* ORIG_REF_NAME = "resonator" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resonator_8
   (O27,
    O28,
    reg_resonator_re_V_reg,
    S,
    add_ln703_fu_44_p2_carry__1_0,
    \reg_array[2].has_latency.u2 ,
    \reg_array[2].has_latency.u2_0 ,
    \reg_array[6].has_latency.u2 ,
    \reg_array[10].has_latency.u2 ,
    \reg_array[14].has_latency.u2 ,
    \reg_array[18].has_latency.u2 ,
    \reg_array[22].has_latency.u2 ,
    \reg_array[26].has_latency.u2 ,
    \reg_array[30].has_latency.u2 ,
    \reg_array[31].has_latency.u2 ,
    reg_resonator_im_V_reg,
    add_ln703_1_fu_50_p2_carry__0_0,
    add_ln703_1_fu_50_p2_carry__1_0,
    \reg_array[2].has_latency.u2_1 ,
    \reg_array[2].has_latency.u2_2 ,
    \reg_array[6].has_latency.u2_0 ,
    \reg_array[10].has_latency.u2_0 ,
    \reg_array[14].has_latency.u2_0 ,
    \reg_array[18].has_latency.u2_0 ,
    \reg_array[22].has_latency.u2_0 ,
    \reg_array[26].has_latency.u2_0 ,
    \reg_array[30].has_latency.u2_0 ,
    \reg_array[31].has_latency.u2_0 );
  output [31:0]O27;
  output [31:0]O28;
  input [43:0]reg_resonator_re_V_reg;
  input [3:0]S;
  input [3:0]add_ln703_fu_44_p2_carry__1_0;
  input [3:0]\reg_array[2].has_latency.u2 ;
  input [3:0]\reg_array[2].has_latency.u2_0 ;
  input [3:0]\reg_array[6].has_latency.u2 ;
  input [3:0]\reg_array[10].has_latency.u2 ;
  input [3:0]\reg_array[14].has_latency.u2 ;
  input [3:0]\reg_array[18].has_latency.u2 ;
  input [3:0]\reg_array[22].has_latency.u2 ;
  input [3:0]\reg_array[26].has_latency.u2 ;
  input [3:0]\reg_array[30].has_latency.u2 ;
  input [0:0]\reg_array[31].has_latency.u2 ;
  input [43:0]reg_resonator_im_V_reg;
  input [3:0]add_ln703_1_fu_50_p2_carry__0_0;
  input [3:0]add_ln703_1_fu_50_p2_carry__1_0;
  input [3:0]\reg_array[2].has_latency.u2_1 ;
  input [3:0]\reg_array[2].has_latency.u2_2 ;
  input [3:0]\reg_array[6].has_latency.u2_0 ;
  input [3:0]\reg_array[10].has_latency.u2_0 ;
  input [3:0]\reg_array[14].has_latency.u2_0 ;
  input [3:0]\reg_array[18].has_latency.u2_0 ;
  input [3:0]\reg_array[22].has_latency.u2_0 ;
  input [3:0]\reg_array[26].has_latency.u2_0 ;
  input [3:0]\reg_array[30].has_latency.u2_0 ;
  input [0:0]\reg_array[31].has_latency.u2_0 ;

  wire [31:0]O27;
  wire [31:0]O28;
  wire [3:0]S;
  wire [3:0]add_ln703_1_fu_50_p2_carry__0_0;
  wire add_ln703_1_fu_50_p2_carry__0_n_0;
  wire add_ln703_1_fu_50_p2_carry__0_n_1;
  wire add_ln703_1_fu_50_p2_carry__0_n_2;
  wire add_ln703_1_fu_50_p2_carry__0_n_3;
  wire [3:0]add_ln703_1_fu_50_p2_carry__1_0;
  wire add_ln703_1_fu_50_p2_carry__1_n_0;
  wire add_ln703_1_fu_50_p2_carry__1_n_1;
  wire add_ln703_1_fu_50_p2_carry__1_n_2;
  wire add_ln703_1_fu_50_p2_carry__1_n_3;
  wire add_ln703_1_fu_50_p2_carry__2_n_0;
  wire add_ln703_1_fu_50_p2_carry__2_n_1;
  wire add_ln703_1_fu_50_p2_carry__2_n_2;
  wire add_ln703_1_fu_50_p2_carry__2_n_3;
  wire add_ln703_1_fu_50_p2_carry__3_n_0;
  wire add_ln703_1_fu_50_p2_carry__3_n_1;
  wire add_ln703_1_fu_50_p2_carry__3_n_2;
  wire add_ln703_1_fu_50_p2_carry__3_n_3;
  wire add_ln703_1_fu_50_p2_carry__4_n_0;
  wire add_ln703_1_fu_50_p2_carry__4_n_1;
  wire add_ln703_1_fu_50_p2_carry__4_n_2;
  wire add_ln703_1_fu_50_p2_carry__4_n_3;
  wire add_ln703_1_fu_50_p2_carry__5_n_0;
  wire add_ln703_1_fu_50_p2_carry__5_n_1;
  wire add_ln703_1_fu_50_p2_carry__5_n_2;
  wire add_ln703_1_fu_50_p2_carry__5_n_3;
  wire add_ln703_1_fu_50_p2_carry__6_n_0;
  wire add_ln703_1_fu_50_p2_carry__6_n_1;
  wire add_ln703_1_fu_50_p2_carry__6_n_2;
  wire add_ln703_1_fu_50_p2_carry__6_n_3;
  wire add_ln703_1_fu_50_p2_carry__7_n_0;
  wire add_ln703_1_fu_50_p2_carry__7_n_1;
  wire add_ln703_1_fu_50_p2_carry__7_n_2;
  wire add_ln703_1_fu_50_p2_carry__7_n_3;
  wire add_ln703_1_fu_50_p2_carry__8_n_0;
  wire add_ln703_1_fu_50_p2_carry__8_n_1;
  wire add_ln703_1_fu_50_p2_carry__8_n_2;
  wire add_ln703_1_fu_50_p2_carry__8_n_3;
  wire add_ln703_1_fu_50_p2_carry__9_n_0;
  wire add_ln703_1_fu_50_p2_carry__9_n_1;
  wire add_ln703_1_fu_50_p2_carry__9_n_2;
  wire add_ln703_1_fu_50_p2_carry__9_n_3;
  wire add_ln703_1_fu_50_p2_carry_n_0;
  wire add_ln703_1_fu_50_p2_carry_n_1;
  wire add_ln703_1_fu_50_p2_carry_n_2;
  wire add_ln703_1_fu_50_p2_carry_n_3;
  wire add_ln703_fu_44_p2_carry__0_n_0;
  wire add_ln703_fu_44_p2_carry__0_n_1;
  wire add_ln703_fu_44_p2_carry__0_n_2;
  wire add_ln703_fu_44_p2_carry__0_n_3;
  wire [3:0]add_ln703_fu_44_p2_carry__1_0;
  wire add_ln703_fu_44_p2_carry__1_n_0;
  wire add_ln703_fu_44_p2_carry__1_n_1;
  wire add_ln703_fu_44_p2_carry__1_n_2;
  wire add_ln703_fu_44_p2_carry__1_n_3;
  wire add_ln703_fu_44_p2_carry__2_n_0;
  wire add_ln703_fu_44_p2_carry__2_n_1;
  wire add_ln703_fu_44_p2_carry__2_n_2;
  wire add_ln703_fu_44_p2_carry__2_n_3;
  wire add_ln703_fu_44_p2_carry__3_n_0;
  wire add_ln703_fu_44_p2_carry__3_n_1;
  wire add_ln703_fu_44_p2_carry__3_n_2;
  wire add_ln703_fu_44_p2_carry__3_n_3;
  wire add_ln703_fu_44_p2_carry__4_n_0;
  wire add_ln703_fu_44_p2_carry__4_n_1;
  wire add_ln703_fu_44_p2_carry__4_n_2;
  wire add_ln703_fu_44_p2_carry__4_n_3;
  wire add_ln703_fu_44_p2_carry__5_n_0;
  wire add_ln703_fu_44_p2_carry__5_n_1;
  wire add_ln703_fu_44_p2_carry__5_n_2;
  wire add_ln703_fu_44_p2_carry__5_n_3;
  wire add_ln703_fu_44_p2_carry__6_n_0;
  wire add_ln703_fu_44_p2_carry__6_n_1;
  wire add_ln703_fu_44_p2_carry__6_n_2;
  wire add_ln703_fu_44_p2_carry__6_n_3;
  wire add_ln703_fu_44_p2_carry__7_n_0;
  wire add_ln703_fu_44_p2_carry__7_n_1;
  wire add_ln703_fu_44_p2_carry__7_n_2;
  wire add_ln703_fu_44_p2_carry__7_n_3;
  wire add_ln703_fu_44_p2_carry__8_n_0;
  wire add_ln703_fu_44_p2_carry__8_n_1;
  wire add_ln703_fu_44_p2_carry__8_n_2;
  wire add_ln703_fu_44_p2_carry__8_n_3;
  wire add_ln703_fu_44_p2_carry__9_n_0;
  wire add_ln703_fu_44_p2_carry__9_n_1;
  wire add_ln703_fu_44_p2_carry__9_n_2;
  wire add_ln703_fu_44_p2_carry__9_n_3;
  wire add_ln703_fu_44_p2_carry_n_0;
  wire add_ln703_fu_44_p2_carry_n_1;
  wire add_ln703_fu_44_p2_carry_n_2;
  wire add_ln703_fu_44_p2_carry_n_3;
  wire [3:0]\reg_array[10].has_latency.u2 ;
  wire [3:0]\reg_array[10].has_latency.u2_0 ;
  wire [3:0]\reg_array[14].has_latency.u2 ;
  wire [3:0]\reg_array[14].has_latency.u2_0 ;
  wire [3:0]\reg_array[18].has_latency.u2 ;
  wire [3:0]\reg_array[18].has_latency.u2_0 ;
  wire [3:0]\reg_array[22].has_latency.u2 ;
  wire [3:0]\reg_array[22].has_latency.u2_0 ;
  wire [3:0]\reg_array[26].has_latency.u2 ;
  wire [3:0]\reg_array[26].has_latency.u2_0 ;
  wire [3:0]\reg_array[2].has_latency.u2 ;
  wire [3:0]\reg_array[2].has_latency.u2_0 ;
  wire [3:0]\reg_array[2].has_latency.u2_1 ;
  wire [3:0]\reg_array[2].has_latency.u2_2 ;
  wire [3:0]\reg_array[30].has_latency.u2 ;
  wire [3:0]\reg_array[30].has_latency.u2_0 ;
  wire [0:0]\reg_array[31].has_latency.u2 ;
  wire [0:0]\reg_array[31].has_latency.u2_0 ;
  wire [3:0]\reg_array[6].has_latency.u2 ;
  wire [3:0]\reg_array[6].has_latency.u2_0 ;
  wire [43:0]reg_resonator_im_V_reg;
  wire [43:0]reg_resonator_re_V_reg;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry__10_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln703_1_fu_50_p2_carry__10_O_UNCONNECTED;
  wire [0:0]NLW_add_ln703_1_fu_50_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry__10_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln703_fu_44_p2_carry__10_O_UNCONNECTED;
  wire [0:0]NLW_add_ln703_fu_44_p2_carry__2_O_UNCONNECTED;

  CARRY4 add_ln703_1_fu_50_p2_carry
       (.CI(1'b0),
        .CO({add_ln703_1_fu_50_p2_carry_n_0,add_ln703_1_fu_50_p2_carry_n_1,add_ln703_1_fu_50_p2_carry_n_2,add_ln703_1_fu_50_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[3:0]),
        .O(NLW_add_ln703_1_fu_50_p2_carry_O_UNCONNECTED[3:0]),
        .S(add_ln703_1_fu_50_p2_carry__0_0));
  CARRY4 add_ln703_1_fu_50_p2_carry__0
       (.CI(add_ln703_1_fu_50_p2_carry_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__0_n_0,add_ln703_1_fu_50_p2_carry__0_n_1,add_ln703_1_fu_50_p2_carry__0_n_2,add_ln703_1_fu_50_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[7:4]),
        .O(NLW_add_ln703_1_fu_50_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(add_ln703_1_fu_50_p2_carry__1_0));
  CARRY4 add_ln703_1_fu_50_p2_carry__1
       (.CI(add_ln703_1_fu_50_p2_carry__0_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__1_n_0,add_ln703_1_fu_50_p2_carry__1_n_1,add_ln703_1_fu_50_p2_carry__1_n_2,add_ln703_1_fu_50_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[11:8]),
        .O(NLW_add_ln703_1_fu_50_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(\reg_array[2].has_latency.u2_1 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__10
       (.CI(add_ln703_1_fu_50_p2_carry__9_n_0),
        .CO(NLW_add_ln703_1_fu_50_p2_carry__10_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln703_1_fu_50_p2_carry__10_O_UNCONNECTED[3:1],O28[31]}),
        .S({1'b0,1'b0,1'b0,\reg_array[31].has_latency.u2_0 }));
  CARRY4 add_ln703_1_fu_50_p2_carry__2
       (.CI(add_ln703_1_fu_50_p2_carry__1_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__2_n_0,add_ln703_1_fu_50_p2_carry__2_n_1,add_ln703_1_fu_50_p2_carry__2_n_2,add_ln703_1_fu_50_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[15:12]),
        .O({O28[2:0],NLW_add_ln703_1_fu_50_p2_carry__2_O_UNCONNECTED[0]}),
        .S(\reg_array[2].has_latency.u2_2 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__3
       (.CI(add_ln703_1_fu_50_p2_carry__2_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__3_n_0,add_ln703_1_fu_50_p2_carry__3_n_1,add_ln703_1_fu_50_p2_carry__3_n_2,add_ln703_1_fu_50_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[19:16]),
        .O(O28[6:3]),
        .S(\reg_array[6].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__4
       (.CI(add_ln703_1_fu_50_p2_carry__3_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__4_n_0,add_ln703_1_fu_50_p2_carry__4_n_1,add_ln703_1_fu_50_p2_carry__4_n_2,add_ln703_1_fu_50_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[23:20]),
        .O(O28[10:7]),
        .S(\reg_array[10].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__5
       (.CI(add_ln703_1_fu_50_p2_carry__4_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__5_n_0,add_ln703_1_fu_50_p2_carry__5_n_1,add_ln703_1_fu_50_p2_carry__5_n_2,add_ln703_1_fu_50_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[27:24]),
        .O(O28[14:11]),
        .S(\reg_array[14].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__6
       (.CI(add_ln703_1_fu_50_p2_carry__5_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__6_n_0,add_ln703_1_fu_50_p2_carry__6_n_1,add_ln703_1_fu_50_p2_carry__6_n_2,add_ln703_1_fu_50_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[31:28]),
        .O(O28[18:15]),
        .S(\reg_array[18].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__7
       (.CI(add_ln703_1_fu_50_p2_carry__6_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__7_n_0,add_ln703_1_fu_50_p2_carry__7_n_1,add_ln703_1_fu_50_p2_carry__7_n_2,add_ln703_1_fu_50_p2_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[35:32]),
        .O(O28[22:19]),
        .S(\reg_array[22].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__8
       (.CI(add_ln703_1_fu_50_p2_carry__7_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__8_n_0,add_ln703_1_fu_50_p2_carry__8_n_1,add_ln703_1_fu_50_p2_carry__8_n_2,add_ln703_1_fu_50_p2_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[39:36]),
        .O(O28[26:23]),
        .S(\reg_array[26].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__9
       (.CI(add_ln703_1_fu_50_p2_carry__8_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__9_n_0,add_ln703_1_fu_50_p2_carry__9_n_1,add_ln703_1_fu_50_p2_carry__9_n_2,add_ln703_1_fu_50_p2_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[43:40]),
        .O(O28[30:27]),
        .S(\reg_array[30].has_latency.u2_0 ));
  CARRY4 add_ln703_fu_44_p2_carry
       (.CI(1'b0),
        .CO({add_ln703_fu_44_p2_carry_n_0,add_ln703_fu_44_p2_carry_n_1,add_ln703_fu_44_p2_carry_n_2,add_ln703_fu_44_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[3:0]),
        .O(NLW_add_ln703_fu_44_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 add_ln703_fu_44_p2_carry__0
       (.CI(add_ln703_fu_44_p2_carry_n_0),
        .CO({add_ln703_fu_44_p2_carry__0_n_0,add_ln703_fu_44_p2_carry__0_n_1,add_ln703_fu_44_p2_carry__0_n_2,add_ln703_fu_44_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[7:4]),
        .O(NLW_add_ln703_fu_44_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(add_ln703_fu_44_p2_carry__1_0));
  CARRY4 add_ln703_fu_44_p2_carry__1
       (.CI(add_ln703_fu_44_p2_carry__0_n_0),
        .CO({add_ln703_fu_44_p2_carry__1_n_0,add_ln703_fu_44_p2_carry__1_n_1,add_ln703_fu_44_p2_carry__1_n_2,add_ln703_fu_44_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[11:8]),
        .O(NLW_add_ln703_fu_44_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(\reg_array[2].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__10
       (.CI(add_ln703_fu_44_p2_carry__9_n_0),
        .CO(NLW_add_ln703_fu_44_p2_carry__10_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln703_fu_44_p2_carry__10_O_UNCONNECTED[3:1],O27[31]}),
        .S({1'b0,1'b0,1'b0,\reg_array[31].has_latency.u2 }));
  CARRY4 add_ln703_fu_44_p2_carry__2
       (.CI(add_ln703_fu_44_p2_carry__1_n_0),
        .CO({add_ln703_fu_44_p2_carry__2_n_0,add_ln703_fu_44_p2_carry__2_n_1,add_ln703_fu_44_p2_carry__2_n_2,add_ln703_fu_44_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[15:12]),
        .O({O27[2:0],NLW_add_ln703_fu_44_p2_carry__2_O_UNCONNECTED[0]}),
        .S(\reg_array[2].has_latency.u2_0 ));
  CARRY4 add_ln703_fu_44_p2_carry__3
       (.CI(add_ln703_fu_44_p2_carry__2_n_0),
        .CO({add_ln703_fu_44_p2_carry__3_n_0,add_ln703_fu_44_p2_carry__3_n_1,add_ln703_fu_44_p2_carry__3_n_2,add_ln703_fu_44_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[19:16]),
        .O(O27[6:3]),
        .S(\reg_array[6].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__4
       (.CI(add_ln703_fu_44_p2_carry__3_n_0),
        .CO({add_ln703_fu_44_p2_carry__4_n_0,add_ln703_fu_44_p2_carry__4_n_1,add_ln703_fu_44_p2_carry__4_n_2,add_ln703_fu_44_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[23:20]),
        .O(O27[10:7]),
        .S(\reg_array[10].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__5
       (.CI(add_ln703_fu_44_p2_carry__4_n_0),
        .CO({add_ln703_fu_44_p2_carry__5_n_0,add_ln703_fu_44_p2_carry__5_n_1,add_ln703_fu_44_p2_carry__5_n_2,add_ln703_fu_44_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[27:24]),
        .O(O27[14:11]),
        .S(\reg_array[14].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__6
       (.CI(add_ln703_fu_44_p2_carry__5_n_0),
        .CO({add_ln703_fu_44_p2_carry__6_n_0,add_ln703_fu_44_p2_carry__6_n_1,add_ln703_fu_44_p2_carry__6_n_2,add_ln703_fu_44_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[31:28]),
        .O(O27[18:15]),
        .S(\reg_array[18].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__7
       (.CI(add_ln703_fu_44_p2_carry__6_n_0),
        .CO({add_ln703_fu_44_p2_carry__7_n_0,add_ln703_fu_44_p2_carry__7_n_1,add_ln703_fu_44_p2_carry__7_n_2,add_ln703_fu_44_p2_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[35:32]),
        .O(O27[22:19]),
        .S(\reg_array[22].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__8
       (.CI(add_ln703_fu_44_p2_carry__7_n_0),
        .CO({add_ln703_fu_44_p2_carry__8_n_0,add_ln703_fu_44_p2_carry__8_n_1,add_ln703_fu_44_p2_carry__8_n_2,add_ln703_fu_44_p2_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[39:36]),
        .O(O27[26:23]),
        .S(\reg_array[26].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__9
       (.CI(add_ln703_fu_44_p2_carry__8_n_0),
        .CO({add_ln703_fu_44_p2_carry__9_n_0,add_ln703_fu_44_p2_carry__9_n_1,add_ln703_fu_44_p2_carry__9_n_2,add_ln703_fu_44_p2_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[43:40]),
        .O(O27[30:27]),
        .S(\reg_array[30].has_latency.u2 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1
   (q,
    register2_q_net,
    clk);
  output [0:0]q;
  input register2_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register2_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register2_q_net),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_124
   (pow1_tvalid,
    register1_q_net,
    clk);
  output [0:0]pow1_tvalid;
  input register1_q_net;
  input clk;

  wire clk;
  wire [0:0]pow1_tvalid;
  wire register1_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register1_q_net),
        .Q(pow1_tvalid),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_126
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register0_q_net),
        .Q(register1_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_128
   (register0_q_net,
    q,
    clk);
  output register0_q_net;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register0_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(register0_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_34
   (register2_q_net,
    register1_q_net,
    clk);
  output register2_q_net;
  input register1_q_net;
  input clk;

  wire clk;
  wire register1_q_net;
  wire register2_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register1_q_net),
        .Q(register2_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_36
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register0_q_net),
        .Q(register1_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_38
   (register0_q_net,
    d,
    clk);
  output register0_q_net;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire register0_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(d),
        .Q(register0_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_60
   (q,
    register3_q_net,
    clk);
  output [0:0]q;
  input register3_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register3_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register3_q_net),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_62
   (register3_q_net,
    register2_q_net,
    clk);
  output register3_q_net;
  input register2_q_net;
  input clk;

  wire clk;
  wire register2_q_net;
  wire register3_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register2_q_net),
        .Q(register3_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_64
   (register2_q_net,
    register1_q_net,
    clk);
  output register2_q_net;
  input register1_q_net;
  input clk;

  wire clk;
  wire register1_q_net;
  wire register2_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register1_q_net),
        .Q(register2_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_66
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register0_q_net),
        .Q(register1_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_68
   (register0_q_net,
    d,
    clk);
  output register0_q_net;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire register0_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(d),
        .Q(register0_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2
   (\fd_prim_array[31].rst_comp.fdre_comp_0 ,
    i,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp_0 ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp_0 ;
  wire [31:0]i;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_106
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_108
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_110
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_115
   (\fd_prim_array[31].rst_comp.fdre_comp_0 ,
    o,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp_0 ;
  input [31:0]o;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp_0 ;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[0]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[10]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[11]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[12]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[13]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[14]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[15]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[16]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[17]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[18]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[19]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[1]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[20]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[21]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[22]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[23]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[24]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[25]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[26]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[27]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[28]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[29]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[2]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[30]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[31]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[3]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[4]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[5]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[6]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[7]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[8]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[9]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_117
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_119
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_42
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_44
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_49
   (\fd_prim_array[31].rst_comp.fdre_comp_0 ,
    i,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp_0 ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp_0 ;
  wire [31:0]i;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_51
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_53
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3
   (pow1_tdata,
    i,
    clk);
  output [62:0]pow1_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]pow1_tdata;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(pow1_tdata[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(pow1_tdata[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(pow1_tdata[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(pow1_tdata[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(pow1_tdata[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(pow1_tdata[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(pow1_tdata[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(pow1_tdata[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(pow1_tdata[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(pow1_tdata[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(pow1_tdata[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(pow1_tdata[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(pow1_tdata[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(pow1_tdata[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(pow1_tdata[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(pow1_tdata[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(pow1_tdata[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(pow1_tdata[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(pow1_tdata[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(pow1_tdata[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(pow1_tdata[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(pow1_tdata[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(pow1_tdata[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(pow1_tdata[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(pow1_tdata[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(pow1_tdata[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(pow1_tdata[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(pow1_tdata[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(pow1_tdata[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(pow1_tdata[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(pow1_tdata[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(pow1_tdata[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(pow1_tdata[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(pow1_tdata[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(pow1_tdata[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(pow1_tdata[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(pow1_tdata[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(pow1_tdata[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(pow1_tdata[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(pow1_tdata[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(pow1_tdata[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(pow1_tdata[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(pow1_tdata[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(pow1_tdata[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(pow1_tdata[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(pow1_tdata[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(pow1_tdata[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(pow1_tdata[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(pow1_tdata[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(pow1_tdata[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(pow1_tdata[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(pow1_tdata[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(pow1_tdata[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(pow1_tdata[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(pow1_tdata[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(pow1_tdata[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(pow1_tdata[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(pow1_tdata[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(pow1_tdata[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(pow1_tdata[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(pow1_tdata[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(pow1_tdata[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(pow1_tdata[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_101
   (o,
    Q,
    clk);
  output [62:0]o;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_72
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_74
   (o,
    Q,
    clk);
  output [62:0]o;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_79
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(corr_tdata[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(corr_tdata[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(corr_tdata[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(corr_tdata[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(corr_tdata[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(corr_tdata[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(corr_tdata[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(corr_tdata[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(corr_tdata[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(corr_tdata[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(corr_tdata[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(corr_tdata[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(corr_tdata[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(corr_tdata[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(corr_tdata[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(corr_tdata[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(corr_tdata[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(corr_tdata[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(corr_tdata[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(corr_tdata[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(corr_tdata[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(corr_tdata[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(corr_tdata[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(corr_tdata[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(corr_tdata[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(corr_tdata[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(corr_tdata[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(corr_tdata[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(corr_tdata[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(corr_tdata[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(corr_tdata[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(corr_tdata[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(corr_tdata[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(corr_tdata[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(corr_tdata[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(corr_tdata[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(corr_tdata[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(corr_tdata[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(corr_tdata[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(corr_tdata[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(corr_tdata[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(corr_tdata[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(corr_tdata[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(corr_tdata[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(corr_tdata[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(corr_tdata[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(corr_tdata[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(corr_tdata[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(corr_tdata[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(corr_tdata[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(corr_tdata[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(corr_tdata[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(corr_tdata[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(corr_tdata[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(corr_tdata[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(corr_tdata[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(corr_tdata[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(corr_tdata[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(corr_tdata[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(corr_tdata[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(corr_tdata[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(corr_tdata[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(corr_tdata[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_81
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_83
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_88
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(corr_tdata[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(corr_tdata[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(corr_tdata[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(corr_tdata[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(corr_tdata[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(corr_tdata[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(corr_tdata[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(corr_tdata[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(corr_tdata[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(corr_tdata[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(corr_tdata[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(corr_tdata[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(corr_tdata[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(corr_tdata[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(corr_tdata[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(corr_tdata[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(corr_tdata[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(corr_tdata[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(corr_tdata[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(corr_tdata[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(corr_tdata[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(corr_tdata[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(corr_tdata[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(corr_tdata[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(corr_tdata[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(corr_tdata[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(corr_tdata[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(corr_tdata[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(corr_tdata[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(corr_tdata[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(corr_tdata[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(corr_tdata[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(corr_tdata[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(corr_tdata[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(corr_tdata[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(corr_tdata[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(corr_tdata[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(corr_tdata[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(corr_tdata[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(corr_tdata[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(corr_tdata[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(corr_tdata[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(corr_tdata[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(corr_tdata[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(corr_tdata[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(corr_tdata[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(corr_tdata[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(corr_tdata[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(corr_tdata[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(corr_tdata[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(corr_tdata[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(corr_tdata[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(corr_tdata[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(corr_tdata[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(corr_tdata[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(corr_tdata[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(corr_tdata[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(corr_tdata[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(corr_tdata[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(corr_tdata[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(corr_tdata[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(corr_tdata[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(corr_tdata[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_90
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_92
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_97
   (pow0_tdata,
    i,
    clk);
  output [62:0]pow0_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]pow0_tdata;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(pow0_tdata[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(pow0_tdata[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(pow0_tdata[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(pow0_tdata[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(pow0_tdata[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(pow0_tdata[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(pow0_tdata[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(pow0_tdata[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(pow0_tdata[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(pow0_tdata[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(pow0_tdata[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(pow0_tdata[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(pow0_tdata[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(pow0_tdata[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(pow0_tdata[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(pow0_tdata[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(pow0_tdata[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(pow0_tdata[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(pow0_tdata[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(pow0_tdata[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(pow0_tdata[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(pow0_tdata[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(pow0_tdata[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(pow0_tdata[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(pow0_tdata[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(pow0_tdata[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(pow0_tdata[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(pow0_tdata[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(pow0_tdata[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(pow0_tdata[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(pow0_tdata[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(pow0_tdata[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(pow0_tdata[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(pow0_tdata[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(pow0_tdata[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(pow0_tdata[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(pow0_tdata[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(pow0_tdata[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(pow0_tdata[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(pow0_tdata[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(pow0_tdata[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(pow0_tdata[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(pow0_tdata[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(pow0_tdata[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(pow0_tdata[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(pow0_tdata[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(pow0_tdata[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(pow0_tdata[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(pow0_tdata[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(pow0_tdata[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(pow0_tdata[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(pow0_tdata[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(pow0_tdata[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(pow0_tdata[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(pow0_tdata[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(pow0_tdata[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(pow0_tdata[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(pow0_tdata[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(pow0_tdata[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(pow0_tdata[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(pow0_tdata[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(pow0_tdata[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(pow0_tdata[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_99
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e
   (q,
    d,
    clk);
  output [63:0]q;
  input [63:0]d;
  input clk;

  wire clk;
  wire [63:0]d;
  wire [63:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(q[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[18]),
        .Q(q[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[19]),
        .Q(q[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[20]),
        .Q(q[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[21]),
        .Q(q[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[22]),
        .Q(q[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[23]),
        .Q(q[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[24]),
        .Q(q[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[25]),
        .Q(q[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[26]),
        .Q(q[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[27]),
        .Q(q[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[28]),
        .Q(q[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[29]),
        .Q(q[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[30]),
        .Q(q[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[31]),
        .Q(q[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[32].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[32]),
        .Q(q[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[33].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[33]),
        .Q(q[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[34].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[34]),
        .Q(q[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[35].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[35]),
        .Q(q[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[36].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[36]),
        .Q(q[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[37].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[37]),
        .Q(q[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[38].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[38]),
        .Q(q[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[39].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[39]),
        .Q(q[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[40].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[40]),
        .Q(q[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[41].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[41]),
        .Q(q[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[42].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[42]),
        .Q(q[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[43].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[43]),
        .Q(q[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[44].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[44]),
        .Q(q[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[45].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[45]),
        .Q(q[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[46].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[46]),
        .Q(q[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[47].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[47]),
        .Q(q[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[48].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[48]),
        .Q(q[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[49].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[49]),
        .Q(q[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[50].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[50]),
        .Q(q[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[51].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[51]),
        .Q(q[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[52].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[52]),
        .Q(q[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[53].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[53]),
        .Q(q[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[54].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[54]),
        .Q(q[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[55].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[55]),
        .Q(q[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[56].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[56]),
        .Q(q[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[57].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[57]),
        .Q(q[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[58].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[58]),
        .Q(q[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[59].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[59]),
        .Q(q[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[60].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[60]),
        .Q(q[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[61].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[61]),
        .Q(q[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[62].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[62]),
        .Q(q[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[63].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[63]),
        .Q(q[63]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_130
   (q,
    d,
    clk);
  output [63:0]q;
  input [63:0]d;
  input clk;

  wire clk;
  wire [63:0]d;
  wire [63:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(q[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[18]),
        .Q(q[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[19]),
        .Q(q[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[20]),
        .Q(q[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[21]),
        .Q(q[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[22]),
        .Q(q[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[23]),
        .Q(q[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[24]),
        .Q(q[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[25]),
        .Q(q[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[26]),
        .Q(q[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[27]),
        .Q(q[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[28]),
        .Q(q[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[29]),
        .Q(q[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[30]),
        .Q(q[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[31]),
        .Q(q[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[32].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[32]),
        .Q(q[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[33].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[33]),
        .Q(q[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[34].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[34]),
        .Q(q[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[35].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[35]),
        .Q(q[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[36].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[36]),
        .Q(q[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[37].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[37]),
        .Q(q[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[38].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[38]),
        .Q(q[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[39].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[39]),
        .Q(q[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[40].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[40]),
        .Q(q[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[41].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[41]),
        .Q(q[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[42].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[42]),
        .Q(q[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[43].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[43]),
        .Q(q[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[44].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[44]),
        .Q(q[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[45].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[45]),
        .Q(q[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[46].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[46]),
        .Q(q[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[47].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[47]),
        .Q(q[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[48].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[48]),
        .Q(q[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[49].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[49]),
        .Q(q[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[50].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[50]),
        .Q(q[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[51].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[51]),
        .Q(q[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[52].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[52]),
        .Q(q[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[53].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[53]),
        .Q(q[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[54].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[54]),
        .Q(q[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[55].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[55]),
        .Q(q[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[56].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[56]),
        .Q(q[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[57].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[57]),
        .Q(q[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[58].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[58]),
        .Q(q[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[59].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[59]),
        .Q(q[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[60].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[60]),
        .Q(q[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[61].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[61]),
        .Q(q[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[62].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[62]),
        .Q(q[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[63].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[63]),
        .Q(q[63]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_144
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(concat_y_net[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(concat_y_net[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(concat_y_net[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(concat_y_net[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(concat_y_net[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(concat_y_net[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(concat_y_net[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(concat_y_net[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(concat_y_net[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[18]),
        .Q(concat_y_net[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(concat_y_net[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[19]),
        .Q(concat_y_net[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[20]),
        .Q(concat_y_net[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[21]),
        .Q(concat_y_net[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[22]),
        .Q(concat_y_net[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[23]),
        .Q(concat_y_net[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[24]),
        .Q(concat_y_net[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[25]),
        .Q(concat_y_net[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[26]),
        .Q(concat_y_net[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[27]),
        .Q(concat_y_net[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[28]),
        .Q(concat_y_net[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(concat_y_net[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[29]),
        .Q(concat_y_net[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[30]),
        .Q(concat_y_net[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[32].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[31]),
        .Q(concat_y_net[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[33].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[32]),
        .Q(concat_y_net[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[34].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[33]),
        .Q(concat_y_net[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[35].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[34]),
        .Q(concat_y_net[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[36].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[35]),
        .Q(concat_y_net[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[37].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[36]),
        .Q(concat_y_net[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[38].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[37]),
        .Q(concat_y_net[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[39].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[38]),
        .Q(concat_y_net[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(concat_y_net[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[40].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[39]),
        .Q(concat_y_net[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[41].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[40]),
        .Q(concat_y_net[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[42].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[41]),
        .Q(concat_y_net[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[43].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[42]),
        .Q(concat_y_net[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[44].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[43]),
        .Q(concat_y_net[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[45].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[44]),
        .Q(concat_y_net[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[46].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[45]),
        .Q(concat_y_net[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[47].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[46]),
        .Q(concat_y_net[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[48].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[47]),
        .Q(concat_y_net[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[49].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[48]),
        .Q(concat_y_net[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(concat_y_net[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[50].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[49]),
        .Q(concat_y_net[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[51].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[50]),
        .Q(concat_y_net[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[52].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[51]),
        .Q(concat_y_net[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[53].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[52]),
        .Q(concat_y_net[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[54].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[53]),
        .Q(concat_y_net[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[55].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[54]),
        .Q(concat_y_net[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[56].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[55]),
        .Q(concat_y_net[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[57].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[56]),
        .Q(concat_y_net[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[58].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[57]),
        .Q(concat_y_net[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[59].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[58]),
        .Q(concat_y_net[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(concat_y_net[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[60].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[59]),
        .Q(concat_y_net[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[61].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[60]),
        .Q(concat_y_net[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[62].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[61]),
        .Q(concat_y_net[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[63].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[62]),
        .Q(concat_y_net[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(concat_y_net[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(concat_y_net[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(concat_y_net[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(concat_y_net[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_147
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(concat_y_net[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(concat_y_net[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(concat_y_net[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(concat_y_net[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(concat_y_net[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(concat_y_net[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(concat_y_net[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(concat_y_net[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(concat_y_net[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[18]),
        .Q(concat_y_net[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(concat_y_net[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[19]),
        .Q(concat_y_net[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[20]),
        .Q(concat_y_net[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[21]),
        .Q(concat_y_net[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[22]),
        .Q(concat_y_net[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[23]),
        .Q(concat_y_net[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[24]),
        .Q(concat_y_net[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[25]),
        .Q(concat_y_net[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[26]),
        .Q(concat_y_net[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[27]),
        .Q(concat_y_net[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[28]),
        .Q(concat_y_net[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(concat_y_net[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[29]),
        .Q(concat_y_net[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[30]),
        .Q(concat_y_net[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[32].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[31]),
        .Q(concat_y_net[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[33].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[32]),
        .Q(concat_y_net[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[34].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[33]),
        .Q(concat_y_net[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[35].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[34]),
        .Q(concat_y_net[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[36].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[35]),
        .Q(concat_y_net[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[37].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[36]),
        .Q(concat_y_net[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[38].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[37]),
        .Q(concat_y_net[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[39].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[38]),
        .Q(concat_y_net[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(concat_y_net[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[40].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[39]),
        .Q(concat_y_net[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[41].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[40]),
        .Q(concat_y_net[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[42].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[41]),
        .Q(concat_y_net[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[43].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[42]),
        .Q(concat_y_net[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[44].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[43]),
        .Q(concat_y_net[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[45].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[44]),
        .Q(concat_y_net[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[46].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[45]),
        .Q(concat_y_net[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[47].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[46]),
        .Q(concat_y_net[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[48].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[47]),
        .Q(concat_y_net[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[49].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[48]),
        .Q(concat_y_net[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(concat_y_net[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[50].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[49]),
        .Q(concat_y_net[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[51].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[50]),
        .Q(concat_y_net[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[52].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[51]),
        .Q(concat_y_net[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[53].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[52]),
        .Q(concat_y_net[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[54].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[53]),
        .Q(concat_y_net[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[55].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[54]),
        .Q(concat_y_net[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[56].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[55]),
        .Q(concat_y_net[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[57].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[56]),
        .Q(concat_y_net[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[58].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[57]),
        .Q(concat_y_net[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[59].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[58]),
        .Q(concat_y_net[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(concat_y_net[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[60].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[59]),
        .Q(concat_y_net[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[61].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[60]),
        .Q(concat_y_net[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[62].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[61]),
        .Q(concat_y_net[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[63].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[62]),
        .Q(concat_y_net[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(concat_y_net[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(concat_y_net[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(concat_y_net[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(concat_y_net[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0
   (q,
    O28,
    clk);
  output [31:0]q;
  input [31:0]O28;
  input clk;

  wire [31:0]O28;
  wire clk;
  wire [31:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[17]),
        .Q(q[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[18]),
        .Q(q[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[19]),
        .Q(q[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[20]),
        .Q(q[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[21]),
        .Q(q[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[22]),
        .Q(q[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[23]),
        .Q(q[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[24]),
        .Q(q[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[25]),
        .Q(q[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[26]),
        .Q(q[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[27]),
        .Q(q[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[28]),
        .Q(q[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[29]),
        .Q(q[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[30]),
        .Q(q[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[31]),
        .Q(q[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0_134
   (q,
    O27,
    clk);
  output [31:0]q;
  input [31:0]O27;
  input clk;

  wire [31:0]O27;
  wire clk;
  wire [31:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[17]),
        .Q(q[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[18]),
        .Q(q[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[19]),
        .Q(q[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[20]),
        .Q(q[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[21]),
        .Q(q[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[22]),
        .Q(q[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[23]),
        .Q(q[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[24]),
        .Q(q[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[25]),
        .Q(q[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[26]),
        .Q(q[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[27]),
        .Q(q[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[28]),
        .Q(q[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[29]),
        .Q(q[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[30]),
        .Q(q[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[31]),
        .Q(q[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0_136
   (q,
    O30,
    clk);
  output [31:0]q;
  input [31:0]O30;
  input clk;

  wire [31:0]O30;
  wire clk;
  wire [31:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[17]),
        .Q(q[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[18]),
        .Q(q[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[19]),
        .Q(q[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[20]),
        .Q(q[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[21]),
        .Q(q[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[22]),
        .Q(q[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[23]),
        .Q(q[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[24]),
        .Q(q[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[25]),
        .Q(q[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[26]),
        .Q(q[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[27]),
        .Q(q[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[28]),
        .Q(q[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[29]),
        .Q(q[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[30]),
        .Q(q[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[31]),
        .Q(q[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0_138
   (q,
    O29,
    clk);
  output [31:0]q;
  input [31:0]O29;
  input clk;

  wire [31:0]O29;
  wire clk;
  wire [31:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[17]),
        .Q(q[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[18]),
        .Q(q[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[19]),
        .Q(q[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[20]),
        .Q(q[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[21]),
        .Q(q[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[22]),
        .Q(q[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[23]),
        .Q(q[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[24]),
        .Q(q[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[25]),
        .Q(q[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[26]),
        .Q(q[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[27]),
        .Q(q[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[28]),
        .Q(q[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[29]),
        .Q(q[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[30]),
        .Q(q[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[31]),
        .Q(q[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1
   (q,
    adc_tdata,
    clk);
  output [13:0]q;
  input [13:0]adc_tdata;
  input clk;

  wire [13:0]adc_tdata;
  wire clk;
  wire [13:0]q;
  wire [13:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[10].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[11].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[12].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[13].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[10].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[10].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[10]),
        .Q(srlc32_out[10]),
        .Q31(\NLW_reg_array[10].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[11].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[11].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[11]),
        .Q(srlc32_out[11]),
        .Q31(\NLW_reg_array[11].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[12].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[12]),
        .Q(srlc32_out[12]),
        .Q31(\NLW_reg_array[12].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[13].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[13].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[13]),
        .Q(srlc32_out[13]),
        .Q31(\NLW_reg_array[13].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_132
   (q,
    adc_tdata,
    clk);
  output [13:0]q;
  input [13:0]adc_tdata;
  input clk;

  wire [13:0]adc_tdata;
  wire clk;
  wire [13:0]q;
  wire [13:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[10].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[11].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[12].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[13].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[10].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[10].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[10]),
        .Q(srlc32_out[10]),
        .Q31(\NLW_reg_array[10].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[11].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[11].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[11]),
        .Q(srlc32_out[11]),
        .Q31(\NLW_reg_array[11].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[12].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[12]),
        .Q(srlc32_out[12]),
        .Q31(\NLW_reg_array[12].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[13].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[13].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[13]),
        .Q(srlc32_out[13]),
        .Q31(\NLW_reg_array[13].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized2
   (flag,
    q,
    index_V0,
    control_data,
    d,
    clk);
  output flag;
  output [0:0]q;
  output index_V0;
  input [0:0]control_data;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]control_data;
  wire [0:0]d;
  wire flag;
  wire index_V0;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \counter_V[0]_i_1 
       (.I0(q),
        .I1(control_data),
        .O(flag));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \index_V[0]_i_1 
       (.I0(q),
        .I1(control_data),
        .O(index_V0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay22/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay22/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized3
   (d,
    q,
    clk);
  output [0:0]d;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(d),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sub_module_vv_model_2_xlconvert_pipeline
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_143 \no_latency_lt_t.reg_out 
       (.clk(clk),
        .concat_y_net(concat_y_net),
        .d(d));
endmodule

(* ORIG_REF_NAME = "sub_module_vv_model_2_xlconvert_pipeline" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sub_module_vv_model_2_xlconvert_pipeline_145
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_146 \no_latency_lt_t.reg_out 
       (.clk(clk),
        .concat_y_net(concat_y_net),
        .d(d));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg
   (q,
    d,
    clk);
  output [63:0]q;
  input [63:0]d;
  input clk;

  wire clk;
  wire [63:0]d;
  wire [63:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_129
   (q,
    d,
    clk);
  output [63:0]q;
  input [63:0]d;
  input clk;

  wire clk;
  wire [63:0]d;
  wire [63:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_130 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_143
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_144 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .concat_y_net(concat_y_net),
        .d(d));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_146
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_147 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .concat_y_net(concat_y_net),
        .d(d));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0
   (q,
    O28,
    clk);
  output [31:0]q;
  input [31:0]O28;
  input clk;

  wire [31:0]O28;
  wire clk;
  wire [31:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0 \has_only_1.srlc33e_array0 
       (.O28(O28),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0_133
   (q,
    O27,
    clk);
  output [31:0]q;
  input [31:0]O27;
  input clk;

  wire [31:0]O27;
  wire clk;
  wire [31:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0_134 \has_only_1.srlc33e_array0 
       (.O27(O27),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0_135
   (q,
    O30,
    clk);
  output [31:0]q;
  input [31:0]O30;
  input clk;

  wire [31:0]O30;
  wire clk;
  wire [31:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0_136 \has_only_1.srlc33e_array0 
       (.O30(O30),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0_137
   (q,
    O29,
    clk);
  output [31:0]q;
  input [31:0]O29;
  input clk;

  wire [31:0]O29;
  wire clk;
  wire [31:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0_138 \has_only_1.srlc33e_array0 
       (.O29(O29),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1
   (q,
    adc_tdata,
    clk);
  output [13:0]q;
  input [13:0]adc_tdata;
  input clk;

  wire [13:0]adc_tdata;
  wire clk;
  wire [13:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1 \has_only_1.srlc33e_array0 
       (.adc_tdata(adc_tdata),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_131
   (q,
    adc_tdata,
    clk);
  output [13:0]q;
  input [13:0]adc_tdata;
  input clk;

  wire [13:0]adc_tdata;
  wire clk;
  wire [13:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_132 \has_only_1.srlc33e_array0 
       (.adc_tdata(adc_tdata),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized2
   (flag,
    q,
    index_V0,
    control_data,
    d,
    clk);
  output flag;
  output [0:0]q;
  output index_V0;
  input [0:0]control_data;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]control_data;
  wire [0:0]d;
  wire flag;
  wire index_V0;
  wire [0:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized2 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .control_data(control_data),
        .d(d),
        .flag(flag),
        .index_V0(index_V0),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized3
   (d,
    q,
    clk);
  output [0:0]d;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized3 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1
   (q,
    register2_q_net,
    clk);
  output [0:0]q;
  input register2_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register2_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_123
   (pow1_tvalid,
    register1_q_net,
    clk);
  output [0:0]pow1_tvalid;
  input register1_q_net;
  input clk;

  wire clk;
  wire [0:0]pow1_tvalid;
  wire register1_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_124 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .pow1_tvalid(pow1_tvalid),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_125
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_126 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_127
   (register0_q_net,
    q,
    clk);
  output register0_q_net;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register0_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_128 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .q(q),
        .register0_q_net(register0_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_33
   (register2_q_net,
    register1_q_net,
    clk);
  output register2_q_net;
  input register1_q_net;
  input clk;

  wire clk;
  wire register1_q_net;
  wire register2_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_34 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .register1_q_net(register1_q_net),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_35
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_36 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_37
   (register0_q_net,
    d,
    clk);
  output register0_q_net;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire register0_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_38 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .d(d),
        .register0_q_net(register0_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_59
   (q,
    register3_q_net,
    clk);
  output [0:0]q;
  input register3_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register3_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_60 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .q(q),
        .register3_q_net(register3_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_61
   (register3_q_net,
    register2_q_net,
    clk);
  output register3_q_net;
  input register2_q_net;
  input clk;

  wire clk;
  wire register2_q_net;
  wire register3_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_62 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .register2_q_net(register2_q_net),
        .register3_q_net(register3_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_63
   (register2_q_net,
    register1_q_net,
    clk);
  output register2_q_net;
  input register1_q_net;
  input clk;

  wire clk;
  wire register1_q_net;
  wire register2_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_64 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .register1_q_net(register1_q_net),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_65
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_66 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_67
   (register0_q_net,
    d,
    clk);
  output register0_q_net;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire register0_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_68 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .d(d),
        .register0_q_net(register0_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2
   (\fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp_0 (\fd_prim_array[31].rst_comp.fdre_comp ),
        .i(i));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_105
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_106 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_107
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_108 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_109
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_110 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_114
   (\fd_prim_array[31].rst_comp.fdre_comp ,
    o,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]o;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_115 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp_0 (\fd_prim_array[31].rst_comp.fdre_comp ),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_116
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_117 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_118
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_119 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_41
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_42 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_43
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_44 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_48
   (\fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_49 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp_0 (\fd_prim_array[31].rst_comp.fdre_comp ),
        .i(i));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_50
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_51 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_52
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized2_53 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3
   (pow1_tdata,
    i,
    clk);
  output [62:0]pow1_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]pow1_tdata;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .pow1_tdata(pow1_tdata));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_100
   (o,
    Q,
    clk);
  output [62:0]o;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_101 \has_latency.fd_array[1].reg_comp_1 
       (.Q(Q),
        .clk(clk),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_71
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_72 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_73
   (o,
    Q,
    clk);
  output [62:0]o;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_74 \has_latency.fd_array[1].reg_comp_1 
       (.Q(Q),
        .clk(clk),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_78
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_79 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .corr_tdata(corr_tdata),
        .i(i));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_80
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_81 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_82
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_83 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_87
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_88 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .corr_tdata(corr_tdata),
        .i(i));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_89
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_90 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_91
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_92 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_96
   (pow0_tdata,
    i,
    clk);
  output [62:0]pow0_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]pow0_tdata;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_97 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .pow0_tdata(pow0_tdata));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_98
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized3_99 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_56ffe7ce6b
   (Q,
    P,
    \op_mem_91_20_reg[0][63]_0 ,
    clk);
  output [62:0]Q;
  input [62:0]P;
  input [62:0]\op_mem_91_20_reg[0][63]_0 ;
  input clk;

  wire [62:0]P;
  wire [62:0]Q;
  wire clk;
  wire \op_mem_91_20[0][12]_i_2_n_0 ;
  wire \op_mem_91_20[0][12]_i_3_n_0 ;
  wire \op_mem_91_20[0][12]_i_4_n_0 ;
  wire \op_mem_91_20[0][12]_i_5_n_0 ;
  wire \op_mem_91_20[0][16]_i_2_n_0 ;
  wire \op_mem_91_20[0][16]_i_3_n_0 ;
  wire \op_mem_91_20[0][16]_i_4_n_0 ;
  wire \op_mem_91_20[0][16]_i_5_n_0 ;
  wire \op_mem_91_20[0][20]_i_2_n_0 ;
  wire \op_mem_91_20[0][20]_i_3_n_0 ;
  wire \op_mem_91_20[0][20]_i_4_n_0 ;
  wire \op_mem_91_20[0][20]_i_5_n_0 ;
  wire \op_mem_91_20[0][24]_i_2_n_0 ;
  wire \op_mem_91_20[0][24]_i_3_n_0 ;
  wire \op_mem_91_20[0][24]_i_4_n_0 ;
  wire \op_mem_91_20[0][24]_i_5_n_0 ;
  wire \op_mem_91_20[0][28]_i_2_n_0 ;
  wire \op_mem_91_20[0][28]_i_3_n_0 ;
  wire \op_mem_91_20[0][28]_i_4_n_0 ;
  wire \op_mem_91_20[0][28]_i_5_n_0 ;
  wire \op_mem_91_20[0][32]_i_2_n_0 ;
  wire \op_mem_91_20[0][32]_i_3_n_0 ;
  wire \op_mem_91_20[0][32]_i_4_n_0 ;
  wire \op_mem_91_20[0][32]_i_5_n_0 ;
  wire \op_mem_91_20[0][36]_i_2_n_0 ;
  wire \op_mem_91_20[0][36]_i_3_n_0 ;
  wire \op_mem_91_20[0][36]_i_4_n_0 ;
  wire \op_mem_91_20[0][36]_i_5_n_0 ;
  wire \op_mem_91_20[0][40]_i_2_n_0 ;
  wire \op_mem_91_20[0][40]_i_3_n_0 ;
  wire \op_mem_91_20[0][40]_i_4_n_0 ;
  wire \op_mem_91_20[0][40]_i_5_n_0 ;
  wire \op_mem_91_20[0][44]_i_2_n_0 ;
  wire \op_mem_91_20[0][44]_i_3_n_0 ;
  wire \op_mem_91_20[0][44]_i_4_n_0 ;
  wire \op_mem_91_20[0][44]_i_5_n_0 ;
  wire \op_mem_91_20[0][48]_i_2_n_0 ;
  wire \op_mem_91_20[0][48]_i_3_n_0 ;
  wire \op_mem_91_20[0][48]_i_4_n_0 ;
  wire \op_mem_91_20[0][48]_i_5_n_0 ;
  wire \op_mem_91_20[0][4]_i_2_n_0 ;
  wire \op_mem_91_20[0][4]_i_3_n_0 ;
  wire \op_mem_91_20[0][4]_i_4_n_0 ;
  wire \op_mem_91_20[0][4]_i_5_n_0 ;
  wire \op_mem_91_20[0][52]_i_2_n_0 ;
  wire \op_mem_91_20[0][52]_i_3_n_0 ;
  wire \op_mem_91_20[0][52]_i_4_n_0 ;
  wire \op_mem_91_20[0][52]_i_5_n_0 ;
  wire \op_mem_91_20[0][56]_i_2_n_0 ;
  wire \op_mem_91_20[0][56]_i_3_n_0 ;
  wire \op_mem_91_20[0][56]_i_4_n_0 ;
  wire \op_mem_91_20[0][56]_i_5_n_0 ;
  wire \op_mem_91_20[0][60]_i_2_n_0 ;
  wire \op_mem_91_20[0][60]_i_3_n_0 ;
  wire \op_mem_91_20[0][60]_i_4_n_0 ;
  wire \op_mem_91_20[0][60]_i_5_n_0 ;
  wire \op_mem_91_20[0][63]_i_2_n_0 ;
  wire \op_mem_91_20[0][63]_i_3_n_0 ;
  wire \op_mem_91_20[0][63]_i_4_n_0 ;
  wire \op_mem_91_20[0][8]_i_2_n_0 ;
  wire \op_mem_91_20[0][8]_i_3_n_0 ;
  wire \op_mem_91_20[0][8]_i_4_n_0 ;
  wire \op_mem_91_20[0][8]_i_5_n_0 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_7 ;
  wire [62:0]\op_mem_91_20_reg[0][63]_0 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_7 ;
  wire \op_mem_91_20_reg_n_0_[0][10] ;
  wire \op_mem_91_20_reg_n_0_[0][11] ;
  wire \op_mem_91_20_reg_n_0_[0][12] ;
  wire \op_mem_91_20_reg_n_0_[0][13] ;
  wire \op_mem_91_20_reg_n_0_[0][14] ;
  wire \op_mem_91_20_reg_n_0_[0][15] ;
  wire \op_mem_91_20_reg_n_0_[0][16] ;
  wire \op_mem_91_20_reg_n_0_[0][17] ;
  wire \op_mem_91_20_reg_n_0_[0][18] ;
  wire \op_mem_91_20_reg_n_0_[0][19] ;
  wire \op_mem_91_20_reg_n_0_[0][1] ;
  wire \op_mem_91_20_reg_n_0_[0][20] ;
  wire \op_mem_91_20_reg_n_0_[0][21] ;
  wire \op_mem_91_20_reg_n_0_[0][22] ;
  wire \op_mem_91_20_reg_n_0_[0][23] ;
  wire \op_mem_91_20_reg_n_0_[0][24] ;
  wire \op_mem_91_20_reg_n_0_[0][25] ;
  wire \op_mem_91_20_reg_n_0_[0][26] ;
  wire \op_mem_91_20_reg_n_0_[0][27] ;
  wire \op_mem_91_20_reg_n_0_[0][28] ;
  wire \op_mem_91_20_reg_n_0_[0][29] ;
  wire \op_mem_91_20_reg_n_0_[0][2] ;
  wire \op_mem_91_20_reg_n_0_[0][30] ;
  wire \op_mem_91_20_reg_n_0_[0][31] ;
  wire \op_mem_91_20_reg_n_0_[0][32] ;
  wire \op_mem_91_20_reg_n_0_[0][33] ;
  wire \op_mem_91_20_reg_n_0_[0][34] ;
  wire \op_mem_91_20_reg_n_0_[0][35] ;
  wire \op_mem_91_20_reg_n_0_[0][36] ;
  wire \op_mem_91_20_reg_n_0_[0][37] ;
  wire \op_mem_91_20_reg_n_0_[0][38] ;
  wire \op_mem_91_20_reg_n_0_[0][39] ;
  wire \op_mem_91_20_reg_n_0_[0][3] ;
  wire \op_mem_91_20_reg_n_0_[0][40] ;
  wire \op_mem_91_20_reg_n_0_[0][41] ;
  wire \op_mem_91_20_reg_n_0_[0][42] ;
  wire \op_mem_91_20_reg_n_0_[0][43] ;
  wire \op_mem_91_20_reg_n_0_[0][44] ;
  wire \op_mem_91_20_reg_n_0_[0][45] ;
  wire \op_mem_91_20_reg_n_0_[0][46] ;
  wire \op_mem_91_20_reg_n_0_[0][47] ;
  wire \op_mem_91_20_reg_n_0_[0][48] ;
  wire \op_mem_91_20_reg_n_0_[0][49] ;
  wire \op_mem_91_20_reg_n_0_[0][4] ;
  wire \op_mem_91_20_reg_n_0_[0][50] ;
  wire \op_mem_91_20_reg_n_0_[0][51] ;
  wire \op_mem_91_20_reg_n_0_[0][52] ;
  wire \op_mem_91_20_reg_n_0_[0][53] ;
  wire \op_mem_91_20_reg_n_0_[0][54] ;
  wire \op_mem_91_20_reg_n_0_[0][55] ;
  wire \op_mem_91_20_reg_n_0_[0][56] ;
  wire \op_mem_91_20_reg_n_0_[0][57] ;
  wire \op_mem_91_20_reg_n_0_[0][58] ;
  wire \op_mem_91_20_reg_n_0_[0][59] ;
  wire \op_mem_91_20_reg_n_0_[0][5] ;
  wire \op_mem_91_20_reg_n_0_[0][60] ;
  wire \op_mem_91_20_reg_n_0_[0][61] ;
  wire \op_mem_91_20_reg_n_0_[0][62] ;
  wire \op_mem_91_20_reg_n_0_[0][63] ;
  wire \op_mem_91_20_reg_n_0_[0][6] ;
  wire \op_mem_91_20_reg_n_0_[0][7] ;
  wire \op_mem_91_20_reg_n_0_[0][8] ;
  wire \op_mem_91_20_reg_n_0_[0][9] ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][63]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_2 
       (.I0(P[11]),
        .I1(\op_mem_91_20_reg[0][63]_0 [11]),
        .O(\op_mem_91_20[0][12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_3 
       (.I0(P[10]),
        .I1(\op_mem_91_20_reg[0][63]_0 [10]),
        .O(\op_mem_91_20[0][12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_4 
       (.I0(P[9]),
        .I1(\op_mem_91_20_reg[0][63]_0 [9]),
        .O(\op_mem_91_20[0][12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_5 
       (.I0(P[8]),
        .I1(\op_mem_91_20_reg[0][63]_0 [8]),
        .O(\op_mem_91_20[0][12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_2 
       (.I0(P[15]),
        .I1(\op_mem_91_20_reg[0][63]_0 [15]),
        .O(\op_mem_91_20[0][16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_3 
       (.I0(P[14]),
        .I1(\op_mem_91_20_reg[0][63]_0 [14]),
        .O(\op_mem_91_20[0][16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_4 
       (.I0(P[13]),
        .I1(\op_mem_91_20_reg[0][63]_0 [13]),
        .O(\op_mem_91_20[0][16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_5 
       (.I0(P[12]),
        .I1(\op_mem_91_20_reg[0][63]_0 [12]),
        .O(\op_mem_91_20[0][16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_2 
       (.I0(P[19]),
        .I1(\op_mem_91_20_reg[0][63]_0 [19]),
        .O(\op_mem_91_20[0][20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_3 
       (.I0(P[18]),
        .I1(\op_mem_91_20_reg[0][63]_0 [18]),
        .O(\op_mem_91_20[0][20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_4 
       (.I0(P[17]),
        .I1(\op_mem_91_20_reg[0][63]_0 [17]),
        .O(\op_mem_91_20[0][20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_5 
       (.I0(P[16]),
        .I1(\op_mem_91_20_reg[0][63]_0 [16]),
        .O(\op_mem_91_20[0][20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_2 
       (.I0(P[23]),
        .I1(\op_mem_91_20_reg[0][63]_0 [23]),
        .O(\op_mem_91_20[0][24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_3 
       (.I0(P[22]),
        .I1(\op_mem_91_20_reg[0][63]_0 [22]),
        .O(\op_mem_91_20[0][24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_4 
       (.I0(P[21]),
        .I1(\op_mem_91_20_reg[0][63]_0 [21]),
        .O(\op_mem_91_20[0][24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_5 
       (.I0(P[20]),
        .I1(\op_mem_91_20_reg[0][63]_0 [20]),
        .O(\op_mem_91_20[0][24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_2 
       (.I0(P[27]),
        .I1(\op_mem_91_20_reg[0][63]_0 [27]),
        .O(\op_mem_91_20[0][28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_3 
       (.I0(P[26]),
        .I1(\op_mem_91_20_reg[0][63]_0 [26]),
        .O(\op_mem_91_20[0][28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_4 
       (.I0(P[25]),
        .I1(\op_mem_91_20_reg[0][63]_0 [25]),
        .O(\op_mem_91_20[0][28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_5 
       (.I0(P[24]),
        .I1(\op_mem_91_20_reg[0][63]_0 [24]),
        .O(\op_mem_91_20[0][28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_2 
       (.I0(P[31]),
        .I1(\op_mem_91_20_reg[0][63]_0 [31]),
        .O(\op_mem_91_20[0][32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_3 
       (.I0(P[30]),
        .I1(\op_mem_91_20_reg[0][63]_0 [30]),
        .O(\op_mem_91_20[0][32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_4 
       (.I0(P[29]),
        .I1(\op_mem_91_20_reg[0][63]_0 [29]),
        .O(\op_mem_91_20[0][32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_5 
       (.I0(P[28]),
        .I1(\op_mem_91_20_reg[0][63]_0 [28]),
        .O(\op_mem_91_20[0][32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_2 
       (.I0(P[35]),
        .I1(\op_mem_91_20_reg[0][63]_0 [35]),
        .O(\op_mem_91_20[0][36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_3 
       (.I0(P[34]),
        .I1(\op_mem_91_20_reg[0][63]_0 [34]),
        .O(\op_mem_91_20[0][36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_4 
       (.I0(P[33]),
        .I1(\op_mem_91_20_reg[0][63]_0 [33]),
        .O(\op_mem_91_20[0][36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_5 
       (.I0(P[32]),
        .I1(\op_mem_91_20_reg[0][63]_0 [32]),
        .O(\op_mem_91_20[0][36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_2 
       (.I0(P[39]),
        .I1(\op_mem_91_20_reg[0][63]_0 [39]),
        .O(\op_mem_91_20[0][40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_3 
       (.I0(P[38]),
        .I1(\op_mem_91_20_reg[0][63]_0 [38]),
        .O(\op_mem_91_20[0][40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_4 
       (.I0(P[37]),
        .I1(\op_mem_91_20_reg[0][63]_0 [37]),
        .O(\op_mem_91_20[0][40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_5 
       (.I0(P[36]),
        .I1(\op_mem_91_20_reg[0][63]_0 [36]),
        .O(\op_mem_91_20[0][40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_2 
       (.I0(P[43]),
        .I1(\op_mem_91_20_reg[0][63]_0 [43]),
        .O(\op_mem_91_20[0][44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_3 
       (.I0(P[42]),
        .I1(\op_mem_91_20_reg[0][63]_0 [42]),
        .O(\op_mem_91_20[0][44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_4 
       (.I0(P[41]),
        .I1(\op_mem_91_20_reg[0][63]_0 [41]),
        .O(\op_mem_91_20[0][44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_5 
       (.I0(P[40]),
        .I1(\op_mem_91_20_reg[0][63]_0 [40]),
        .O(\op_mem_91_20[0][44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_2 
       (.I0(P[47]),
        .I1(\op_mem_91_20_reg[0][63]_0 [47]),
        .O(\op_mem_91_20[0][48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_3 
       (.I0(P[46]),
        .I1(\op_mem_91_20_reg[0][63]_0 [46]),
        .O(\op_mem_91_20[0][48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_4 
       (.I0(P[45]),
        .I1(\op_mem_91_20_reg[0][63]_0 [45]),
        .O(\op_mem_91_20[0][48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_5 
       (.I0(P[44]),
        .I1(\op_mem_91_20_reg[0][63]_0 [44]),
        .O(\op_mem_91_20[0][48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_2 
       (.I0(P[3]),
        .I1(\op_mem_91_20_reg[0][63]_0 [3]),
        .O(\op_mem_91_20[0][4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_3 
       (.I0(P[2]),
        .I1(\op_mem_91_20_reg[0][63]_0 [2]),
        .O(\op_mem_91_20[0][4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_4 
       (.I0(P[1]),
        .I1(\op_mem_91_20_reg[0][63]_0 [1]),
        .O(\op_mem_91_20[0][4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_5 
       (.I0(P[0]),
        .I1(\op_mem_91_20_reg[0][63]_0 [0]),
        .O(\op_mem_91_20[0][4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_2 
       (.I0(P[51]),
        .I1(\op_mem_91_20_reg[0][63]_0 [51]),
        .O(\op_mem_91_20[0][52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_3 
       (.I0(P[50]),
        .I1(\op_mem_91_20_reg[0][63]_0 [50]),
        .O(\op_mem_91_20[0][52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_4 
       (.I0(P[49]),
        .I1(\op_mem_91_20_reg[0][63]_0 [49]),
        .O(\op_mem_91_20[0][52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_5 
       (.I0(P[48]),
        .I1(\op_mem_91_20_reg[0][63]_0 [48]),
        .O(\op_mem_91_20[0][52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_2 
       (.I0(P[55]),
        .I1(\op_mem_91_20_reg[0][63]_0 [55]),
        .O(\op_mem_91_20[0][56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_3 
       (.I0(P[54]),
        .I1(\op_mem_91_20_reg[0][63]_0 [54]),
        .O(\op_mem_91_20[0][56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_4 
       (.I0(P[53]),
        .I1(\op_mem_91_20_reg[0][63]_0 [53]),
        .O(\op_mem_91_20[0][56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_5 
       (.I0(P[52]),
        .I1(\op_mem_91_20_reg[0][63]_0 [52]),
        .O(\op_mem_91_20[0][56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_2 
       (.I0(P[59]),
        .I1(\op_mem_91_20_reg[0][63]_0 [59]),
        .O(\op_mem_91_20[0][60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_3 
       (.I0(P[58]),
        .I1(\op_mem_91_20_reg[0][63]_0 [58]),
        .O(\op_mem_91_20[0][60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_4 
       (.I0(P[57]),
        .I1(\op_mem_91_20_reg[0][63]_0 [57]),
        .O(\op_mem_91_20[0][60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_5 
       (.I0(P[56]),
        .I1(\op_mem_91_20_reg[0][63]_0 [56]),
        .O(\op_mem_91_20[0][60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][63]_i_2 
       (.I0(P[62]),
        .I1(\op_mem_91_20_reg[0][63]_0 [62]),
        .O(\op_mem_91_20[0][63]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][63]_i_3 
       (.I0(P[61]),
        .I1(\op_mem_91_20_reg[0][63]_0 [61]),
        .O(\op_mem_91_20[0][63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][63]_i_4 
       (.I0(P[60]),
        .I1(\op_mem_91_20_reg[0][63]_0 [60]),
        .O(\op_mem_91_20[0][63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_2 
       (.I0(P[7]),
        .I1(\op_mem_91_20_reg[0][63]_0 [7]),
        .O(\op_mem_91_20[0][8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_3 
       (.I0(P[6]),
        .I1(\op_mem_91_20_reg[0][63]_0 [6]),
        .O(\op_mem_91_20[0][8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_4 
       (.I0(P[5]),
        .I1(\op_mem_91_20_reg[0][63]_0 [5]),
        .O(\op_mem_91_20[0][8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_5 
       (.I0(P[4]),
        .I1(\op_mem_91_20_reg[0][63]_0 [4]),
        .O(\op_mem_91_20[0][8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][12]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][12]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][12]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][12] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][12]_i_1 
       (.CI(\op_mem_91_20_reg[0][8]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][12]_i_1_n_0 ,\op_mem_91_20_reg[0][12]_i_1_n_1 ,\op_mem_91_20_reg[0][12]_i_1_n_2 ,\op_mem_91_20_reg[0][12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[11:8]),
        .O({\op_mem_91_20_reg[0][12]_i_1_n_4 ,\op_mem_91_20_reg[0][12]_i_1_n_5 ,\op_mem_91_20_reg[0][12]_i_1_n_6 ,\op_mem_91_20_reg[0][12]_i_1_n_7 }),
        .S({\op_mem_91_20[0][12]_i_2_n_0 ,\op_mem_91_20[0][12]_i_3_n_0 ,\op_mem_91_20[0][12]_i_4_n_0 ,\op_mem_91_20[0][12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][16] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][16]_i_1 
       (.CI(\op_mem_91_20_reg[0][12]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][16]_i_1_n_0 ,\op_mem_91_20_reg[0][16]_i_1_n_1 ,\op_mem_91_20_reg[0][16]_i_1_n_2 ,\op_mem_91_20_reg[0][16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[15:12]),
        .O({\op_mem_91_20_reg[0][16]_i_1_n_4 ,\op_mem_91_20_reg[0][16]_i_1_n_5 ,\op_mem_91_20_reg[0][16]_i_1_n_6 ,\op_mem_91_20_reg[0][16]_i_1_n_7 }),
        .S({\op_mem_91_20[0][16]_i_2_n_0 ,\op_mem_91_20[0][16]_i_3_n_0 ,\op_mem_91_20[0][16]_i_4_n_0 ,\op_mem_91_20[0][16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][4]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][20] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][20]_i_1 
       (.CI(\op_mem_91_20_reg[0][16]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][20]_i_1_n_0 ,\op_mem_91_20_reg[0][20]_i_1_n_1 ,\op_mem_91_20_reg[0][20]_i_1_n_2 ,\op_mem_91_20_reg[0][20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[19:16]),
        .O({\op_mem_91_20_reg[0][20]_i_1_n_4 ,\op_mem_91_20_reg[0][20]_i_1_n_5 ,\op_mem_91_20_reg[0][20]_i_1_n_6 ,\op_mem_91_20_reg[0][20]_i_1_n_7 }),
        .S({\op_mem_91_20[0][20]_i_2_n_0 ,\op_mem_91_20[0][20]_i_3_n_0 ,\op_mem_91_20[0][20]_i_4_n_0 ,\op_mem_91_20[0][20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][24]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][24]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][24]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][24]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][24] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][24]_i_1 
       (.CI(\op_mem_91_20_reg[0][20]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][24]_i_1_n_0 ,\op_mem_91_20_reg[0][24]_i_1_n_1 ,\op_mem_91_20_reg[0][24]_i_1_n_2 ,\op_mem_91_20_reg[0][24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[23:20]),
        .O({\op_mem_91_20_reg[0][24]_i_1_n_4 ,\op_mem_91_20_reg[0][24]_i_1_n_5 ,\op_mem_91_20_reg[0][24]_i_1_n_6 ,\op_mem_91_20_reg[0][24]_i_1_n_7 }),
        .S({\op_mem_91_20[0][24]_i_2_n_0 ,\op_mem_91_20[0][24]_i_3_n_0 ,\op_mem_91_20[0][24]_i_4_n_0 ,\op_mem_91_20[0][24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][28]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][28]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][28]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][28]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][28] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][28]_i_1 
       (.CI(\op_mem_91_20_reg[0][24]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][28]_i_1_n_0 ,\op_mem_91_20_reg[0][28]_i_1_n_1 ,\op_mem_91_20_reg[0][28]_i_1_n_2 ,\op_mem_91_20_reg[0][28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[27:24]),
        .O({\op_mem_91_20_reg[0][28]_i_1_n_4 ,\op_mem_91_20_reg[0][28]_i_1_n_5 ,\op_mem_91_20_reg[0][28]_i_1_n_6 ,\op_mem_91_20_reg[0][28]_i_1_n_7 }),
        .S({\op_mem_91_20[0][28]_i_2_n_0 ,\op_mem_91_20[0][28]_i_3_n_0 ,\op_mem_91_20[0][28]_i_4_n_0 ,\op_mem_91_20[0][28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][32]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][4]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][32]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][32]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][32] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][32]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][32] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][32]_i_1 
       (.CI(\op_mem_91_20_reg[0][28]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][32]_i_1_n_0 ,\op_mem_91_20_reg[0][32]_i_1_n_1 ,\op_mem_91_20_reg[0][32]_i_1_n_2 ,\op_mem_91_20_reg[0][32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[31:28]),
        .O({\op_mem_91_20_reg[0][32]_i_1_n_4 ,\op_mem_91_20_reg[0][32]_i_1_n_5 ,\op_mem_91_20_reg[0][32]_i_1_n_6 ,\op_mem_91_20_reg[0][32]_i_1_n_7 }),
        .S({\op_mem_91_20[0][32]_i_2_n_0 ,\op_mem_91_20[0][32]_i_3_n_0 ,\op_mem_91_20[0][32]_i_4_n_0 ,\op_mem_91_20[0][32]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][33] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][36]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][34] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][36]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][35] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][36]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][36] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][36]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][36] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][36]_i_1 
       (.CI(\op_mem_91_20_reg[0][32]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][36]_i_1_n_0 ,\op_mem_91_20_reg[0][36]_i_1_n_1 ,\op_mem_91_20_reg[0][36]_i_1_n_2 ,\op_mem_91_20_reg[0][36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[35:32]),
        .O({\op_mem_91_20_reg[0][36]_i_1_n_4 ,\op_mem_91_20_reg[0][36]_i_1_n_5 ,\op_mem_91_20_reg[0][36]_i_1_n_6 ,\op_mem_91_20_reg[0][36]_i_1_n_7 }),
        .S({\op_mem_91_20[0][36]_i_2_n_0 ,\op_mem_91_20[0][36]_i_3_n_0 ,\op_mem_91_20[0][36]_i_4_n_0 ,\op_mem_91_20[0][36]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][37] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][40]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][38] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][40]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][39] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][40]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][4]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][40] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][40]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][40] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][40]_i_1 
       (.CI(\op_mem_91_20_reg[0][36]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][40]_i_1_n_0 ,\op_mem_91_20_reg[0][40]_i_1_n_1 ,\op_mem_91_20_reg[0][40]_i_1_n_2 ,\op_mem_91_20_reg[0][40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[39:36]),
        .O({\op_mem_91_20_reg[0][40]_i_1_n_4 ,\op_mem_91_20_reg[0][40]_i_1_n_5 ,\op_mem_91_20_reg[0][40]_i_1_n_6 ,\op_mem_91_20_reg[0][40]_i_1_n_7 }),
        .S({\op_mem_91_20[0][40]_i_2_n_0 ,\op_mem_91_20[0][40]_i_3_n_0 ,\op_mem_91_20[0][40]_i_4_n_0 ,\op_mem_91_20[0][40]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][41] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][44]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][42] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][44]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][43] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][44]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][44] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][44]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][44] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][44]_i_1 
       (.CI(\op_mem_91_20_reg[0][40]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][44]_i_1_n_0 ,\op_mem_91_20_reg[0][44]_i_1_n_1 ,\op_mem_91_20_reg[0][44]_i_1_n_2 ,\op_mem_91_20_reg[0][44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[43:40]),
        .O({\op_mem_91_20_reg[0][44]_i_1_n_4 ,\op_mem_91_20_reg[0][44]_i_1_n_5 ,\op_mem_91_20_reg[0][44]_i_1_n_6 ,\op_mem_91_20_reg[0][44]_i_1_n_7 }),
        .S({\op_mem_91_20[0][44]_i_2_n_0 ,\op_mem_91_20[0][44]_i_3_n_0 ,\op_mem_91_20[0][44]_i_4_n_0 ,\op_mem_91_20[0][44]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][45] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][48]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][46] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][48]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][47] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][48]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][48] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][48]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][48] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][48]_i_1 
       (.CI(\op_mem_91_20_reg[0][44]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][48]_i_1_n_0 ,\op_mem_91_20_reg[0][48]_i_1_n_1 ,\op_mem_91_20_reg[0][48]_i_1_n_2 ,\op_mem_91_20_reg[0][48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[47:44]),
        .O({\op_mem_91_20_reg[0][48]_i_1_n_4 ,\op_mem_91_20_reg[0][48]_i_1_n_5 ,\op_mem_91_20_reg[0][48]_i_1_n_6 ,\op_mem_91_20_reg[0][48]_i_1_n_7 }),
        .S({\op_mem_91_20[0][48]_i_2_n_0 ,\op_mem_91_20[0][48]_i_3_n_0 ,\op_mem_91_20[0][48]_i_4_n_0 ,\op_mem_91_20[0][48]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][49] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][52]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][4]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][4] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][4]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][4]_i_1_n_0 ,\op_mem_91_20_reg[0][4]_i_1_n_1 ,\op_mem_91_20_reg[0][4]_i_1_n_2 ,\op_mem_91_20_reg[0][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[3:0]),
        .O({\op_mem_91_20_reg[0][4]_i_1_n_4 ,\op_mem_91_20_reg[0][4]_i_1_n_5 ,\op_mem_91_20_reg[0][4]_i_1_n_6 ,\op_mem_91_20_reg[0][4]_i_1_n_7 }),
        .S({\op_mem_91_20[0][4]_i_2_n_0 ,\op_mem_91_20[0][4]_i_3_n_0 ,\op_mem_91_20[0][4]_i_4_n_0 ,\op_mem_91_20[0][4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][50] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][52]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][51] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][52]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][52] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][52]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][52] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][52]_i_1 
       (.CI(\op_mem_91_20_reg[0][48]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][52]_i_1_n_0 ,\op_mem_91_20_reg[0][52]_i_1_n_1 ,\op_mem_91_20_reg[0][52]_i_1_n_2 ,\op_mem_91_20_reg[0][52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[51:48]),
        .O({\op_mem_91_20_reg[0][52]_i_1_n_4 ,\op_mem_91_20_reg[0][52]_i_1_n_5 ,\op_mem_91_20_reg[0][52]_i_1_n_6 ,\op_mem_91_20_reg[0][52]_i_1_n_7 }),
        .S({\op_mem_91_20[0][52]_i_2_n_0 ,\op_mem_91_20[0][52]_i_3_n_0 ,\op_mem_91_20[0][52]_i_4_n_0 ,\op_mem_91_20[0][52]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][53] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][56]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][54] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][56]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][55] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][56]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][56] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][56]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][56] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][56]_i_1 
       (.CI(\op_mem_91_20_reg[0][52]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][56]_i_1_n_0 ,\op_mem_91_20_reg[0][56]_i_1_n_1 ,\op_mem_91_20_reg[0][56]_i_1_n_2 ,\op_mem_91_20_reg[0][56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[55:52]),
        .O({\op_mem_91_20_reg[0][56]_i_1_n_4 ,\op_mem_91_20_reg[0][56]_i_1_n_5 ,\op_mem_91_20_reg[0][56]_i_1_n_6 ,\op_mem_91_20_reg[0][56]_i_1_n_7 }),
        .S({\op_mem_91_20[0][56]_i_2_n_0 ,\op_mem_91_20[0][56]_i_3_n_0 ,\op_mem_91_20[0][56]_i_4_n_0 ,\op_mem_91_20[0][56]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][57] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][60]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][58] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][60]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][59] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][60]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][8]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][60] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][60]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][60] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][60]_i_1 
       (.CI(\op_mem_91_20_reg[0][56]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][60]_i_1_n_0 ,\op_mem_91_20_reg[0][60]_i_1_n_1 ,\op_mem_91_20_reg[0][60]_i_1_n_2 ,\op_mem_91_20_reg[0][60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[59:56]),
        .O({\op_mem_91_20_reg[0][60]_i_1_n_4 ,\op_mem_91_20_reg[0][60]_i_1_n_5 ,\op_mem_91_20_reg[0][60]_i_1_n_6 ,\op_mem_91_20_reg[0][60]_i_1_n_7 }),
        .S({\op_mem_91_20[0][60]_i_2_n_0 ,\op_mem_91_20[0][60]_i_3_n_0 ,\op_mem_91_20[0][60]_i_4_n_0 ,\op_mem_91_20[0][60]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][61] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][63]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][62] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][63]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][63] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][63]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][63] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][63]_i_1 
       (.CI(\op_mem_91_20_reg[0][60]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][63]_i_1_CO_UNCONNECTED [3:2],\op_mem_91_20_reg[0][63]_i_1_n_2 ,\op_mem_91_20_reg[0][63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[61:60]}),
        .O({\NLW_op_mem_91_20_reg[0][63]_i_1_O_UNCONNECTED [3],\op_mem_91_20_reg[0][63]_i_1_n_5 ,\op_mem_91_20_reg[0][63]_i_1_n_6 ,\op_mem_91_20_reg[0][63]_i_1_n_7 }),
        .S({1'b0,\op_mem_91_20[0][63]_i_2_n_0 ,\op_mem_91_20[0][63]_i_3_n_0 ,\op_mem_91_20[0][63]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][8]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][8]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][8]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][8] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][8]_i_1 
       (.CI(\op_mem_91_20_reg[0][4]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][8]_i_1_n_0 ,\op_mem_91_20_reg[0][8]_i_1_n_1 ,\op_mem_91_20_reg[0][8]_i_1_n_2 ,\op_mem_91_20_reg[0][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[7:4]),
        .O({\op_mem_91_20_reg[0][8]_i_1_n_4 ,\op_mem_91_20_reg[0][8]_i_1_n_5 ,\op_mem_91_20_reg[0][8]_i_1_n_6 ,\op_mem_91_20_reg[0][8]_i_1_n_7 }),
        .S({\op_mem_91_20[0][8]_i_2_n_0 ,\op_mem_91_20[0][8]_i_3_n_0 ,\op_mem_91_20[0][8]_i_4_n_0 ,\op_mem_91_20[0][8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][12]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][10] ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][11] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][12] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][13] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][14] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][15] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][16] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][17] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][18] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][19] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][1] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][20] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][21] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][22] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][23] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][24] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][25] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][26] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][27] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][28] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][29] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][2] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][30] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][31] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][32] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][32] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][33] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][33] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][34] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][34] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][35] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][35] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][36] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][36] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][37] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][37] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][38] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][38] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][39] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][39] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][3] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][40] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][40] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][41] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][41] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][42] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][42] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][43] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][43] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][44] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][44] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][45] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][45] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][46] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][46] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][47] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][47] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][48] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][48] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][49] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][49] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][4] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][50] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][50] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][51] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][51] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][52] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][52] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][53] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][53] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][54] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][54] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][55] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][55] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][56] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][56] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][57] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][57] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][58] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][58] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][59] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][59] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][5] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][60] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][60] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][61] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][61] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][62] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][62] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][63] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][63] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][6] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][7] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][8] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][9] ),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_56ffe7ce6b" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_56ffe7ce6b_23
   (Q,
    P,
    \op_mem_91_20_reg[0][63]_0 ,
    clk);
  output [62:0]Q;
  input [62:0]P;
  input [62:0]\op_mem_91_20_reg[0][63]_0 ;
  input clk;

  wire [62:0]P;
  wire [62:0]Q;
  wire [63:1]cast_internal_s_83_3_convert;
  wire clk;
  wire \op_mem_91_20[0][12]_i_2_n_0 ;
  wire \op_mem_91_20[0][12]_i_3_n_0 ;
  wire \op_mem_91_20[0][12]_i_4_n_0 ;
  wire \op_mem_91_20[0][12]_i_5_n_0 ;
  wire \op_mem_91_20[0][16]_i_2_n_0 ;
  wire \op_mem_91_20[0][16]_i_3_n_0 ;
  wire \op_mem_91_20[0][16]_i_4_n_0 ;
  wire \op_mem_91_20[0][16]_i_5_n_0 ;
  wire \op_mem_91_20[0][20]_i_2_n_0 ;
  wire \op_mem_91_20[0][20]_i_3_n_0 ;
  wire \op_mem_91_20[0][20]_i_4_n_0 ;
  wire \op_mem_91_20[0][20]_i_5_n_0 ;
  wire \op_mem_91_20[0][24]_i_2_n_0 ;
  wire \op_mem_91_20[0][24]_i_3_n_0 ;
  wire \op_mem_91_20[0][24]_i_4_n_0 ;
  wire \op_mem_91_20[0][24]_i_5_n_0 ;
  wire \op_mem_91_20[0][28]_i_2_n_0 ;
  wire \op_mem_91_20[0][28]_i_3_n_0 ;
  wire \op_mem_91_20[0][28]_i_4_n_0 ;
  wire \op_mem_91_20[0][28]_i_5_n_0 ;
  wire \op_mem_91_20[0][32]_i_2_n_0 ;
  wire \op_mem_91_20[0][32]_i_3_n_0 ;
  wire \op_mem_91_20[0][32]_i_4_n_0 ;
  wire \op_mem_91_20[0][32]_i_5_n_0 ;
  wire \op_mem_91_20[0][36]_i_2_n_0 ;
  wire \op_mem_91_20[0][36]_i_3_n_0 ;
  wire \op_mem_91_20[0][36]_i_4_n_0 ;
  wire \op_mem_91_20[0][36]_i_5_n_0 ;
  wire \op_mem_91_20[0][40]_i_2_n_0 ;
  wire \op_mem_91_20[0][40]_i_3_n_0 ;
  wire \op_mem_91_20[0][40]_i_4_n_0 ;
  wire \op_mem_91_20[0][40]_i_5_n_0 ;
  wire \op_mem_91_20[0][44]_i_2_n_0 ;
  wire \op_mem_91_20[0][44]_i_3_n_0 ;
  wire \op_mem_91_20[0][44]_i_4_n_0 ;
  wire \op_mem_91_20[0][44]_i_5_n_0 ;
  wire \op_mem_91_20[0][48]_i_2_n_0 ;
  wire \op_mem_91_20[0][48]_i_3_n_0 ;
  wire \op_mem_91_20[0][48]_i_4_n_0 ;
  wire \op_mem_91_20[0][48]_i_5_n_0 ;
  wire \op_mem_91_20[0][4]_i_2_n_0 ;
  wire \op_mem_91_20[0][4]_i_3_n_0 ;
  wire \op_mem_91_20[0][4]_i_4_n_0 ;
  wire \op_mem_91_20[0][4]_i_5_n_0 ;
  wire \op_mem_91_20[0][52]_i_2_n_0 ;
  wire \op_mem_91_20[0][52]_i_3_n_0 ;
  wire \op_mem_91_20[0][52]_i_4_n_0 ;
  wire \op_mem_91_20[0][52]_i_5_n_0 ;
  wire \op_mem_91_20[0][56]_i_2_n_0 ;
  wire \op_mem_91_20[0][56]_i_3_n_0 ;
  wire \op_mem_91_20[0][56]_i_4_n_0 ;
  wire \op_mem_91_20[0][56]_i_5_n_0 ;
  wire \op_mem_91_20[0][60]_i_2_n_0 ;
  wire \op_mem_91_20[0][60]_i_3_n_0 ;
  wire \op_mem_91_20[0][60]_i_4_n_0 ;
  wire \op_mem_91_20[0][60]_i_5_n_0 ;
  wire \op_mem_91_20[0][63]_i_2_n_0 ;
  wire \op_mem_91_20[0][63]_i_3_n_0 ;
  wire \op_mem_91_20[0][63]_i_4_n_0 ;
  wire \op_mem_91_20[0][8]_i_2_n_0 ;
  wire \op_mem_91_20[0][8]_i_3_n_0 ;
  wire \op_mem_91_20[0][8]_i_4_n_0 ;
  wire \op_mem_91_20[0][8]_i_5_n_0 ;
  wire [63:1]\op_mem_91_20_reg[0] ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_3 ;
  wire [62:0]\op_mem_91_20_reg[0][63]_0 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_3 ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][63]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_2 
       (.I0(P[11]),
        .I1(\op_mem_91_20_reg[0][63]_0 [11]),
        .O(\op_mem_91_20[0][12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_3 
       (.I0(P[10]),
        .I1(\op_mem_91_20_reg[0][63]_0 [10]),
        .O(\op_mem_91_20[0][12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_4 
       (.I0(P[9]),
        .I1(\op_mem_91_20_reg[0][63]_0 [9]),
        .O(\op_mem_91_20[0][12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_5 
       (.I0(P[8]),
        .I1(\op_mem_91_20_reg[0][63]_0 [8]),
        .O(\op_mem_91_20[0][12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_2 
       (.I0(P[15]),
        .I1(\op_mem_91_20_reg[0][63]_0 [15]),
        .O(\op_mem_91_20[0][16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_3 
       (.I0(P[14]),
        .I1(\op_mem_91_20_reg[0][63]_0 [14]),
        .O(\op_mem_91_20[0][16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_4 
       (.I0(P[13]),
        .I1(\op_mem_91_20_reg[0][63]_0 [13]),
        .O(\op_mem_91_20[0][16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_5 
       (.I0(P[12]),
        .I1(\op_mem_91_20_reg[0][63]_0 [12]),
        .O(\op_mem_91_20[0][16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_2 
       (.I0(P[19]),
        .I1(\op_mem_91_20_reg[0][63]_0 [19]),
        .O(\op_mem_91_20[0][20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_3 
       (.I0(P[18]),
        .I1(\op_mem_91_20_reg[0][63]_0 [18]),
        .O(\op_mem_91_20[0][20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_4 
       (.I0(P[17]),
        .I1(\op_mem_91_20_reg[0][63]_0 [17]),
        .O(\op_mem_91_20[0][20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_5 
       (.I0(P[16]),
        .I1(\op_mem_91_20_reg[0][63]_0 [16]),
        .O(\op_mem_91_20[0][20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_2 
       (.I0(P[23]),
        .I1(\op_mem_91_20_reg[0][63]_0 [23]),
        .O(\op_mem_91_20[0][24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_3 
       (.I0(P[22]),
        .I1(\op_mem_91_20_reg[0][63]_0 [22]),
        .O(\op_mem_91_20[0][24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_4 
       (.I0(P[21]),
        .I1(\op_mem_91_20_reg[0][63]_0 [21]),
        .O(\op_mem_91_20[0][24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_5 
       (.I0(P[20]),
        .I1(\op_mem_91_20_reg[0][63]_0 [20]),
        .O(\op_mem_91_20[0][24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_2 
       (.I0(P[27]),
        .I1(\op_mem_91_20_reg[0][63]_0 [27]),
        .O(\op_mem_91_20[0][28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_3 
       (.I0(P[26]),
        .I1(\op_mem_91_20_reg[0][63]_0 [26]),
        .O(\op_mem_91_20[0][28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_4 
       (.I0(P[25]),
        .I1(\op_mem_91_20_reg[0][63]_0 [25]),
        .O(\op_mem_91_20[0][28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_5 
       (.I0(P[24]),
        .I1(\op_mem_91_20_reg[0][63]_0 [24]),
        .O(\op_mem_91_20[0][28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_2 
       (.I0(P[31]),
        .I1(\op_mem_91_20_reg[0][63]_0 [31]),
        .O(\op_mem_91_20[0][32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_3 
       (.I0(P[30]),
        .I1(\op_mem_91_20_reg[0][63]_0 [30]),
        .O(\op_mem_91_20[0][32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_4 
       (.I0(P[29]),
        .I1(\op_mem_91_20_reg[0][63]_0 [29]),
        .O(\op_mem_91_20[0][32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_5 
       (.I0(P[28]),
        .I1(\op_mem_91_20_reg[0][63]_0 [28]),
        .O(\op_mem_91_20[0][32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_2 
       (.I0(P[35]),
        .I1(\op_mem_91_20_reg[0][63]_0 [35]),
        .O(\op_mem_91_20[0][36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_3 
       (.I0(P[34]),
        .I1(\op_mem_91_20_reg[0][63]_0 [34]),
        .O(\op_mem_91_20[0][36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_4 
       (.I0(P[33]),
        .I1(\op_mem_91_20_reg[0][63]_0 [33]),
        .O(\op_mem_91_20[0][36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_5 
       (.I0(P[32]),
        .I1(\op_mem_91_20_reg[0][63]_0 [32]),
        .O(\op_mem_91_20[0][36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_2 
       (.I0(P[39]),
        .I1(\op_mem_91_20_reg[0][63]_0 [39]),
        .O(\op_mem_91_20[0][40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_3 
       (.I0(P[38]),
        .I1(\op_mem_91_20_reg[0][63]_0 [38]),
        .O(\op_mem_91_20[0][40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_4 
       (.I0(P[37]),
        .I1(\op_mem_91_20_reg[0][63]_0 [37]),
        .O(\op_mem_91_20[0][40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_5 
       (.I0(P[36]),
        .I1(\op_mem_91_20_reg[0][63]_0 [36]),
        .O(\op_mem_91_20[0][40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_2 
       (.I0(P[43]),
        .I1(\op_mem_91_20_reg[0][63]_0 [43]),
        .O(\op_mem_91_20[0][44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_3 
       (.I0(P[42]),
        .I1(\op_mem_91_20_reg[0][63]_0 [42]),
        .O(\op_mem_91_20[0][44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_4 
       (.I0(P[41]),
        .I1(\op_mem_91_20_reg[0][63]_0 [41]),
        .O(\op_mem_91_20[0][44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_5 
       (.I0(P[40]),
        .I1(\op_mem_91_20_reg[0][63]_0 [40]),
        .O(\op_mem_91_20[0][44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_2 
       (.I0(P[47]),
        .I1(\op_mem_91_20_reg[0][63]_0 [47]),
        .O(\op_mem_91_20[0][48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_3 
       (.I0(P[46]),
        .I1(\op_mem_91_20_reg[0][63]_0 [46]),
        .O(\op_mem_91_20[0][48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_4 
       (.I0(P[45]),
        .I1(\op_mem_91_20_reg[0][63]_0 [45]),
        .O(\op_mem_91_20[0][48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_5 
       (.I0(P[44]),
        .I1(\op_mem_91_20_reg[0][63]_0 [44]),
        .O(\op_mem_91_20[0][48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_2 
       (.I0(P[3]),
        .I1(\op_mem_91_20_reg[0][63]_0 [3]),
        .O(\op_mem_91_20[0][4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_3 
       (.I0(P[2]),
        .I1(\op_mem_91_20_reg[0][63]_0 [2]),
        .O(\op_mem_91_20[0][4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_4 
       (.I0(P[1]),
        .I1(\op_mem_91_20_reg[0][63]_0 [1]),
        .O(\op_mem_91_20[0][4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_5 
       (.I0(P[0]),
        .I1(\op_mem_91_20_reg[0][63]_0 [0]),
        .O(\op_mem_91_20[0][4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_2 
       (.I0(P[51]),
        .I1(\op_mem_91_20_reg[0][63]_0 [51]),
        .O(\op_mem_91_20[0][52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_3 
       (.I0(P[50]),
        .I1(\op_mem_91_20_reg[0][63]_0 [50]),
        .O(\op_mem_91_20[0][52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_4 
       (.I0(P[49]),
        .I1(\op_mem_91_20_reg[0][63]_0 [49]),
        .O(\op_mem_91_20[0][52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_5 
       (.I0(P[48]),
        .I1(\op_mem_91_20_reg[0][63]_0 [48]),
        .O(\op_mem_91_20[0][52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_2 
       (.I0(P[55]),
        .I1(\op_mem_91_20_reg[0][63]_0 [55]),
        .O(\op_mem_91_20[0][56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_3 
       (.I0(P[54]),
        .I1(\op_mem_91_20_reg[0][63]_0 [54]),
        .O(\op_mem_91_20[0][56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_4 
       (.I0(P[53]),
        .I1(\op_mem_91_20_reg[0][63]_0 [53]),
        .O(\op_mem_91_20[0][56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_5 
       (.I0(P[52]),
        .I1(\op_mem_91_20_reg[0][63]_0 [52]),
        .O(\op_mem_91_20[0][56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_2 
       (.I0(P[59]),
        .I1(\op_mem_91_20_reg[0][63]_0 [59]),
        .O(\op_mem_91_20[0][60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_3 
       (.I0(P[58]),
        .I1(\op_mem_91_20_reg[0][63]_0 [58]),
        .O(\op_mem_91_20[0][60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_4 
       (.I0(P[57]),
        .I1(\op_mem_91_20_reg[0][63]_0 [57]),
        .O(\op_mem_91_20[0][60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_5 
       (.I0(P[56]),
        .I1(\op_mem_91_20_reg[0][63]_0 [56]),
        .O(\op_mem_91_20[0][60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][63]_i_2 
       (.I0(P[62]),
        .I1(\op_mem_91_20_reg[0][63]_0 [62]),
        .O(\op_mem_91_20[0][63]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][63]_i_3 
       (.I0(P[61]),
        .I1(\op_mem_91_20_reg[0][63]_0 [61]),
        .O(\op_mem_91_20[0][63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][63]_i_4 
       (.I0(P[60]),
        .I1(\op_mem_91_20_reg[0][63]_0 [60]),
        .O(\op_mem_91_20[0][63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_2 
       (.I0(P[7]),
        .I1(\op_mem_91_20_reg[0][63]_0 [7]),
        .O(\op_mem_91_20[0][8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_3 
       (.I0(P[6]),
        .I1(\op_mem_91_20_reg[0][63]_0 [6]),
        .O(\op_mem_91_20[0][8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_4 
       (.I0(P[5]),
        .I1(\op_mem_91_20_reg[0][63]_0 [5]),
        .O(\op_mem_91_20[0][8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_5 
       (.I0(P[4]),
        .I1(\op_mem_91_20_reg[0][63]_0 [4]),
        .O(\op_mem_91_20[0][8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[10]),
        .Q(\op_mem_91_20_reg[0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[11]),
        .Q(\op_mem_91_20_reg[0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[12]),
        .Q(\op_mem_91_20_reg[0] [12]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][12]_i_1 
       (.CI(\op_mem_91_20_reg[0][8]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][12]_i_1_n_0 ,\op_mem_91_20_reg[0][12]_i_1_n_1 ,\op_mem_91_20_reg[0][12]_i_1_n_2 ,\op_mem_91_20_reg[0][12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[11:8]),
        .O(cast_internal_s_83_3_convert[12:9]),
        .S({\op_mem_91_20[0][12]_i_2_n_0 ,\op_mem_91_20[0][12]_i_3_n_0 ,\op_mem_91_20[0][12]_i_4_n_0 ,\op_mem_91_20[0][12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[13]),
        .Q(\op_mem_91_20_reg[0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[14]),
        .Q(\op_mem_91_20_reg[0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[15]),
        .Q(\op_mem_91_20_reg[0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[16]),
        .Q(\op_mem_91_20_reg[0] [16]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][16]_i_1 
       (.CI(\op_mem_91_20_reg[0][12]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][16]_i_1_n_0 ,\op_mem_91_20_reg[0][16]_i_1_n_1 ,\op_mem_91_20_reg[0][16]_i_1_n_2 ,\op_mem_91_20_reg[0][16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[15:12]),
        .O(cast_internal_s_83_3_convert[16:13]),
        .S({\op_mem_91_20[0][16]_i_2_n_0 ,\op_mem_91_20[0][16]_i_3_n_0 ,\op_mem_91_20[0][16]_i_4_n_0 ,\op_mem_91_20[0][16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[17]),
        .Q(\op_mem_91_20_reg[0] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[18]),
        .Q(\op_mem_91_20_reg[0] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[19]),
        .Q(\op_mem_91_20_reg[0] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[1]),
        .Q(\op_mem_91_20_reg[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[20]),
        .Q(\op_mem_91_20_reg[0] [20]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][20]_i_1 
       (.CI(\op_mem_91_20_reg[0][16]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][20]_i_1_n_0 ,\op_mem_91_20_reg[0][20]_i_1_n_1 ,\op_mem_91_20_reg[0][20]_i_1_n_2 ,\op_mem_91_20_reg[0][20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[19:16]),
        .O(cast_internal_s_83_3_convert[20:17]),
        .S({\op_mem_91_20[0][20]_i_2_n_0 ,\op_mem_91_20[0][20]_i_3_n_0 ,\op_mem_91_20[0][20]_i_4_n_0 ,\op_mem_91_20[0][20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[21]),
        .Q(\op_mem_91_20_reg[0] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[22]),
        .Q(\op_mem_91_20_reg[0] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[23]),
        .Q(\op_mem_91_20_reg[0] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[24]),
        .Q(\op_mem_91_20_reg[0] [24]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][24]_i_1 
       (.CI(\op_mem_91_20_reg[0][20]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][24]_i_1_n_0 ,\op_mem_91_20_reg[0][24]_i_1_n_1 ,\op_mem_91_20_reg[0][24]_i_1_n_2 ,\op_mem_91_20_reg[0][24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[23:20]),
        .O(cast_internal_s_83_3_convert[24:21]),
        .S({\op_mem_91_20[0][24]_i_2_n_0 ,\op_mem_91_20[0][24]_i_3_n_0 ,\op_mem_91_20[0][24]_i_4_n_0 ,\op_mem_91_20[0][24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[25]),
        .Q(\op_mem_91_20_reg[0] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[26]),
        .Q(\op_mem_91_20_reg[0] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[27]),
        .Q(\op_mem_91_20_reg[0] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[28]),
        .Q(\op_mem_91_20_reg[0] [28]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][28]_i_1 
       (.CI(\op_mem_91_20_reg[0][24]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][28]_i_1_n_0 ,\op_mem_91_20_reg[0][28]_i_1_n_1 ,\op_mem_91_20_reg[0][28]_i_1_n_2 ,\op_mem_91_20_reg[0][28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[27:24]),
        .O(cast_internal_s_83_3_convert[28:25]),
        .S({\op_mem_91_20[0][28]_i_2_n_0 ,\op_mem_91_20[0][28]_i_3_n_0 ,\op_mem_91_20[0][28]_i_4_n_0 ,\op_mem_91_20[0][28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[29]),
        .Q(\op_mem_91_20_reg[0] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[2]),
        .Q(\op_mem_91_20_reg[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[30]),
        .Q(\op_mem_91_20_reg[0] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[31]),
        .Q(\op_mem_91_20_reg[0] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][32] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[32]),
        .Q(\op_mem_91_20_reg[0] [32]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][32]_i_1 
       (.CI(\op_mem_91_20_reg[0][28]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][32]_i_1_n_0 ,\op_mem_91_20_reg[0][32]_i_1_n_1 ,\op_mem_91_20_reg[0][32]_i_1_n_2 ,\op_mem_91_20_reg[0][32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[31:28]),
        .O(cast_internal_s_83_3_convert[32:29]),
        .S({\op_mem_91_20[0][32]_i_2_n_0 ,\op_mem_91_20[0][32]_i_3_n_0 ,\op_mem_91_20[0][32]_i_4_n_0 ,\op_mem_91_20[0][32]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][33] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[33]),
        .Q(\op_mem_91_20_reg[0] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][34] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[34]),
        .Q(\op_mem_91_20_reg[0] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][35] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[35]),
        .Q(\op_mem_91_20_reg[0] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][36] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[36]),
        .Q(\op_mem_91_20_reg[0] [36]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][36]_i_1 
       (.CI(\op_mem_91_20_reg[0][32]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][36]_i_1_n_0 ,\op_mem_91_20_reg[0][36]_i_1_n_1 ,\op_mem_91_20_reg[0][36]_i_1_n_2 ,\op_mem_91_20_reg[0][36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[35:32]),
        .O(cast_internal_s_83_3_convert[36:33]),
        .S({\op_mem_91_20[0][36]_i_2_n_0 ,\op_mem_91_20[0][36]_i_3_n_0 ,\op_mem_91_20[0][36]_i_4_n_0 ,\op_mem_91_20[0][36]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][37] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[37]),
        .Q(\op_mem_91_20_reg[0] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][38] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[38]),
        .Q(\op_mem_91_20_reg[0] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][39] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[39]),
        .Q(\op_mem_91_20_reg[0] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[3]),
        .Q(\op_mem_91_20_reg[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][40] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[40]),
        .Q(\op_mem_91_20_reg[0] [40]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][40]_i_1 
       (.CI(\op_mem_91_20_reg[0][36]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][40]_i_1_n_0 ,\op_mem_91_20_reg[0][40]_i_1_n_1 ,\op_mem_91_20_reg[0][40]_i_1_n_2 ,\op_mem_91_20_reg[0][40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[39:36]),
        .O(cast_internal_s_83_3_convert[40:37]),
        .S({\op_mem_91_20[0][40]_i_2_n_0 ,\op_mem_91_20[0][40]_i_3_n_0 ,\op_mem_91_20[0][40]_i_4_n_0 ,\op_mem_91_20[0][40]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][41] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[41]),
        .Q(\op_mem_91_20_reg[0] [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][42] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[42]),
        .Q(\op_mem_91_20_reg[0] [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][43] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[43]),
        .Q(\op_mem_91_20_reg[0] [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][44] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[44]),
        .Q(\op_mem_91_20_reg[0] [44]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][44]_i_1 
       (.CI(\op_mem_91_20_reg[0][40]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][44]_i_1_n_0 ,\op_mem_91_20_reg[0][44]_i_1_n_1 ,\op_mem_91_20_reg[0][44]_i_1_n_2 ,\op_mem_91_20_reg[0][44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[43:40]),
        .O(cast_internal_s_83_3_convert[44:41]),
        .S({\op_mem_91_20[0][44]_i_2_n_0 ,\op_mem_91_20[0][44]_i_3_n_0 ,\op_mem_91_20[0][44]_i_4_n_0 ,\op_mem_91_20[0][44]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][45] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[45]),
        .Q(\op_mem_91_20_reg[0] [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][46] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[46]),
        .Q(\op_mem_91_20_reg[0] [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][47] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[47]),
        .Q(\op_mem_91_20_reg[0] [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][48] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[48]),
        .Q(\op_mem_91_20_reg[0] [48]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][48]_i_1 
       (.CI(\op_mem_91_20_reg[0][44]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][48]_i_1_n_0 ,\op_mem_91_20_reg[0][48]_i_1_n_1 ,\op_mem_91_20_reg[0][48]_i_1_n_2 ,\op_mem_91_20_reg[0][48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[47:44]),
        .O(cast_internal_s_83_3_convert[48:45]),
        .S({\op_mem_91_20[0][48]_i_2_n_0 ,\op_mem_91_20[0][48]_i_3_n_0 ,\op_mem_91_20[0][48]_i_4_n_0 ,\op_mem_91_20[0][48]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][49] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[49]),
        .Q(\op_mem_91_20_reg[0] [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[4]),
        .Q(\op_mem_91_20_reg[0] [4]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][4]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][4]_i_1_n_0 ,\op_mem_91_20_reg[0][4]_i_1_n_1 ,\op_mem_91_20_reg[0][4]_i_1_n_2 ,\op_mem_91_20_reg[0][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[3:0]),
        .O(cast_internal_s_83_3_convert[4:1]),
        .S({\op_mem_91_20[0][4]_i_2_n_0 ,\op_mem_91_20[0][4]_i_3_n_0 ,\op_mem_91_20[0][4]_i_4_n_0 ,\op_mem_91_20[0][4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][50] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[50]),
        .Q(\op_mem_91_20_reg[0] [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][51] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[51]),
        .Q(\op_mem_91_20_reg[0] [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][52] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[52]),
        .Q(\op_mem_91_20_reg[0] [52]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][52]_i_1 
       (.CI(\op_mem_91_20_reg[0][48]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][52]_i_1_n_0 ,\op_mem_91_20_reg[0][52]_i_1_n_1 ,\op_mem_91_20_reg[0][52]_i_1_n_2 ,\op_mem_91_20_reg[0][52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[51:48]),
        .O(cast_internal_s_83_3_convert[52:49]),
        .S({\op_mem_91_20[0][52]_i_2_n_0 ,\op_mem_91_20[0][52]_i_3_n_0 ,\op_mem_91_20[0][52]_i_4_n_0 ,\op_mem_91_20[0][52]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][53] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[53]),
        .Q(\op_mem_91_20_reg[0] [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][54] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[54]),
        .Q(\op_mem_91_20_reg[0] [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][55] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[55]),
        .Q(\op_mem_91_20_reg[0] [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][56] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[56]),
        .Q(\op_mem_91_20_reg[0] [56]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][56]_i_1 
       (.CI(\op_mem_91_20_reg[0][52]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][56]_i_1_n_0 ,\op_mem_91_20_reg[0][56]_i_1_n_1 ,\op_mem_91_20_reg[0][56]_i_1_n_2 ,\op_mem_91_20_reg[0][56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[55:52]),
        .O(cast_internal_s_83_3_convert[56:53]),
        .S({\op_mem_91_20[0][56]_i_2_n_0 ,\op_mem_91_20[0][56]_i_3_n_0 ,\op_mem_91_20[0][56]_i_4_n_0 ,\op_mem_91_20[0][56]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][57] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[57]),
        .Q(\op_mem_91_20_reg[0] [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][58] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[58]),
        .Q(\op_mem_91_20_reg[0] [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][59] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[59]),
        .Q(\op_mem_91_20_reg[0] [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[5]),
        .Q(\op_mem_91_20_reg[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][60] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[60]),
        .Q(\op_mem_91_20_reg[0] [60]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][60]_i_1 
       (.CI(\op_mem_91_20_reg[0][56]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][60]_i_1_n_0 ,\op_mem_91_20_reg[0][60]_i_1_n_1 ,\op_mem_91_20_reg[0][60]_i_1_n_2 ,\op_mem_91_20_reg[0][60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[59:56]),
        .O(cast_internal_s_83_3_convert[60:57]),
        .S({\op_mem_91_20[0][60]_i_2_n_0 ,\op_mem_91_20[0][60]_i_3_n_0 ,\op_mem_91_20[0][60]_i_4_n_0 ,\op_mem_91_20[0][60]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][61] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[61]),
        .Q(\op_mem_91_20_reg[0] [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][62] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[62]),
        .Q(\op_mem_91_20_reg[0] [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][63] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[63]),
        .Q(\op_mem_91_20_reg[0] [63]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][63]_i_1 
       (.CI(\op_mem_91_20_reg[0][60]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][63]_i_1_CO_UNCONNECTED [3:2],\op_mem_91_20_reg[0][63]_i_1_n_2 ,\op_mem_91_20_reg[0][63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[61:60]}),
        .O({\NLW_op_mem_91_20_reg[0][63]_i_1_O_UNCONNECTED [3],cast_internal_s_83_3_convert[63:61]}),
        .S({1'b0,\op_mem_91_20[0][63]_i_2_n_0 ,\op_mem_91_20[0][63]_i_3_n_0 ,\op_mem_91_20[0][63]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[6]),
        .Q(\op_mem_91_20_reg[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[7]),
        .Q(\op_mem_91_20_reg[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[8]),
        .Q(\op_mem_91_20_reg[0] [8]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][8]_i_1 
       (.CI(\op_mem_91_20_reg[0][4]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][8]_i_1_n_0 ,\op_mem_91_20_reg[0][8]_i_1_n_1 ,\op_mem_91_20_reg[0][8]_i_1_n_2 ,\op_mem_91_20_reg[0][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[7:4]),
        .O(cast_internal_s_83_3_convert[8:5]),
        .S({\op_mem_91_20[0][8]_i_2_n_0 ,\op_mem_91_20[0][8]_i_3_n_0 ,\op_mem_91_20[0][8]_i_4_n_0 ,\op_mem_91_20[0][8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[9]),
        .Q(\op_mem_91_20_reg[0] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [10]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [13]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [14]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [15]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [16]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [17]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [18]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [19]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [20]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [21]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [22]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [23]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [24]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [25]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [26]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [27]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [28]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [29]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [30]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [31]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][32] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [32]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][33] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [33]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][34] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [34]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][35] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [35]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][36] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [36]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][37] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [37]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][38] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [38]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][39] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [39]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][40] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [40]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][41] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [41]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][42] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [42]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][43] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [43]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][44] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [44]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][45] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [45]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][46] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [46]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][47] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [47]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][48] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [48]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][49] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [49]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][50] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [50]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][51] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [51]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][52] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [52]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][53] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [53]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][54] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [54]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][55] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [55]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][56] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [56]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][57] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [57]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][58] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [58]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][59] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [59]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][60] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [60]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][61] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [61]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][62] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [62]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][63] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [63]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [9]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_5948808a8c
   (Q,
    \op_mem_65_20_reg[2]__0 ,
    \op_mem_65_20_reg[2]__0_0 ,
    clk);
  output [62:0]Q;
  input [62:0]\op_mem_65_20_reg[2]__0 ;
  input [62:0]\op_mem_65_20_reg[2]__0_0 ;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]internal_s_69_5_addsub;
  wire [62:0]\op_mem_65_20_reg[2]__0 ;
  wire [62:0]\op_mem_65_20_reg[2]__0_0 ;
  wire \op_mem_91_20[0][11]_i_2_n_0 ;
  wire \op_mem_91_20[0][11]_i_3_n_0 ;
  wire \op_mem_91_20[0][11]_i_4_n_0 ;
  wire \op_mem_91_20[0][11]_i_5_n_0 ;
  wire \op_mem_91_20[0][15]_i_2_n_0 ;
  wire \op_mem_91_20[0][15]_i_3_n_0 ;
  wire \op_mem_91_20[0][15]_i_4_n_0 ;
  wire \op_mem_91_20[0][15]_i_5_n_0 ;
  wire \op_mem_91_20[0][19]_i_2_n_0 ;
  wire \op_mem_91_20[0][19]_i_3_n_0 ;
  wire \op_mem_91_20[0][19]_i_4_n_0 ;
  wire \op_mem_91_20[0][19]_i_5_n_0 ;
  wire \op_mem_91_20[0][23]_i_2_n_0 ;
  wire \op_mem_91_20[0][23]_i_3_n_0 ;
  wire \op_mem_91_20[0][23]_i_4_n_0 ;
  wire \op_mem_91_20[0][23]_i_5_n_0 ;
  wire \op_mem_91_20[0][27]_i_2_n_0 ;
  wire \op_mem_91_20[0][27]_i_3_n_0 ;
  wire \op_mem_91_20[0][27]_i_4_n_0 ;
  wire \op_mem_91_20[0][27]_i_5_n_0 ;
  wire \op_mem_91_20[0][31]_i_2_n_0 ;
  wire \op_mem_91_20[0][31]_i_3_n_0 ;
  wire \op_mem_91_20[0][31]_i_4_n_0 ;
  wire \op_mem_91_20[0][31]_i_5_n_0 ;
  wire \op_mem_91_20[0][35]_i_2_n_0 ;
  wire \op_mem_91_20[0][35]_i_3_n_0 ;
  wire \op_mem_91_20[0][35]_i_4_n_0 ;
  wire \op_mem_91_20[0][35]_i_5_n_0 ;
  wire \op_mem_91_20[0][39]_i_2_n_0 ;
  wire \op_mem_91_20[0][39]_i_3_n_0 ;
  wire \op_mem_91_20[0][39]_i_4_n_0 ;
  wire \op_mem_91_20[0][39]_i_5_n_0 ;
  wire \op_mem_91_20[0][3]_i_2_n_0 ;
  wire \op_mem_91_20[0][3]_i_3_n_0 ;
  wire \op_mem_91_20[0][3]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_5_n_0 ;
  wire \op_mem_91_20[0][43]_i_2_n_0 ;
  wire \op_mem_91_20[0][43]_i_3_n_0 ;
  wire \op_mem_91_20[0][43]_i_4_n_0 ;
  wire \op_mem_91_20[0][43]_i_5_n_0 ;
  wire \op_mem_91_20[0][47]_i_2_n_0 ;
  wire \op_mem_91_20[0][47]_i_3_n_0 ;
  wire \op_mem_91_20[0][47]_i_4_n_0 ;
  wire \op_mem_91_20[0][47]_i_5_n_0 ;
  wire \op_mem_91_20[0][51]_i_2_n_0 ;
  wire \op_mem_91_20[0][51]_i_3_n_0 ;
  wire \op_mem_91_20[0][51]_i_4_n_0 ;
  wire \op_mem_91_20[0][51]_i_5_n_0 ;
  wire \op_mem_91_20[0][55]_i_2_n_0 ;
  wire \op_mem_91_20[0][55]_i_3_n_0 ;
  wire \op_mem_91_20[0][55]_i_4_n_0 ;
  wire \op_mem_91_20[0][55]_i_5_n_0 ;
  wire \op_mem_91_20[0][59]_i_2_n_0 ;
  wire \op_mem_91_20[0][59]_i_3_n_0 ;
  wire \op_mem_91_20[0][59]_i_4_n_0 ;
  wire \op_mem_91_20[0][59]_i_5_n_0 ;
  wire \op_mem_91_20[0][62]_i_2_n_0 ;
  wire \op_mem_91_20[0][62]_i_3_n_0 ;
  wire \op_mem_91_20[0][62]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_2_n_0 ;
  wire \op_mem_91_20[0][7]_i_3_n_0 ;
  wire \op_mem_91_20[0][7]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_5_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][15]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][19]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][19]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][19]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][19]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][23]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][23]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][23]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][23]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][27]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][27]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][27]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][27]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][31]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][31]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][31]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][31]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][35]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][35]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][35]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][35]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][39]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][39]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][39]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][39]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][43]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][43]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][43]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][43]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][47]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][47]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][47]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][47]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][51]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][51]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][51]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][51]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][55]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][55]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][55]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][55]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][59]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][59]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][59]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][59]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][62]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][62]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_3 ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][62]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][62]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [11]),
        .I1(\op_mem_65_20_reg[2]__0_0 [11]),
        .O(\op_mem_91_20[0][11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [10]),
        .I1(\op_mem_65_20_reg[2]__0_0 [10]),
        .O(\op_mem_91_20[0][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [9]),
        .I1(\op_mem_65_20_reg[2]__0_0 [9]),
        .O(\op_mem_91_20[0][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [8]),
        .I1(\op_mem_65_20_reg[2]__0_0 [8]),
        .O(\op_mem_91_20[0][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][15]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [15]),
        .I1(\op_mem_65_20_reg[2]__0_0 [15]),
        .O(\op_mem_91_20[0][15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][15]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [14]),
        .I1(\op_mem_65_20_reg[2]__0_0 [14]),
        .O(\op_mem_91_20[0][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][15]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [13]),
        .I1(\op_mem_65_20_reg[2]__0_0 [13]),
        .O(\op_mem_91_20[0][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][15]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [12]),
        .I1(\op_mem_65_20_reg[2]__0_0 [12]),
        .O(\op_mem_91_20[0][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][19]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [19]),
        .I1(\op_mem_65_20_reg[2]__0_0 [19]),
        .O(\op_mem_91_20[0][19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][19]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [18]),
        .I1(\op_mem_65_20_reg[2]__0_0 [18]),
        .O(\op_mem_91_20[0][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][19]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [17]),
        .I1(\op_mem_65_20_reg[2]__0_0 [17]),
        .O(\op_mem_91_20[0][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][19]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [16]),
        .I1(\op_mem_65_20_reg[2]__0_0 [16]),
        .O(\op_mem_91_20[0][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][23]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [23]),
        .I1(\op_mem_65_20_reg[2]__0_0 [23]),
        .O(\op_mem_91_20[0][23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][23]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [22]),
        .I1(\op_mem_65_20_reg[2]__0_0 [22]),
        .O(\op_mem_91_20[0][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][23]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [21]),
        .I1(\op_mem_65_20_reg[2]__0_0 [21]),
        .O(\op_mem_91_20[0][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][23]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [20]),
        .I1(\op_mem_65_20_reg[2]__0_0 [20]),
        .O(\op_mem_91_20[0][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][27]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [27]),
        .I1(\op_mem_65_20_reg[2]__0_0 [27]),
        .O(\op_mem_91_20[0][27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][27]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [26]),
        .I1(\op_mem_65_20_reg[2]__0_0 [26]),
        .O(\op_mem_91_20[0][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][27]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [25]),
        .I1(\op_mem_65_20_reg[2]__0_0 [25]),
        .O(\op_mem_91_20[0][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][27]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [24]),
        .I1(\op_mem_65_20_reg[2]__0_0 [24]),
        .O(\op_mem_91_20[0][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][31]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [31]),
        .I1(\op_mem_65_20_reg[2]__0_0 [31]),
        .O(\op_mem_91_20[0][31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][31]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [30]),
        .I1(\op_mem_65_20_reg[2]__0_0 [30]),
        .O(\op_mem_91_20[0][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][31]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [29]),
        .I1(\op_mem_65_20_reg[2]__0_0 [29]),
        .O(\op_mem_91_20[0][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][31]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [28]),
        .I1(\op_mem_65_20_reg[2]__0_0 [28]),
        .O(\op_mem_91_20[0][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][35]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [35]),
        .I1(\op_mem_65_20_reg[2]__0_0 [35]),
        .O(\op_mem_91_20[0][35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][35]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [34]),
        .I1(\op_mem_65_20_reg[2]__0_0 [34]),
        .O(\op_mem_91_20[0][35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][35]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [33]),
        .I1(\op_mem_65_20_reg[2]__0_0 [33]),
        .O(\op_mem_91_20[0][35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][35]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [32]),
        .I1(\op_mem_65_20_reg[2]__0_0 [32]),
        .O(\op_mem_91_20[0][35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][39]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [39]),
        .I1(\op_mem_65_20_reg[2]__0_0 [39]),
        .O(\op_mem_91_20[0][39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][39]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [38]),
        .I1(\op_mem_65_20_reg[2]__0_0 [38]),
        .O(\op_mem_91_20[0][39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][39]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [37]),
        .I1(\op_mem_65_20_reg[2]__0_0 [37]),
        .O(\op_mem_91_20[0][39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][39]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [36]),
        .I1(\op_mem_65_20_reg[2]__0_0 [36]),
        .O(\op_mem_91_20[0][39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [3]),
        .I1(\op_mem_65_20_reg[2]__0_0 [3]),
        .O(\op_mem_91_20[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [2]),
        .I1(\op_mem_65_20_reg[2]__0_0 [2]),
        .O(\op_mem_91_20[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [1]),
        .I1(\op_mem_65_20_reg[2]__0_0 [1]),
        .O(\op_mem_91_20[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [0]),
        .I1(\op_mem_65_20_reg[2]__0_0 [0]),
        .O(\op_mem_91_20[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][43]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [43]),
        .I1(\op_mem_65_20_reg[2]__0_0 [43]),
        .O(\op_mem_91_20[0][43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][43]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [42]),
        .I1(\op_mem_65_20_reg[2]__0_0 [42]),
        .O(\op_mem_91_20[0][43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][43]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [41]),
        .I1(\op_mem_65_20_reg[2]__0_0 [41]),
        .O(\op_mem_91_20[0][43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][43]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [40]),
        .I1(\op_mem_65_20_reg[2]__0_0 [40]),
        .O(\op_mem_91_20[0][43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][47]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [47]),
        .I1(\op_mem_65_20_reg[2]__0_0 [47]),
        .O(\op_mem_91_20[0][47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][47]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [46]),
        .I1(\op_mem_65_20_reg[2]__0_0 [46]),
        .O(\op_mem_91_20[0][47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][47]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [45]),
        .I1(\op_mem_65_20_reg[2]__0_0 [45]),
        .O(\op_mem_91_20[0][47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][47]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [44]),
        .I1(\op_mem_65_20_reg[2]__0_0 [44]),
        .O(\op_mem_91_20[0][47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][51]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [51]),
        .I1(\op_mem_65_20_reg[2]__0_0 [51]),
        .O(\op_mem_91_20[0][51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][51]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [50]),
        .I1(\op_mem_65_20_reg[2]__0_0 [50]),
        .O(\op_mem_91_20[0][51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][51]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [49]),
        .I1(\op_mem_65_20_reg[2]__0_0 [49]),
        .O(\op_mem_91_20[0][51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][51]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [48]),
        .I1(\op_mem_65_20_reg[2]__0_0 [48]),
        .O(\op_mem_91_20[0][51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][55]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [55]),
        .I1(\op_mem_65_20_reg[2]__0_0 [55]),
        .O(\op_mem_91_20[0][55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][55]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [54]),
        .I1(\op_mem_65_20_reg[2]__0_0 [54]),
        .O(\op_mem_91_20[0][55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][55]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [53]),
        .I1(\op_mem_65_20_reg[2]__0_0 [53]),
        .O(\op_mem_91_20[0][55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][55]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [52]),
        .I1(\op_mem_65_20_reg[2]__0_0 [52]),
        .O(\op_mem_91_20[0][55]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][59]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [59]),
        .I1(\op_mem_65_20_reg[2]__0_0 [59]),
        .O(\op_mem_91_20[0][59]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][59]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [58]),
        .I1(\op_mem_65_20_reg[2]__0_0 [58]),
        .O(\op_mem_91_20[0][59]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][59]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [57]),
        .I1(\op_mem_65_20_reg[2]__0_0 [57]),
        .O(\op_mem_91_20[0][59]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][59]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [56]),
        .I1(\op_mem_65_20_reg[2]__0_0 [56]),
        .O(\op_mem_91_20[0][59]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][62]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [62]),
        .I1(\op_mem_65_20_reg[2]__0_0 [62]),
        .O(\op_mem_91_20[0][62]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][62]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [61]),
        .I1(\op_mem_65_20_reg[2]__0_0 [61]),
        .O(\op_mem_91_20[0][62]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][62]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [60]),
        .I1(\op_mem_65_20_reg[2]__0_0 [60]),
        .O(\op_mem_91_20[0][62]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [7]),
        .I1(\op_mem_65_20_reg[2]__0_0 [7]),
        .O(\op_mem_91_20[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [6]),
        .I1(\op_mem_65_20_reg[2]__0_0 [6]),
        .O(\op_mem_91_20[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [5]),
        .I1(\op_mem_65_20_reg[2]__0_0 [5]),
        .O(\op_mem_91_20[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [4]),
        .I1(\op_mem_65_20_reg[2]__0_0 [4]),
        .O(\op_mem_91_20[0][7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(Q[11]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][11]_i_1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][11]_i_1_n_0 ,\op_mem_91_20_reg[0][11]_i_1_n_1 ,\op_mem_91_20_reg[0][11]_i_1_n_2 ,\op_mem_91_20_reg[0][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [11:8]),
        .O(internal_s_69_5_addsub[11:8]),
        .S({\op_mem_91_20[0][11]_i_2_n_0 ,\op_mem_91_20[0][11]_i_3_n_0 ,\op_mem_91_20[0][11]_i_4_n_0 ,\op_mem_91_20[0][11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(Q[15]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][15]_i_1 
       (.CI(\op_mem_91_20_reg[0][11]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][15]_i_1_n_0 ,\op_mem_91_20_reg[0][15]_i_1_n_1 ,\op_mem_91_20_reg[0][15]_i_1_n_2 ,\op_mem_91_20_reg[0][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [15:12]),
        .O(internal_s_69_5_addsub[15:12]),
        .S({\op_mem_91_20[0][15]_i_2_n_0 ,\op_mem_91_20[0][15]_i_3_n_0 ,\op_mem_91_20[0][15]_i_4_n_0 ,\op_mem_91_20[0][15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(Q[19]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][19]_i_1 
       (.CI(\op_mem_91_20_reg[0][15]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][19]_i_1_n_0 ,\op_mem_91_20_reg[0][19]_i_1_n_1 ,\op_mem_91_20_reg[0][19]_i_1_n_2 ,\op_mem_91_20_reg[0][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [19:16]),
        .O(internal_s_69_5_addsub[19:16]),
        .S({\op_mem_91_20[0][19]_i_2_n_0 ,\op_mem_91_20[0][19]_i_3_n_0 ,\op_mem_91_20[0][19]_i_4_n_0 ,\op_mem_91_20[0][19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[23]),
        .Q(Q[23]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][23]_i_1 
       (.CI(\op_mem_91_20_reg[0][19]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][23]_i_1_n_0 ,\op_mem_91_20_reg[0][23]_i_1_n_1 ,\op_mem_91_20_reg[0][23]_i_1_n_2 ,\op_mem_91_20_reg[0][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [23:20]),
        .O(internal_s_69_5_addsub[23:20]),
        .S({\op_mem_91_20[0][23]_i_2_n_0 ,\op_mem_91_20[0][23]_i_3_n_0 ,\op_mem_91_20[0][23]_i_4_n_0 ,\op_mem_91_20[0][23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[27]),
        .Q(Q[27]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][27]_i_1 
       (.CI(\op_mem_91_20_reg[0][23]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][27]_i_1_n_0 ,\op_mem_91_20_reg[0][27]_i_1_n_1 ,\op_mem_91_20_reg[0][27]_i_1_n_2 ,\op_mem_91_20_reg[0][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [27:24]),
        .O(internal_s_69_5_addsub[27:24]),
        .S({\op_mem_91_20[0][27]_i_2_n_0 ,\op_mem_91_20[0][27]_i_3_n_0 ,\op_mem_91_20[0][27]_i_4_n_0 ,\op_mem_91_20[0][27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[31]),
        .Q(Q[31]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][31]_i_1 
       (.CI(\op_mem_91_20_reg[0][27]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][31]_i_1_n_0 ,\op_mem_91_20_reg[0][31]_i_1_n_1 ,\op_mem_91_20_reg[0][31]_i_1_n_2 ,\op_mem_91_20_reg[0][31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [31:28]),
        .O(internal_s_69_5_addsub[31:28]),
        .S({\op_mem_91_20[0][31]_i_2_n_0 ,\op_mem_91_20[0][31]_i_3_n_0 ,\op_mem_91_20[0][31]_i_4_n_0 ,\op_mem_91_20[0][31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][32] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][33] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][34] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][35] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[35]),
        .Q(Q[35]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][35]_i_1 
       (.CI(\op_mem_91_20_reg[0][31]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][35]_i_1_n_0 ,\op_mem_91_20_reg[0][35]_i_1_n_1 ,\op_mem_91_20_reg[0][35]_i_1_n_2 ,\op_mem_91_20_reg[0][35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [35:32]),
        .O(internal_s_69_5_addsub[35:32]),
        .S({\op_mem_91_20[0][35]_i_2_n_0 ,\op_mem_91_20[0][35]_i_3_n_0 ,\op_mem_91_20[0][35]_i_4_n_0 ,\op_mem_91_20[0][35]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][36] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][37] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][38] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][39] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[39]),
        .Q(Q[39]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][39]_i_1 
       (.CI(\op_mem_91_20_reg[0][35]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][39]_i_1_n_0 ,\op_mem_91_20_reg[0][39]_i_1_n_1 ,\op_mem_91_20_reg[0][39]_i_1_n_2 ,\op_mem_91_20_reg[0][39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [39:36]),
        .O(internal_s_69_5_addsub[39:36]),
        .S({\op_mem_91_20[0][39]_i_2_n_0 ,\op_mem_91_20[0][39]_i_3_n_0 ,\op_mem_91_20[0][39]_i_4_n_0 ,\op_mem_91_20[0][39]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(Q[3]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1_n_0 ,\op_mem_91_20_reg[0][3]_i_1_n_1 ,\op_mem_91_20_reg[0][3]_i_1_n_2 ,\op_mem_91_20_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S({\op_mem_91_20[0][3]_i_2_n_0 ,\op_mem_91_20[0][3]_i_3_n_0 ,\op_mem_91_20[0][3]_i_4_n_0 ,\op_mem_91_20[0][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][40] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][41] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][42] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][43] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[43]),
        .Q(Q[43]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][43]_i_1 
       (.CI(\op_mem_91_20_reg[0][39]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][43]_i_1_n_0 ,\op_mem_91_20_reg[0][43]_i_1_n_1 ,\op_mem_91_20_reg[0][43]_i_1_n_2 ,\op_mem_91_20_reg[0][43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [43:40]),
        .O(internal_s_69_5_addsub[43:40]),
        .S({\op_mem_91_20[0][43]_i_2_n_0 ,\op_mem_91_20[0][43]_i_3_n_0 ,\op_mem_91_20[0][43]_i_4_n_0 ,\op_mem_91_20[0][43]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][44] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][45] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][46] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][47] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[47]),
        .Q(Q[47]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][47]_i_1 
       (.CI(\op_mem_91_20_reg[0][43]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][47]_i_1_n_0 ,\op_mem_91_20_reg[0][47]_i_1_n_1 ,\op_mem_91_20_reg[0][47]_i_1_n_2 ,\op_mem_91_20_reg[0][47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [47:44]),
        .O(internal_s_69_5_addsub[47:44]),
        .S({\op_mem_91_20[0][47]_i_2_n_0 ,\op_mem_91_20[0][47]_i_3_n_0 ,\op_mem_91_20[0][47]_i_4_n_0 ,\op_mem_91_20[0][47]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][48] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][49] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][50] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][51] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[51]),
        .Q(Q[51]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][51]_i_1 
       (.CI(\op_mem_91_20_reg[0][47]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][51]_i_1_n_0 ,\op_mem_91_20_reg[0][51]_i_1_n_1 ,\op_mem_91_20_reg[0][51]_i_1_n_2 ,\op_mem_91_20_reg[0][51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [51:48]),
        .O(internal_s_69_5_addsub[51:48]),
        .S({\op_mem_91_20[0][51]_i_2_n_0 ,\op_mem_91_20[0][51]_i_3_n_0 ,\op_mem_91_20[0][51]_i_4_n_0 ,\op_mem_91_20[0][51]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][52] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][53] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][54] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][55] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[55]),
        .Q(Q[55]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][55]_i_1 
       (.CI(\op_mem_91_20_reg[0][51]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][55]_i_1_n_0 ,\op_mem_91_20_reg[0][55]_i_1_n_1 ,\op_mem_91_20_reg[0][55]_i_1_n_2 ,\op_mem_91_20_reg[0][55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [55:52]),
        .O(internal_s_69_5_addsub[55:52]),
        .S({\op_mem_91_20[0][55]_i_2_n_0 ,\op_mem_91_20[0][55]_i_3_n_0 ,\op_mem_91_20[0][55]_i_4_n_0 ,\op_mem_91_20[0][55]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][56] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][57] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][58] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][59] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[59]),
        .Q(Q[59]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][59]_i_1 
       (.CI(\op_mem_91_20_reg[0][55]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][59]_i_1_n_0 ,\op_mem_91_20_reg[0][59]_i_1_n_1 ,\op_mem_91_20_reg[0][59]_i_1_n_2 ,\op_mem_91_20_reg[0][59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [59:56]),
        .O(internal_s_69_5_addsub[59:56]),
        .S({\op_mem_91_20[0][59]_i_2_n_0 ,\op_mem_91_20[0][59]_i_3_n_0 ,\op_mem_91_20[0][59]_i_4_n_0 ,\op_mem_91_20[0][59]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][60] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][61] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][62] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[62]),
        .Q(Q[62]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][62]_i_1 
       (.CI(\op_mem_91_20_reg[0][59]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][62]_i_1_CO_UNCONNECTED [3:2],\op_mem_91_20_reg[0][62]_i_1_n_2 ,\op_mem_91_20_reg[0][62]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_65_20_reg[2]__0 [61:60]}),
        .O({\NLW_op_mem_91_20_reg[0][62]_i_1_O_UNCONNECTED [3],internal_s_69_5_addsub[62:60]}),
        .S({1'b0,\op_mem_91_20[0][62]_i_2_n_0 ,\op_mem_91_20[0][62]_i_3_n_0 ,\op_mem_91_20[0][62]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(Q[7]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][7]_i_1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1_n_0 ,\op_mem_91_20_reg[0][7]_i_1_n_1 ,\op_mem_91_20_reg[0][7]_i_1_n_2 ,\op_mem_91_20_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S({\op_mem_91_20[0][7]_i_2_n_0 ,\op_mem_91_20[0][7]_i_3_n_0 ,\op_mem_91_20[0][7]_i_4_n_0 ,\op_mem_91_20[0][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_c083337998
   (Q,
    clk,
    \op_mem_65_20_reg[2]_0 ,
    S,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][23]_0 ,
    \op_mem_91_20_reg[0][27]_0 ,
    \op_mem_91_20_reg[0][31]_0 ,
    \op_mem_91_20_reg[0][35]_0 ,
    \op_mem_91_20_reg[0][39]_0 ,
    \op_mem_91_20_reg[0][43]_0 ,
    \op_mem_91_20_reg[0][47]_0 ,
    \op_mem_91_20_reg[0][51]_0 ,
    \op_mem_91_20_reg[0][55]_0 ,
    \op_mem_91_20_reg[0][59]_0 ,
    \op_mem_91_20_reg[0][62]_0 );
  output [62:0]Q;
  input clk;
  input [61:0]\op_mem_65_20_reg[2]_0 ;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][7]_0 ;
  input [3:0]\op_mem_91_20_reg[0][11]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_0 ;
  input [3:0]\op_mem_91_20_reg[0][19]_0 ;
  input [3:0]\op_mem_91_20_reg[0][23]_0 ;
  input [3:0]\op_mem_91_20_reg[0][27]_0 ;
  input [3:0]\op_mem_91_20_reg[0][31]_0 ;
  input [3:0]\op_mem_91_20_reg[0][35]_0 ;
  input [3:0]\op_mem_91_20_reg[0][39]_0 ;
  input [3:0]\op_mem_91_20_reg[0][43]_0 ;
  input [3:0]\op_mem_91_20_reg[0][47]_0 ;
  input [3:0]\op_mem_91_20_reg[0][51]_0 ;
  input [3:0]\op_mem_91_20_reg[0][55]_0 ;
  input [3:0]\op_mem_91_20_reg[0][59]_0 ;
  input [2:0]\op_mem_91_20_reg[0][62]_0 ;

  wire [62:0]Q;
  wire [3:0]S;
  wire clk;
  wire [62:0]internal_s_71_5_addsub;
  wire internal_s_71_5_addsub_carry__0_n_0;
  wire internal_s_71_5_addsub_carry__0_n_1;
  wire internal_s_71_5_addsub_carry__0_n_2;
  wire internal_s_71_5_addsub_carry__0_n_3;
  wire internal_s_71_5_addsub_carry__10_n_0;
  wire internal_s_71_5_addsub_carry__10_n_1;
  wire internal_s_71_5_addsub_carry__10_n_2;
  wire internal_s_71_5_addsub_carry__10_n_3;
  wire internal_s_71_5_addsub_carry__11_n_0;
  wire internal_s_71_5_addsub_carry__11_n_1;
  wire internal_s_71_5_addsub_carry__11_n_2;
  wire internal_s_71_5_addsub_carry__11_n_3;
  wire internal_s_71_5_addsub_carry__12_n_0;
  wire internal_s_71_5_addsub_carry__12_n_1;
  wire internal_s_71_5_addsub_carry__12_n_2;
  wire internal_s_71_5_addsub_carry__12_n_3;
  wire internal_s_71_5_addsub_carry__13_n_0;
  wire internal_s_71_5_addsub_carry__13_n_1;
  wire internal_s_71_5_addsub_carry__13_n_2;
  wire internal_s_71_5_addsub_carry__13_n_3;
  wire internal_s_71_5_addsub_carry__14_n_2;
  wire internal_s_71_5_addsub_carry__14_n_3;
  wire internal_s_71_5_addsub_carry__1_n_0;
  wire internal_s_71_5_addsub_carry__1_n_1;
  wire internal_s_71_5_addsub_carry__1_n_2;
  wire internal_s_71_5_addsub_carry__1_n_3;
  wire internal_s_71_5_addsub_carry__2_n_0;
  wire internal_s_71_5_addsub_carry__2_n_1;
  wire internal_s_71_5_addsub_carry__2_n_2;
  wire internal_s_71_5_addsub_carry__2_n_3;
  wire internal_s_71_5_addsub_carry__3_n_0;
  wire internal_s_71_5_addsub_carry__3_n_1;
  wire internal_s_71_5_addsub_carry__3_n_2;
  wire internal_s_71_5_addsub_carry__3_n_3;
  wire internal_s_71_5_addsub_carry__4_n_0;
  wire internal_s_71_5_addsub_carry__4_n_1;
  wire internal_s_71_5_addsub_carry__4_n_2;
  wire internal_s_71_5_addsub_carry__4_n_3;
  wire internal_s_71_5_addsub_carry__5_n_0;
  wire internal_s_71_5_addsub_carry__5_n_1;
  wire internal_s_71_5_addsub_carry__5_n_2;
  wire internal_s_71_5_addsub_carry__5_n_3;
  wire internal_s_71_5_addsub_carry__6_n_0;
  wire internal_s_71_5_addsub_carry__6_n_1;
  wire internal_s_71_5_addsub_carry__6_n_2;
  wire internal_s_71_5_addsub_carry__6_n_3;
  wire internal_s_71_5_addsub_carry__7_n_0;
  wire internal_s_71_5_addsub_carry__7_n_1;
  wire internal_s_71_5_addsub_carry__7_n_2;
  wire internal_s_71_5_addsub_carry__7_n_3;
  wire internal_s_71_5_addsub_carry__8_n_0;
  wire internal_s_71_5_addsub_carry__8_n_1;
  wire internal_s_71_5_addsub_carry__8_n_2;
  wire internal_s_71_5_addsub_carry__8_n_3;
  wire internal_s_71_5_addsub_carry__9_n_0;
  wire internal_s_71_5_addsub_carry__9_n_1;
  wire internal_s_71_5_addsub_carry__9_n_2;
  wire internal_s_71_5_addsub_carry__9_n_3;
  wire internal_s_71_5_addsub_carry_n_0;
  wire internal_s_71_5_addsub_carry_n_1;
  wire internal_s_71_5_addsub_carry_n_2;
  wire internal_s_71_5_addsub_carry_n_3;
  wire [61:0]\op_mem_65_20_reg[2]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][23]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][27]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][31]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][35]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][39]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][43]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][47]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][51]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][55]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][59]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][62]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:2]NLW_internal_s_71_5_addsub_carry__14_CO_UNCONNECTED;
  wire [3:3]NLW_internal_s_71_5_addsub_carry__14_O_UNCONNECTED;

  CARRY4 internal_s_71_5_addsub_carry
       (.CI(1'b0),
        .CO({internal_s_71_5_addsub_carry_n_0,internal_s_71_5_addsub_carry_n_1,internal_s_71_5_addsub_carry_n_2,internal_s_71_5_addsub_carry_n_3}),
        .CYINIT(1'b1),
        .DI(\op_mem_65_20_reg[2]_0 [3:0]),
        .O(internal_s_71_5_addsub[3:0]),
        .S(S));
  CARRY4 internal_s_71_5_addsub_carry__0
       (.CI(internal_s_71_5_addsub_carry_n_0),
        .CO({internal_s_71_5_addsub_carry__0_n_0,internal_s_71_5_addsub_carry__0_n_1,internal_s_71_5_addsub_carry__0_n_2,internal_s_71_5_addsub_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [7:4]),
        .O(internal_s_71_5_addsub[7:4]),
        .S(\op_mem_91_20_reg[0][7]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__1
       (.CI(internal_s_71_5_addsub_carry__0_n_0),
        .CO({internal_s_71_5_addsub_carry__1_n_0,internal_s_71_5_addsub_carry__1_n_1,internal_s_71_5_addsub_carry__1_n_2,internal_s_71_5_addsub_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [11:8]),
        .O(internal_s_71_5_addsub[11:8]),
        .S(\op_mem_91_20_reg[0][11]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__10
       (.CI(internal_s_71_5_addsub_carry__9_n_0),
        .CO({internal_s_71_5_addsub_carry__10_n_0,internal_s_71_5_addsub_carry__10_n_1,internal_s_71_5_addsub_carry__10_n_2,internal_s_71_5_addsub_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [47:44]),
        .O(internal_s_71_5_addsub[47:44]),
        .S(\op_mem_91_20_reg[0][47]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__11
       (.CI(internal_s_71_5_addsub_carry__10_n_0),
        .CO({internal_s_71_5_addsub_carry__11_n_0,internal_s_71_5_addsub_carry__11_n_1,internal_s_71_5_addsub_carry__11_n_2,internal_s_71_5_addsub_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [51:48]),
        .O(internal_s_71_5_addsub[51:48]),
        .S(\op_mem_91_20_reg[0][51]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__12
       (.CI(internal_s_71_5_addsub_carry__11_n_0),
        .CO({internal_s_71_5_addsub_carry__12_n_0,internal_s_71_5_addsub_carry__12_n_1,internal_s_71_5_addsub_carry__12_n_2,internal_s_71_5_addsub_carry__12_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [55:52]),
        .O(internal_s_71_5_addsub[55:52]),
        .S(\op_mem_91_20_reg[0][55]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__13
       (.CI(internal_s_71_5_addsub_carry__12_n_0),
        .CO({internal_s_71_5_addsub_carry__13_n_0,internal_s_71_5_addsub_carry__13_n_1,internal_s_71_5_addsub_carry__13_n_2,internal_s_71_5_addsub_carry__13_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [59:56]),
        .O(internal_s_71_5_addsub[59:56]),
        .S(\op_mem_91_20_reg[0][59]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__14
       (.CI(internal_s_71_5_addsub_carry__13_n_0),
        .CO({NLW_internal_s_71_5_addsub_carry__14_CO_UNCONNECTED[3:2],internal_s_71_5_addsub_carry__14_n_2,internal_s_71_5_addsub_carry__14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_65_20_reg[2]_0 [61:60]}),
        .O({NLW_internal_s_71_5_addsub_carry__14_O_UNCONNECTED[3],internal_s_71_5_addsub[62:60]}),
        .S({1'b0,\op_mem_91_20_reg[0][62]_0 }));
  CARRY4 internal_s_71_5_addsub_carry__2
       (.CI(internal_s_71_5_addsub_carry__1_n_0),
        .CO({internal_s_71_5_addsub_carry__2_n_0,internal_s_71_5_addsub_carry__2_n_1,internal_s_71_5_addsub_carry__2_n_2,internal_s_71_5_addsub_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [15:12]),
        .O(internal_s_71_5_addsub[15:12]),
        .S(\op_mem_91_20_reg[0][15]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__3
       (.CI(internal_s_71_5_addsub_carry__2_n_0),
        .CO({internal_s_71_5_addsub_carry__3_n_0,internal_s_71_5_addsub_carry__3_n_1,internal_s_71_5_addsub_carry__3_n_2,internal_s_71_5_addsub_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [19:16]),
        .O(internal_s_71_5_addsub[19:16]),
        .S(\op_mem_91_20_reg[0][19]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__4
       (.CI(internal_s_71_5_addsub_carry__3_n_0),
        .CO({internal_s_71_5_addsub_carry__4_n_0,internal_s_71_5_addsub_carry__4_n_1,internal_s_71_5_addsub_carry__4_n_2,internal_s_71_5_addsub_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [23:20]),
        .O(internal_s_71_5_addsub[23:20]),
        .S(\op_mem_91_20_reg[0][23]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__5
       (.CI(internal_s_71_5_addsub_carry__4_n_0),
        .CO({internal_s_71_5_addsub_carry__5_n_0,internal_s_71_5_addsub_carry__5_n_1,internal_s_71_5_addsub_carry__5_n_2,internal_s_71_5_addsub_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [27:24]),
        .O(internal_s_71_5_addsub[27:24]),
        .S(\op_mem_91_20_reg[0][27]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__6
       (.CI(internal_s_71_5_addsub_carry__5_n_0),
        .CO({internal_s_71_5_addsub_carry__6_n_0,internal_s_71_5_addsub_carry__6_n_1,internal_s_71_5_addsub_carry__6_n_2,internal_s_71_5_addsub_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [31:28]),
        .O(internal_s_71_5_addsub[31:28]),
        .S(\op_mem_91_20_reg[0][31]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__7
       (.CI(internal_s_71_5_addsub_carry__6_n_0),
        .CO({internal_s_71_5_addsub_carry__7_n_0,internal_s_71_5_addsub_carry__7_n_1,internal_s_71_5_addsub_carry__7_n_2,internal_s_71_5_addsub_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [35:32]),
        .O(internal_s_71_5_addsub[35:32]),
        .S(\op_mem_91_20_reg[0][35]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__8
       (.CI(internal_s_71_5_addsub_carry__7_n_0),
        .CO({internal_s_71_5_addsub_carry__8_n_0,internal_s_71_5_addsub_carry__8_n_1,internal_s_71_5_addsub_carry__8_n_2,internal_s_71_5_addsub_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [39:36]),
        .O(internal_s_71_5_addsub[39:36]),
        .S(\op_mem_91_20_reg[0][39]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__9
       (.CI(internal_s_71_5_addsub_carry__8_n_0),
        .CO({internal_s_71_5_addsub_carry__9_n_0,internal_s_71_5_addsub_carry__9_n_1,internal_s_71_5_addsub_carry__9_n_2,internal_s_71_5_addsub_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [43:40]),
        .O(internal_s_71_5_addsub[43:40]),
        .S(\op_mem_91_20_reg[0][43]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][32] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][33] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][34] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][35] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][36] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][37] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][38] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][39] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][40] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][41] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][42] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][43] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][44] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][45] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][46] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][47] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][48] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][49] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][50] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][51] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][52] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][53] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][54] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][55] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][56] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][57] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][58] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][59] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][60] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][61] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][62] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_7f33c7e7d3
   (d,
    adc_tvalid,
    control_data,
    twidd_tvalid);
  output [0:0]d;
  input [0:0]adc_tvalid;
  input [0:0]control_data;
  input [0:0]twidd_tvalid;

  wire [0:0]adc_tvalid;
  wire [0:0]control_data;
  wire [0:0]d;
  wire [0:0]twidd_tvalid;

  LUT3 #(
    .INIT(8'h80)) 
    fully_2_1_bit
       (.I0(adc_tvalid),
        .I1(control_data),
        .I2(twidd_tvalid),
        .O(d));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mult_fc004f5f3c
   (P,
    Q,
    \op_mem_65_20_reg[2][16]__0_0 ,
    clk,
    cast_internal_ip_40_3_convert,
    \op_mem_65_20_reg[1]_0 ,
    \op_mem_65_20_reg[2]_0 );
  output [28:0]P;
  output [16:0]Q;
  output [16:0]\op_mem_65_20_reg[2][16]__0_0 ;
  input clk;
  input [31:0]cast_internal_ip_40_3_convert;
  input [16:0]\op_mem_65_20_reg[1]_0 ;
  input [14:0]\op_mem_65_20_reg[2]_0 ;

  wire [28:0]P;
  wire [16:0]Q;
  wire [31:0]cast_internal_ip_40_3_convert;
  wire clk;
  wire mult_46_56_n_100;
  wire mult_46_56_n_101;
  wire mult_46_56_n_102;
  wire mult_46_56_n_103;
  wire mult_46_56_n_104;
  wire mult_46_56_n_105;
  wire mult_46_56_n_106;
  wire mult_46_56_n_107;
  wire mult_46_56_n_108;
  wire mult_46_56_n_109;
  wire mult_46_56_n_110;
  wire mult_46_56_n_111;
  wire mult_46_56_n_112;
  wire mult_46_56_n_113;
  wire mult_46_56_n_114;
  wire mult_46_56_n_115;
  wire mult_46_56_n_116;
  wire mult_46_56_n_117;
  wire mult_46_56_n_118;
  wire mult_46_56_n_119;
  wire mult_46_56_n_120;
  wire mult_46_56_n_121;
  wire mult_46_56_n_122;
  wire mult_46_56_n_123;
  wire mult_46_56_n_124;
  wire mult_46_56_n_125;
  wire mult_46_56_n_126;
  wire mult_46_56_n_127;
  wire mult_46_56_n_128;
  wire mult_46_56_n_129;
  wire mult_46_56_n_130;
  wire mult_46_56_n_131;
  wire mult_46_56_n_132;
  wire mult_46_56_n_133;
  wire mult_46_56_n_134;
  wire mult_46_56_n_135;
  wire mult_46_56_n_136;
  wire mult_46_56_n_137;
  wire mult_46_56_n_138;
  wire mult_46_56_n_139;
  wire mult_46_56_n_140;
  wire mult_46_56_n_141;
  wire mult_46_56_n_142;
  wire mult_46_56_n_143;
  wire mult_46_56_n_144;
  wire mult_46_56_n_145;
  wire mult_46_56_n_146;
  wire mult_46_56_n_147;
  wire mult_46_56_n_148;
  wire mult_46_56_n_149;
  wire mult_46_56_n_150;
  wire mult_46_56_n_151;
  wire mult_46_56_n_152;
  wire mult_46_56_n_153;
  wire mult_46_56_n_58;
  wire mult_46_56_n_59;
  wire mult_46_56_n_60;
  wire mult_46_56_n_61;
  wire mult_46_56_n_62;
  wire mult_46_56_n_63;
  wire mult_46_56_n_64;
  wire mult_46_56_n_65;
  wire mult_46_56_n_66;
  wire mult_46_56_n_67;
  wire mult_46_56_n_68;
  wire mult_46_56_n_69;
  wire mult_46_56_n_70;
  wire mult_46_56_n_71;
  wire mult_46_56_n_72;
  wire mult_46_56_n_73;
  wire mult_46_56_n_74;
  wire mult_46_56_n_75;
  wire mult_46_56_n_76;
  wire mult_46_56_n_77;
  wire mult_46_56_n_78;
  wire mult_46_56_n_79;
  wire mult_46_56_n_80;
  wire mult_46_56_n_81;
  wire mult_46_56_n_82;
  wire mult_46_56_n_83;
  wire mult_46_56_n_84;
  wire mult_46_56_n_85;
  wire mult_46_56_n_86;
  wire mult_46_56_n_87;
  wire mult_46_56_n_88;
  wire mult_46_56_n_89;
  wire mult_46_56_n_90;
  wire mult_46_56_n_91;
  wire mult_46_56_n_92;
  wire mult_46_56_n_93;
  wire mult_46_56_n_94;
  wire mult_46_56_n_95;
  wire mult_46_56_n_96;
  wire mult_46_56_n_97;
  wire mult_46_56_n_98;
  wire mult_46_56_n_99;
  wire [16:0]\op_mem_65_20_reg[1]_0 ;
  wire [16:0]\op_mem_65_20_reg[2][16]__0_0 ;
  wire [14:0]\op_mem_65_20_reg[2]_0 ;
  wire \op_mem_65_20_reg_n_0_[1][0] ;
  wire \op_mem_65_20_reg_n_0_[1][10] ;
  wire \op_mem_65_20_reg_n_0_[1][11] ;
  wire \op_mem_65_20_reg_n_0_[1][12] ;
  wire \op_mem_65_20_reg_n_0_[1][13] ;
  wire \op_mem_65_20_reg_n_0_[1][14] ;
  wire \op_mem_65_20_reg_n_0_[1][15] ;
  wire \op_mem_65_20_reg_n_0_[1][16] ;
  wire \op_mem_65_20_reg_n_0_[1][1] ;
  wire \op_mem_65_20_reg_n_0_[1][2] ;
  wire \op_mem_65_20_reg_n_0_[1][3] ;
  wire \op_mem_65_20_reg_n_0_[1][4] ;
  wire \op_mem_65_20_reg_n_0_[1][5] ;
  wire \op_mem_65_20_reg_n_0_[1][6] ;
  wire \op_mem_65_20_reg_n_0_[1][7] ;
  wire \op_mem_65_20_reg_n_0_[1][8] ;
  wire \op_mem_65_20_reg_n_0_[1][9] ;
  wire \op_mem_65_20_reg_n_100_[0] ;
  wire \op_mem_65_20_reg_n_101_[0] ;
  wire \op_mem_65_20_reg_n_102_[0] ;
  wire \op_mem_65_20_reg_n_103_[0] ;
  wire \op_mem_65_20_reg_n_104_[0] ;
  wire \op_mem_65_20_reg_n_105_[0] ;
  wire \op_mem_65_20_reg_n_106_[0] ;
  wire \op_mem_65_20_reg_n_106_[1] ;
  wire \op_mem_65_20_reg_n_107_[0] ;
  wire \op_mem_65_20_reg_n_107_[1] ;
  wire \op_mem_65_20_reg_n_108_[0] ;
  wire \op_mem_65_20_reg_n_108_[1] ;
  wire \op_mem_65_20_reg_n_109_[0] ;
  wire \op_mem_65_20_reg_n_109_[1] ;
  wire \op_mem_65_20_reg_n_110_[0] ;
  wire \op_mem_65_20_reg_n_110_[1] ;
  wire \op_mem_65_20_reg_n_111_[0] ;
  wire \op_mem_65_20_reg_n_111_[1] ;
  wire \op_mem_65_20_reg_n_112_[0] ;
  wire \op_mem_65_20_reg_n_112_[1] ;
  wire \op_mem_65_20_reg_n_113_[0] ;
  wire \op_mem_65_20_reg_n_113_[1] ;
  wire \op_mem_65_20_reg_n_114_[0] ;
  wire \op_mem_65_20_reg_n_114_[1] ;
  wire \op_mem_65_20_reg_n_115_[0] ;
  wire \op_mem_65_20_reg_n_115_[1] ;
  wire \op_mem_65_20_reg_n_116_[0] ;
  wire \op_mem_65_20_reg_n_116_[1] ;
  wire \op_mem_65_20_reg_n_117_[0] ;
  wire \op_mem_65_20_reg_n_117_[1] ;
  wire \op_mem_65_20_reg_n_118_[0] ;
  wire \op_mem_65_20_reg_n_118_[1] ;
  wire \op_mem_65_20_reg_n_119_[0] ;
  wire \op_mem_65_20_reg_n_119_[1] ;
  wire \op_mem_65_20_reg_n_120_[0] ;
  wire \op_mem_65_20_reg_n_120_[1] ;
  wire \op_mem_65_20_reg_n_121_[0] ;
  wire \op_mem_65_20_reg_n_121_[1] ;
  wire \op_mem_65_20_reg_n_122_[0] ;
  wire \op_mem_65_20_reg_n_122_[1] ;
  wire \op_mem_65_20_reg_n_123_[0] ;
  wire \op_mem_65_20_reg_n_123_[1] ;
  wire \op_mem_65_20_reg_n_124_[0] ;
  wire \op_mem_65_20_reg_n_124_[1] ;
  wire \op_mem_65_20_reg_n_125_[0] ;
  wire \op_mem_65_20_reg_n_125_[1] ;
  wire \op_mem_65_20_reg_n_126_[0] ;
  wire \op_mem_65_20_reg_n_126_[1] ;
  wire \op_mem_65_20_reg_n_127_[0] ;
  wire \op_mem_65_20_reg_n_127_[1] ;
  wire \op_mem_65_20_reg_n_128_[0] ;
  wire \op_mem_65_20_reg_n_128_[1] ;
  wire \op_mem_65_20_reg_n_129_[0] ;
  wire \op_mem_65_20_reg_n_129_[1] ;
  wire \op_mem_65_20_reg_n_130_[0] ;
  wire \op_mem_65_20_reg_n_130_[1] ;
  wire \op_mem_65_20_reg_n_131_[0] ;
  wire \op_mem_65_20_reg_n_131_[1] ;
  wire \op_mem_65_20_reg_n_132_[0] ;
  wire \op_mem_65_20_reg_n_132_[1] ;
  wire \op_mem_65_20_reg_n_133_[0] ;
  wire \op_mem_65_20_reg_n_133_[1] ;
  wire \op_mem_65_20_reg_n_134_[0] ;
  wire \op_mem_65_20_reg_n_134_[1] ;
  wire \op_mem_65_20_reg_n_135_[0] ;
  wire \op_mem_65_20_reg_n_135_[1] ;
  wire \op_mem_65_20_reg_n_136_[0] ;
  wire \op_mem_65_20_reg_n_136_[1] ;
  wire \op_mem_65_20_reg_n_137_[0] ;
  wire \op_mem_65_20_reg_n_137_[1] ;
  wire \op_mem_65_20_reg_n_138_[0] ;
  wire \op_mem_65_20_reg_n_138_[1] ;
  wire \op_mem_65_20_reg_n_139_[0] ;
  wire \op_mem_65_20_reg_n_139_[1] ;
  wire \op_mem_65_20_reg_n_140_[0] ;
  wire \op_mem_65_20_reg_n_140_[1] ;
  wire \op_mem_65_20_reg_n_141_[0] ;
  wire \op_mem_65_20_reg_n_141_[1] ;
  wire \op_mem_65_20_reg_n_142_[0] ;
  wire \op_mem_65_20_reg_n_142_[1] ;
  wire \op_mem_65_20_reg_n_143_[0] ;
  wire \op_mem_65_20_reg_n_143_[1] ;
  wire \op_mem_65_20_reg_n_144_[0] ;
  wire \op_mem_65_20_reg_n_144_[1] ;
  wire \op_mem_65_20_reg_n_145_[0] ;
  wire \op_mem_65_20_reg_n_145_[1] ;
  wire \op_mem_65_20_reg_n_146_[0] ;
  wire \op_mem_65_20_reg_n_146_[1] ;
  wire \op_mem_65_20_reg_n_147_[0] ;
  wire \op_mem_65_20_reg_n_147_[1] ;
  wire \op_mem_65_20_reg_n_148_[0] ;
  wire \op_mem_65_20_reg_n_148_[1] ;
  wire \op_mem_65_20_reg_n_149_[0] ;
  wire \op_mem_65_20_reg_n_149_[1] ;
  wire \op_mem_65_20_reg_n_150_[0] ;
  wire \op_mem_65_20_reg_n_150_[1] ;
  wire \op_mem_65_20_reg_n_151_[0] ;
  wire \op_mem_65_20_reg_n_151_[1] ;
  wire \op_mem_65_20_reg_n_152_[0] ;
  wire \op_mem_65_20_reg_n_152_[1] ;
  wire \op_mem_65_20_reg_n_153_[0] ;
  wire \op_mem_65_20_reg_n_153_[1] ;
  wire \op_mem_65_20_reg_n_58_[0] ;
  wire \op_mem_65_20_reg_n_58_[2] ;
  wire \op_mem_65_20_reg_n_59_[0] ;
  wire \op_mem_65_20_reg_n_59_[2] ;
  wire \op_mem_65_20_reg_n_60_[0] ;
  wire \op_mem_65_20_reg_n_60_[2] ;
  wire \op_mem_65_20_reg_n_61_[0] ;
  wire \op_mem_65_20_reg_n_61_[2] ;
  wire \op_mem_65_20_reg_n_62_[0] ;
  wire \op_mem_65_20_reg_n_62_[2] ;
  wire \op_mem_65_20_reg_n_63_[0] ;
  wire \op_mem_65_20_reg_n_63_[2] ;
  wire \op_mem_65_20_reg_n_64_[0] ;
  wire \op_mem_65_20_reg_n_64_[2] ;
  wire \op_mem_65_20_reg_n_65_[0] ;
  wire \op_mem_65_20_reg_n_65_[2] ;
  wire \op_mem_65_20_reg_n_66_[0] ;
  wire \op_mem_65_20_reg_n_66_[2] ;
  wire \op_mem_65_20_reg_n_67_[0] ;
  wire \op_mem_65_20_reg_n_67_[2] ;
  wire \op_mem_65_20_reg_n_68_[0] ;
  wire \op_mem_65_20_reg_n_68_[2] ;
  wire \op_mem_65_20_reg_n_69_[0] ;
  wire \op_mem_65_20_reg_n_69_[2] ;
  wire \op_mem_65_20_reg_n_70_[0] ;
  wire \op_mem_65_20_reg_n_70_[2] ;
  wire \op_mem_65_20_reg_n_71_[0] ;
  wire \op_mem_65_20_reg_n_71_[2] ;
  wire \op_mem_65_20_reg_n_72_[0] ;
  wire \op_mem_65_20_reg_n_72_[2] ;
  wire \op_mem_65_20_reg_n_73_[0] ;
  wire \op_mem_65_20_reg_n_73_[2] ;
  wire \op_mem_65_20_reg_n_74_[0] ;
  wire \op_mem_65_20_reg_n_74_[2] ;
  wire \op_mem_65_20_reg_n_75_[0] ;
  wire \op_mem_65_20_reg_n_75_[2] ;
  wire \op_mem_65_20_reg_n_76_[0] ;
  wire \op_mem_65_20_reg_n_76_[2] ;
  wire \op_mem_65_20_reg_n_77_[0] ;
  wire \op_mem_65_20_reg_n_78_[0] ;
  wire \op_mem_65_20_reg_n_79_[0] ;
  wire \op_mem_65_20_reg_n_80_[0] ;
  wire \op_mem_65_20_reg_n_81_[0] ;
  wire \op_mem_65_20_reg_n_82_[0] ;
  wire \op_mem_65_20_reg_n_83_[0] ;
  wire \op_mem_65_20_reg_n_84_[0] ;
  wire \op_mem_65_20_reg_n_85_[0] ;
  wire \op_mem_65_20_reg_n_86_[0] ;
  wire \op_mem_65_20_reg_n_87_[0] ;
  wire \op_mem_65_20_reg_n_88_[0] ;
  wire \op_mem_65_20_reg_n_89_[0] ;
  wire \op_mem_65_20_reg_n_90_[0] ;
  wire \op_mem_65_20_reg_n_91_[0] ;
  wire \op_mem_65_20_reg_n_92_[0] ;
  wire \op_mem_65_20_reg_n_93_[0] ;
  wire \op_mem_65_20_reg_n_94_[0] ;
  wire \op_mem_65_20_reg_n_95_[0] ;
  wire \op_mem_65_20_reg_n_96_[0] ;
  wire \op_mem_65_20_reg_n_97_[0] ;
  wire \op_mem_65_20_reg_n_98_[0] ;
  wire \op_mem_65_20_reg_n_99_[0] ;
  wire NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mult_46_56_OVERFLOW_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNDETECT_UNCONNECTED;
  wire NLW_mult_46_56_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mult_46_56_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mult_46_56_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mult_46_56_CARRYOUT_UNCONNECTED;
  wire \NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_op_mem_65_20_reg[1]_P_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mult_46_56
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cast_internal_ip_40_3_convert[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mult_46_56_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mult_46_56_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mult_46_56_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mult_46_56_OVERFLOW_UNCONNECTED),
        .P({mult_46_56_n_58,mult_46_56_n_59,mult_46_56_n_60,mult_46_56_n_61,mult_46_56_n_62,mult_46_56_n_63,mult_46_56_n_64,mult_46_56_n_65,mult_46_56_n_66,mult_46_56_n_67,mult_46_56_n_68,mult_46_56_n_69,mult_46_56_n_70,mult_46_56_n_71,mult_46_56_n_72,mult_46_56_n_73,mult_46_56_n_74,mult_46_56_n_75,mult_46_56_n_76,mult_46_56_n_77,mult_46_56_n_78,mult_46_56_n_79,mult_46_56_n_80,mult_46_56_n_81,mult_46_56_n_82,mult_46_56_n_83,mult_46_56_n_84,mult_46_56_n_85,mult_46_56_n_86,mult_46_56_n_87,mult_46_56_n_88,mult_46_56_n_89,mult_46_56_n_90,mult_46_56_n_91,mult_46_56_n_92,mult_46_56_n_93,mult_46_56_n_94,mult_46_56_n_95,mult_46_56_n_96,mult_46_56_n_97,mult_46_56_n_98,mult_46_56_n_99,mult_46_56_n_100,mult_46_56_n_101,mult_46_56_n_102,mult_46_56_n_103,mult_46_56_n_104,mult_46_56_n_105}),
        .PATTERNBDETECT(NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mult_46_56_PATTERNDETECT_UNCONNECTED),
        .PCIN({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .PCOUT({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mult_46_56_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\op_mem_65_20_reg[1]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,cast_internal_ip_40_3_convert[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[0] ,\op_mem_65_20_reg_n_59_[0] ,\op_mem_65_20_reg_n_60_[0] ,\op_mem_65_20_reg_n_61_[0] ,\op_mem_65_20_reg_n_62_[0] ,\op_mem_65_20_reg_n_63_[0] ,\op_mem_65_20_reg_n_64_[0] ,\op_mem_65_20_reg_n_65_[0] ,\op_mem_65_20_reg_n_66_[0] ,\op_mem_65_20_reg_n_67_[0] ,\op_mem_65_20_reg_n_68_[0] ,\op_mem_65_20_reg_n_69_[0] ,\op_mem_65_20_reg_n_70_[0] ,\op_mem_65_20_reg_n_71_[0] ,\op_mem_65_20_reg_n_72_[0] ,\op_mem_65_20_reg_n_73_[0] ,\op_mem_65_20_reg_n_74_[0] ,\op_mem_65_20_reg_n_75_[0] ,\op_mem_65_20_reg_n_76_[0] ,\op_mem_65_20_reg_n_77_[0] ,\op_mem_65_20_reg_n_78_[0] ,\op_mem_65_20_reg_n_79_[0] ,\op_mem_65_20_reg_n_80_[0] ,\op_mem_65_20_reg_n_81_[0] ,\op_mem_65_20_reg_n_82_[0] ,\op_mem_65_20_reg_n_83_[0] ,\op_mem_65_20_reg_n_84_[0] ,\op_mem_65_20_reg_n_85_[0] ,\op_mem_65_20_reg_n_86_[0] ,\op_mem_65_20_reg_n_87_[0] ,\op_mem_65_20_reg_n_88_[0] ,\op_mem_65_20_reg_n_89_[0] ,\op_mem_65_20_reg_n_90_[0] ,\op_mem_65_20_reg_n_91_[0] ,\op_mem_65_20_reg_n_92_[0] ,\op_mem_65_20_reg_n_93_[0] ,\op_mem_65_20_reg_n_94_[0] ,\op_mem_65_20_reg_n_95_[0] ,\op_mem_65_20_reg_n_96_[0] ,\op_mem_65_20_reg_n_97_[0] ,\op_mem_65_20_reg_n_98_[0] ,\op_mem_65_20_reg_n_99_[0] ,\op_mem_65_20_reg_n_100_[0] ,\op_mem_65_20_reg_n_101_[0] ,\op_mem_65_20_reg_n_102_[0] ,\op_mem_65_20_reg_n_103_[0] ,\op_mem_65_20_reg_n_104_[0] ,\op_mem_65_20_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[1] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\op_mem_65_20_reg[1]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_op_mem_65_20_reg[1]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .PCOUT({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_105_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_95_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_94_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_93_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_92_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_91_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_90_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_89_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_104_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_103_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_102_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_101_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_100_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_99_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_98_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_97_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_96_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[2] 
       (.A({\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[2] ,\op_mem_65_20_reg_n_59_[2] ,\op_mem_65_20_reg_n_60_[2] ,\op_mem_65_20_reg_n_61_[2] ,\op_mem_65_20_reg_n_62_[2] ,\op_mem_65_20_reg_n_63_[2] ,\op_mem_65_20_reg_n_64_[2] ,\op_mem_65_20_reg_n_65_[2] ,\op_mem_65_20_reg_n_66_[2] ,\op_mem_65_20_reg_n_67_[2] ,\op_mem_65_20_reg_n_68_[2] ,\op_mem_65_20_reg_n_69_[2] ,\op_mem_65_20_reg_n_70_[2] ,\op_mem_65_20_reg_n_71_[2] ,\op_mem_65_20_reg_n_72_[2] ,\op_mem_65_20_reg_n_73_[2] ,\op_mem_65_20_reg_n_74_[2] ,\op_mem_65_20_reg_n_75_[2] ,\op_mem_65_20_reg_n_76_[2] ,P}),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .PCOUT(\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_105),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [0]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_95),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [10]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_94),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [11]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_93),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [12]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_92),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [13]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_91),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [14]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_90),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [15]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_89),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [16]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_104),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [1]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_103),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [2]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_102),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [3]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_101),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [4]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_100),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [5]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_99),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [6]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_98),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [7]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_97),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [8]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][9] ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_96),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mult_fc004f5f3c" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mult_fc004f5f3c_140
   (\op_mem_65_20_reg[2]__0 ,
    clk,
    \op_mem_65_20_reg[1]_0 ,
    \op_mem_65_20_reg[1]_1 ,
    \op_mem_65_20_reg[2]_0 ,
    \op_mem_65_20_reg[2]_1 );
  output [62:0]\op_mem_65_20_reg[2]__0 ;
  input clk;
  input [31:0]\op_mem_65_20_reg[1]_0 ;
  input [16:0]\op_mem_65_20_reg[1]_1 ;
  input [14:0]\op_mem_65_20_reg[2]_0 ;
  input [31:0]\op_mem_65_20_reg[2]_1 ;

  wire clk;
  wire mult_46_56_n_100;
  wire mult_46_56_n_101;
  wire mult_46_56_n_102;
  wire mult_46_56_n_103;
  wire mult_46_56_n_104;
  wire mult_46_56_n_105;
  wire mult_46_56_n_106;
  wire mult_46_56_n_107;
  wire mult_46_56_n_108;
  wire mult_46_56_n_109;
  wire mult_46_56_n_110;
  wire mult_46_56_n_111;
  wire mult_46_56_n_112;
  wire mult_46_56_n_113;
  wire mult_46_56_n_114;
  wire mult_46_56_n_115;
  wire mult_46_56_n_116;
  wire mult_46_56_n_117;
  wire mult_46_56_n_118;
  wire mult_46_56_n_119;
  wire mult_46_56_n_120;
  wire mult_46_56_n_121;
  wire mult_46_56_n_122;
  wire mult_46_56_n_123;
  wire mult_46_56_n_124;
  wire mult_46_56_n_125;
  wire mult_46_56_n_126;
  wire mult_46_56_n_127;
  wire mult_46_56_n_128;
  wire mult_46_56_n_129;
  wire mult_46_56_n_130;
  wire mult_46_56_n_131;
  wire mult_46_56_n_132;
  wire mult_46_56_n_133;
  wire mult_46_56_n_134;
  wire mult_46_56_n_135;
  wire mult_46_56_n_136;
  wire mult_46_56_n_137;
  wire mult_46_56_n_138;
  wire mult_46_56_n_139;
  wire mult_46_56_n_140;
  wire mult_46_56_n_141;
  wire mult_46_56_n_142;
  wire mult_46_56_n_143;
  wire mult_46_56_n_144;
  wire mult_46_56_n_145;
  wire mult_46_56_n_146;
  wire mult_46_56_n_147;
  wire mult_46_56_n_148;
  wire mult_46_56_n_149;
  wire mult_46_56_n_150;
  wire mult_46_56_n_151;
  wire mult_46_56_n_152;
  wire mult_46_56_n_153;
  wire mult_46_56_n_58;
  wire mult_46_56_n_59;
  wire mult_46_56_n_60;
  wire mult_46_56_n_61;
  wire mult_46_56_n_62;
  wire mult_46_56_n_63;
  wire mult_46_56_n_64;
  wire mult_46_56_n_65;
  wire mult_46_56_n_66;
  wire mult_46_56_n_67;
  wire mult_46_56_n_68;
  wire mult_46_56_n_69;
  wire mult_46_56_n_70;
  wire mult_46_56_n_71;
  wire mult_46_56_n_72;
  wire mult_46_56_n_73;
  wire mult_46_56_n_74;
  wire mult_46_56_n_75;
  wire mult_46_56_n_76;
  wire mult_46_56_n_77;
  wire mult_46_56_n_78;
  wire mult_46_56_n_79;
  wire mult_46_56_n_80;
  wire mult_46_56_n_81;
  wire mult_46_56_n_82;
  wire mult_46_56_n_83;
  wire mult_46_56_n_84;
  wire mult_46_56_n_85;
  wire mult_46_56_n_86;
  wire mult_46_56_n_87;
  wire mult_46_56_n_88;
  wire mult_46_56_n_89;
  wire mult_46_56_n_90;
  wire mult_46_56_n_91;
  wire mult_46_56_n_92;
  wire mult_46_56_n_93;
  wire mult_46_56_n_94;
  wire mult_46_56_n_95;
  wire mult_46_56_n_96;
  wire mult_46_56_n_97;
  wire mult_46_56_n_98;
  wire mult_46_56_n_99;
  wire [31:0]\op_mem_65_20_reg[1]_0 ;
  wire [16:0]\op_mem_65_20_reg[1]_1 ;
  wire [14:0]\op_mem_65_20_reg[2]_0 ;
  wire [31:0]\op_mem_65_20_reg[2]_1 ;
  wire [62:0]\op_mem_65_20_reg[2]__0 ;
  wire \op_mem_65_20_reg_n_0_[1][0] ;
  wire \op_mem_65_20_reg_n_0_[1][10] ;
  wire \op_mem_65_20_reg_n_0_[1][11] ;
  wire \op_mem_65_20_reg_n_0_[1][12] ;
  wire \op_mem_65_20_reg_n_0_[1][13] ;
  wire \op_mem_65_20_reg_n_0_[1][14] ;
  wire \op_mem_65_20_reg_n_0_[1][15] ;
  wire \op_mem_65_20_reg_n_0_[1][16] ;
  wire \op_mem_65_20_reg_n_0_[1][1] ;
  wire \op_mem_65_20_reg_n_0_[1][2] ;
  wire \op_mem_65_20_reg_n_0_[1][3] ;
  wire \op_mem_65_20_reg_n_0_[1][4] ;
  wire \op_mem_65_20_reg_n_0_[1][5] ;
  wire \op_mem_65_20_reg_n_0_[1][6] ;
  wire \op_mem_65_20_reg_n_0_[1][7] ;
  wire \op_mem_65_20_reg_n_0_[1][8] ;
  wire \op_mem_65_20_reg_n_0_[1][9] ;
  wire \op_mem_65_20_reg_n_100_[0] ;
  wire \op_mem_65_20_reg_n_100_[1] ;
  wire \op_mem_65_20_reg_n_101_[0] ;
  wire \op_mem_65_20_reg_n_101_[1] ;
  wire \op_mem_65_20_reg_n_102_[0] ;
  wire \op_mem_65_20_reg_n_102_[1] ;
  wire \op_mem_65_20_reg_n_103_[0] ;
  wire \op_mem_65_20_reg_n_103_[1] ;
  wire \op_mem_65_20_reg_n_104_[0] ;
  wire \op_mem_65_20_reg_n_104_[1] ;
  wire \op_mem_65_20_reg_n_105_[0] ;
  wire \op_mem_65_20_reg_n_105_[1] ;
  wire \op_mem_65_20_reg_n_106_[0] ;
  wire \op_mem_65_20_reg_n_106_[1] ;
  wire \op_mem_65_20_reg_n_107_[0] ;
  wire \op_mem_65_20_reg_n_107_[1] ;
  wire \op_mem_65_20_reg_n_108_[0] ;
  wire \op_mem_65_20_reg_n_108_[1] ;
  wire \op_mem_65_20_reg_n_109_[0] ;
  wire \op_mem_65_20_reg_n_109_[1] ;
  wire \op_mem_65_20_reg_n_110_[0] ;
  wire \op_mem_65_20_reg_n_110_[1] ;
  wire \op_mem_65_20_reg_n_111_[0] ;
  wire \op_mem_65_20_reg_n_111_[1] ;
  wire \op_mem_65_20_reg_n_112_[0] ;
  wire \op_mem_65_20_reg_n_112_[1] ;
  wire \op_mem_65_20_reg_n_113_[0] ;
  wire \op_mem_65_20_reg_n_113_[1] ;
  wire \op_mem_65_20_reg_n_114_[0] ;
  wire \op_mem_65_20_reg_n_114_[1] ;
  wire \op_mem_65_20_reg_n_115_[0] ;
  wire \op_mem_65_20_reg_n_115_[1] ;
  wire \op_mem_65_20_reg_n_116_[0] ;
  wire \op_mem_65_20_reg_n_116_[1] ;
  wire \op_mem_65_20_reg_n_117_[0] ;
  wire \op_mem_65_20_reg_n_117_[1] ;
  wire \op_mem_65_20_reg_n_118_[0] ;
  wire \op_mem_65_20_reg_n_118_[1] ;
  wire \op_mem_65_20_reg_n_119_[0] ;
  wire \op_mem_65_20_reg_n_119_[1] ;
  wire \op_mem_65_20_reg_n_120_[0] ;
  wire \op_mem_65_20_reg_n_120_[1] ;
  wire \op_mem_65_20_reg_n_121_[0] ;
  wire \op_mem_65_20_reg_n_121_[1] ;
  wire \op_mem_65_20_reg_n_122_[0] ;
  wire \op_mem_65_20_reg_n_122_[1] ;
  wire \op_mem_65_20_reg_n_123_[0] ;
  wire \op_mem_65_20_reg_n_123_[1] ;
  wire \op_mem_65_20_reg_n_124_[0] ;
  wire \op_mem_65_20_reg_n_124_[1] ;
  wire \op_mem_65_20_reg_n_125_[0] ;
  wire \op_mem_65_20_reg_n_125_[1] ;
  wire \op_mem_65_20_reg_n_126_[0] ;
  wire \op_mem_65_20_reg_n_126_[1] ;
  wire \op_mem_65_20_reg_n_127_[0] ;
  wire \op_mem_65_20_reg_n_127_[1] ;
  wire \op_mem_65_20_reg_n_128_[0] ;
  wire \op_mem_65_20_reg_n_128_[1] ;
  wire \op_mem_65_20_reg_n_129_[0] ;
  wire \op_mem_65_20_reg_n_129_[1] ;
  wire \op_mem_65_20_reg_n_130_[0] ;
  wire \op_mem_65_20_reg_n_130_[1] ;
  wire \op_mem_65_20_reg_n_131_[0] ;
  wire \op_mem_65_20_reg_n_131_[1] ;
  wire \op_mem_65_20_reg_n_132_[0] ;
  wire \op_mem_65_20_reg_n_132_[1] ;
  wire \op_mem_65_20_reg_n_133_[0] ;
  wire \op_mem_65_20_reg_n_133_[1] ;
  wire \op_mem_65_20_reg_n_134_[0] ;
  wire \op_mem_65_20_reg_n_134_[1] ;
  wire \op_mem_65_20_reg_n_135_[0] ;
  wire \op_mem_65_20_reg_n_135_[1] ;
  wire \op_mem_65_20_reg_n_136_[0] ;
  wire \op_mem_65_20_reg_n_136_[1] ;
  wire \op_mem_65_20_reg_n_137_[0] ;
  wire \op_mem_65_20_reg_n_137_[1] ;
  wire \op_mem_65_20_reg_n_138_[0] ;
  wire \op_mem_65_20_reg_n_138_[1] ;
  wire \op_mem_65_20_reg_n_139_[0] ;
  wire \op_mem_65_20_reg_n_139_[1] ;
  wire \op_mem_65_20_reg_n_140_[0] ;
  wire \op_mem_65_20_reg_n_140_[1] ;
  wire \op_mem_65_20_reg_n_141_[0] ;
  wire \op_mem_65_20_reg_n_141_[1] ;
  wire \op_mem_65_20_reg_n_142_[0] ;
  wire \op_mem_65_20_reg_n_142_[1] ;
  wire \op_mem_65_20_reg_n_143_[0] ;
  wire \op_mem_65_20_reg_n_143_[1] ;
  wire \op_mem_65_20_reg_n_144_[0] ;
  wire \op_mem_65_20_reg_n_144_[1] ;
  wire \op_mem_65_20_reg_n_145_[0] ;
  wire \op_mem_65_20_reg_n_145_[1] ;
  wire \op_mem_65_20_reg_n_146_[0] ;
  wire \op_mem_65_20_reg_n_146_[1] ;
  wire \op_mem_65_20_reg_n_147_[0] ;
  wire \op_mem_65_20_reg_n_147_[1] ;
  wire \op_mem_65_20_reg_n_148_[0] ;
  wire \op_mem_65_20_reg_n_148_[1] ;
  wire \op_mem_65_20_reg_n_149_[0] ;
  wire \op_mem_65_20_reg_n_149_[1] ;
  wire \op_mem_65_20_reg_n_150_[0] ;
  wire \op_mem_65_20_reg_n_150_[1] ;
  wire \op_mem_65_20_reg_n_151_[0] ;
  wire \op_mem_65_20_reg_n_151_[1] ;
  wire \op_mem_65_20_reg_n_152_[0] ;
  wire \op_mem_65_20_reg_n_152_[1] ;
  wire \op_mem_65_20_reg_n_153_[0] ;
  wire \op_mem_65_20_reg_n_153_[1] ;
  wire \op_mem_65_20_reg_n_58_[0] ;
  wire \op_mem_65_20_reg_n_58_[1] ;
  wire \op_mem_65_20_reg_n_58_[2] ;
  wire \op_mem_65_20_reg_n_59_[0] ;
  wire \op_mem_65_20_reg_n_59_[1] ;
  wire \op_mem_65_20_reg_n_59_[2] ;
  wire \op_mem_65_20_reg_n_60_[0] ;
  wire \op_mem_65_20_reg_n_60_[1] ;
  wire \op_mem_65_20_reg_n_60_[2] ;
  wire \op_mem_65_20_reg_n_61_[0] ;
  wire \op_mem_65_20_reg_n_61_[1] ;
  wire \op_mem_65_20_reg_n_61_[2] ;
  wire \op_mem_65_20_reg_n_62_[0] ;
  wire \op_mem_65_20_reg_n_62_[1] ;
  wire \op_mem_65_20_reg_n_62_[2] ;
  wire \op_mem_65_20_reg_n_63_[0] ;
  wire \op_mem_65_20_reg_n_63_[1] ;
  wire \op_mem_65_20_reg_n_63_[2] ;
  wire \op_mem_65_20_reg_n_64_[0] ;
  wire \op_mem_65_20_reg_n_64_[1] ;
  wire \op_mem_65_20_reg_n_64_[2] ;
  wire \op_mem_65_20_reg_n_65_[0] ;
  wire \op_mem_65_20_reg_n_65_[1] ;
  wire \op_mem_65_20_reg_n_65_[2] ;
  wire \op_mem_65_20_reg_n_66_[0] ;
  wire \op_mem_65_20_reg_n_66_[1] ;
  wire \op_mem_65_20_reg_n_66_[2] ;
  wire \op_mem_65_20_reg_n_67_[0] ;
  wire \op_mem_65_20_reg_n_67_[1] ;
  wire \op_mem_65_20_reg_n_67_[2] ;
  wire \op_mem_65_20_reg_n_68_[0] ;
  wire \op_mem_65_20_reg_n_68_[1] ;
  wire \op_mem_65_20_reg_n_68_[2] ;
  wire \op_mem_65_20_reg_n_69_[0] ;
  wire \op_mem_65_20_reg_n_69_[1] ;
  wire \op_mem_65_20_reg_n_69_[2] ;
  wire \op_mem_65_20_reg_n_70_[0] ;
  wire \op_mem_65_20_reg_n_70_[1] ;
  wire \op_mem_65_20_reg_n_70_[2] ;
  wire \op_mem_65_20_reg_n_71_[0] ;
  wire \op_mem_65_20_reg_n_71_[1] ;
  wire \op_mem_65_20_reg_n_71_[2] ;
  wire \op_mem_65_20_reg_n_72_[0] ;
  wire \op_mem_65_20_reg_n_72_[1] ;
  wire \op_mem_65_20_reg_n_72_[2] ;
  wire \op_mem_65_20_reg_n_73_[0] ;
  wire \op_mem_65_20_reg_n_73_[1] ;
  wire \op_mem_65_20_reg_n_73_[2] ;
  wire \op_mem_65_20_reg_n_74_[0] ;
  wire \op_mem_65_20_reg_n_74_[1] ;
  wire \op_mem_65_20_reg_n_74_[2] ;
  wire \op_mem_65_20_reg_n_75_[0] ;
  wire \op_mem_65_20_reg_n_75_[1] ;
  wire \op_mem_65_20_reg_n_75_[2] ;
  wire \op_mem_65_20_reg_n_76_[0] ;
  wire \op_mem_65_20_reg_n_76_[1] ;
  wire \op_mem_65_20_reg_n_76_[2] ;
  wire \op_mem_65_20_reg_n_77_[0] ;
  wire \op_mem_65_20_reg_n_77_[1] ;
  wire \op_mem_65_20_reg_n_78_[0] ;
  wire \op_mem_65_20_reg_n_78_[1] ;
  wire \op_mem_65_20_reg_n_79_[0] ;
  wire \op_mem_65_20_reg_n_79_[1] ;
  wire \op_mem_65_20_reg_n_80_[0] ;
  wire \op_mem_65_20_reg_n_80_[1] ;
  wire \op_mem_65_20_reg_n_81_[0] ;
  wire \op_mem_65_20_reg_n_81_[1] ;
  wire \op_mem_65_20_reg_n_82_[0] ;
  wire \op_mem_65_20_reg_n_82_[1] ;
  wire \op_mem_65_20_reg_n_83_[0] ;
  wire \op_mem_65_20_reg_n_83_[1] ;
  wire \op_mem_65_20_reg_n_84_[0] ;
  wire \op_mem_65_20_reg_n_84_[1] ;
  wire \op_mem_65_20_reg_n_85_[0] ;
  wire \op_mem_65_20_reg_n_85_[1] ;
  wire \op_mem_65_20_reg_n_86_[0] ;
  wire \op_mem_65_20_reg_n_86_[1] ;
  wire \op_mem_65_20_reg_n_87_[0] ;
  wire \op_mem_65_20_reg_n_87_[1] ;
  wire \op_mem_65_20_reg_n_88_[0] ;
  wire \op_mem_65_20_reg_n_88_[1] ;
  wire \op_mem_65_20_reg_n_89_[0] ;
  wire \op_mem_65_20_reg_n_89_[1] ;
  wire \op_mem_65_20_reg_n_90_[0] ;
  wire \op_mem_65_20_reg_n_90_[1] ;
  wire \op_mem_65_20_reg_n_91_[0] ;
  wire \op_mem_65_20_reg_n_91_[1] ;
  wire \op_mem_65_20_reg_n_92_[0] ;
  wire \op_mem_65_20_reg_n_92_[1] ;
  wire \op_mem_65_20_reg_n_93_[0] ;
  wire \op_mem_65_20_reg_n_93_[1] ;
  wire \op_mem_65_20_reg_n_94_[0] ;
  wire \op_mem_65_20_reg_n_94_[1] ;
  wire \op_mem_65_20_reg_n_95_[0] ;
  wire \op_mem_65_20_reg_n_95_[1] ;
  wire \op_mem_65_20_reg_n_96_[0] ;
  wire \op_mem_65_20_reg_n_96_[1] ;
  wire \op_mem_65_20_reg_n_97_[0] ;
  wire \op_mem_65_20_reg_n_97_[1] ;
  wire \op_mem_65_20_reg_n_98_[0] ;
  wire \op_mem_65_20_reg_n_98_[1] ;
  wire \op_mem_65_20_reg_n_99_[0] ;
  wire \op_mem_65_20_reg_n_99_[1] ;
  wire NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mult_46_56_OVERFLOW_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNDETECT_UNCONNECTED;
  wire NLW_mult_46_56_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mult_46_56_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mult_46_56_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mult_46_56_CARRYOUT_UNCONNECTED;
  wire \NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mult_46_56
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\op_mem_65_20_reg[2]_1 [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mult_46_56_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mult_46_56_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mult_46_56_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mult_46_56_OVERFLOW_UNCONNECTED),
        .P({mult_46_56_n_58,mult_46_56_n_59,mult_46_56_n_60,mult_46_56_n_61,mult_46_56_n_62,mult_46_56_n_63,mult_46_56_n_64,mult_46_56_n_65,mult_46_56_n_66,mult_46_56_n_67,mult_46_56_n_68,mult_46_56_n_69,mult_46_56_n_70,mult_46_56_n_71,mult_46_56_n_72,mult_46_56_n_73,mult_46_56_n_74,mult_46_56_n_75,mult_46_56_n_76,mult_46_56_n_77,mult_46_56_n_78,mult_46_56_n_79,mult_46_56_n_80,mult_46_56_n_81,mult_46_56_n_82,mult_46_56_n_83,mult_46_56_n_84,mult_46_56_n_85,mult_46_56_n_86,mult_46_56_n_87,mult_46_56_n_88,mult_46_56_n_89,mult_46_56_n_90,mult_46_56_n_91,mult_46_56_n_92,mult_46_56_n_93,mult_46_56_n_94,mult_46_56_n_95,mult_46_56_n_96,mult_46_56_n_97,mult_46_56_n_98,mult_46_56_n_99,mult_46_56_n_100,mult_46_56_n_101,mult_46_56_n_102,mult_46_56_n_103,mult_46_56_n_104,mult_46_56_n_105}),
        .PATTERNBDETECT(NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mult_46_56_PATTERNDETECT_UNCONNECTED),
        .PCIN({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .PCOUT({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mult_46_56_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\op_mem_65_20_reg[1]_1 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\op_mem_65_20_reg[1]_0 [16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[0] ,\op_mem_65_20_reg_n_59_[0] ,\op_mem_65_20_reg_n_60_[0] ,\op_mem_65_20_reg_n_61_[0] ,\op_mem_65_20_reg_n_62_[0] ,\op_mem_65_20_reg_n_63_[0] ,\op_mem_65_20_reg_n_64_[0] ,\op_mem_65_20_reg_n_65_[0] ,\op_mem_65_20_reg_n_66_[0] ,\op_mem_65_20_reg_n_67_[0] ,\op_mem_65_20_reg_n_68_[0] ,\op_mem_65_20_reg_n_69_[0] ,\op_mem_65_20_reg_n_70_[0] ,\op_mem_65_20_reg_n_71_[0] ,\op_mem_65_20_reg_n_72_[0] ,\op_mem_65_20_reg_n_73_[0] ,\op_mem_65_20_reg_n_74_[0] ,\op_mem_65_20_reg_n_75_[0] ,\op_mem_65_20_reg_n_76_[0] ,\op_mem_65_20_reg_n_77_[0] ,\op_mem_65_20_reg_n_78_[0] ,\op_mem_65_20_reg_n_79_[0] ,\op_mem_65_20_reg_n_80_[0] ,\op_mem_65_20_reg_n_81_[0] ,\op_mem_65_20_reg_n_82_[0] ,\op_mem_65_20_reg_n_83_[0] ,\op_mem_65_20_reg_n_84_[0] ,\op_mem_65_20_reg_n_85_[0] ,\op_mem_65_20_reg_n_86_[0] ,\op_mem_65_20_reg_n_87_[0] ,\op_mem_65_20_reg_n_88_[0] ,\op_mem_65_20_reg_n_89_[0] ,\op_mem_65_20_reg_n_90_[0] ,\op_mem_65_20_reg_n_91_[0] ,\op_mem_65_20_reg_n_92_[0] ,\op_mem_65_20_reg_n_93_[0] ,\op_mem_65_20_reg_n_94_[0] ,\op_mem_65_20_reg_n_95_[0] ,\op_mem_65_20_reg_n_96_[0] ,\op_mem_65_20_reg_n_97_[0] ,\op_mem_65_20_reg_n_98_[0] ,\op_mem_65_20_reg_n_99_[0] ,\op_mem_65_20_reg_n_100_[0] ,\op_mem_65_20_reg_n_101_[0] ,\op_mem_65_20_reg_n_102_[0] ,\op_mem_65_20_reg_n_103_[0] ,\op_mem_65_20_reg_n_104_[0] ,\op_mem_65_20_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[1] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\op_mem_65_20_reg[1]_1 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\op_mem_65_20_reg[1]_0 [31],\op_mem_65_20_reg[1]_0 [31],\op_mem_65_20_reg[1]_0 [31],\op_mem_65_20_reg[1]_0 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[1] ,\op_mem_65_20_reg_n_59_[1] ,\op_mem_65_20_reg_n_60_[1] ,\op_mem_65_20_reg_n_61_[1] ,\op_mem_65_20_reg_n_62_[1] ,\op_mem_65_20_reg_n_63_[1] ,\op_mem_65_20_reg_n_64_[1] ,\op_mem_65_20_reg_n_65_[1] ,\op_mem_65_20_reg_n_66_[1] ,\op_mem_65_20_reg_n_67_[1] ,\op_mem_65_20_reg_n_68_[1] ,\op_mem_65_20_reg_n_69_[1] ,\op_mem_65_20_reg_n_70_[1] ,\op_mem_65_20_reg_n_71_[1] ,\op_mem_65_20_reg_n_72_[1] ,\op_mem_65_20_reg_n_73_[1] ,\op_mem_65_20_reg_n_74_[1] ,\op_mem_65_20_reg_n_75_[1] ,\op_mem_65_20_reg_n_76_[1] ,\op_mem_65_20_reg_n_77_[1] ,\op_mem_65_20_reg_n_78_[1] ,\op_mem_65_20_reg_n_79_[1] ,\op_mem_65_20_reg_n_80_[1] ,\op_mem_65_20_reg_n_81_[1] ,\op_mem_65_20_reg_n_82_[1] ,\op_mem_65_20_reg_n_83_[1] ,\op_mem_65_20_reg_n_84_[1] ,\op_mem_65_20_reg_n_85_[1] ,\op_mem_65_20_reg_n_86_[1] ,\op_mem_65_20_reg_n_87_[1] ,\op_mem_65_20_reg_n_88_[1] ,\op_mem_65_20_reg_n_89_[1] ,\op_mem_65_20_reg_n_90_[1] ,\op_mem_65_20_reg_n_91_[1] ,\op_mem_65_20_reg_n_92_[1] ,\op_mem_65_20_reg_n_93_[1] ,\op_mem_65_20_reg_n_94_[1] ,\op_mem_65_20_reg_n_95_[1] ,\op_mem_65_20_reg_n_96_[1] ,\op_mem_65_20_reg_n_97_[1] ,\op_mem_65_20_reg_n_98_[1] ,\op_mem_65_20_reg_n_99_[1] ,\op_mem_65_20_reg_n_100_[1] ,\op_mem_65_20_reg_n_101_[1] ,\op_mem_65_20_reg_n_102_[1] ,\op_mem_65_20_reg_n_103_[1] ,\op_mem_65_20_reg_n_104_[1] ,\op_mem_65_20_reg_n_105_[1] }),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .PCOUT({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_105_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_95_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_94_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_93_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_92_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_91_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_90_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_89_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_104_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_103_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_102_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_101_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_100_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_99_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_98_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_97_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_96_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[2] 
       (.A({\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\op_mem_65_20_reg[2]_1 [31],\op_mem_65_20_reg[2]_1 [31],\op_mem_65_20_reg[2]_1 [31],\op_mem_65_20_reg[2]_1 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[2] ,\op_mem_65_20_reg_n_59_[2] ,\op_mem_65_20_reg_n_60_[2] ,\op_mem_65_20_reg_n_61_[2] ,\op_mem_65_20_reg_n_62_[2] ,\op_mem_65_20_reg_n_63_[2] ,\op_mem_65_20_reg_n_64_[2] ,\op_mem_65_20_reg_n_65_[2] ,\op_mem_65_20_reg_n_66_[2] ,\op_mem_65_20_reg_n_67_[2] ,\op_mem_65_20_reg_n_68_[2] ,\op_mem_65_20_reg_n_69_[2] ,\op_mem_65_20_reg_n_70_[2] ,\op_mem_65_20_reg_n_71_[2] ,\op_mem_65_20_reg_n_72_[2] ,\op_mem_65_20_reg_n_73_[2] ,\op_mem_65_20_reg_n_74_[2] ,\op_mem_65_20_reg_n_75_[2] ,\op_mem_65_20_reg_n_76_[2] ,\op_mem_65_20_reg[2]__0 [62:34]}),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .PCOUT(\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][0] ),
        .Q(\op_mem_65_20_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_105),
        .Q(\op_mem_65_20_reg[2]__0 [17]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][10] ),
        .Q(\op_mem_65_20_reg[2]__0 [10]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_95),
        .Q(\op_mem_65_20_reg[2]__0 [27]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][11] ),
        .Q(\op_mem_65_20_reg[2]__0 [11]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_94),
        .Q(\op_mem_65_20_reg[2]__0 [28]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][12] ),
        .Q(\op_mem_65_20_reg[2]__0 [12]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_93),
        .Q(\op_mem_65_20_reg[2]__0 [29]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][13] ),
        .Q(\op_mem_65_20_reg[2]__0 [13]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_92),
        .Q(\op_mem_65_20_reg[2]__0 [30]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][14] ),
        .Q(\op_mem_65_20_reg[2]__0 [14]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_91),
        .Q(\op_mem_65_20_reg[2]__0 [31]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][15] ),
        .Q(\op_mem_65_20_reg[2]__0 [15]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_90),
        .Q(\op_mem_65_20_reg[2]__0 [32]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][16] ),
        .Q(\op_mem_65_20_reg[2]__0 [16]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_89),
        .Q(\op_mem_65_20_reg[2]__0 [33]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][1] ),
        .Q(\op_mem_65_20_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_104),
        .Q(\op_mem_65_20_reg[2]__0 [18]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][2] ),
        .Q(\op_mem_65_20_reg[2]__0 [2]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_103),
        .Q(\op_mem_65_20_reg[2]__0 [19]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][3] ),
        .Q(\op_mem_65_20_reg[2]__0 [3]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_102),
        .Q(\op_mem_65_20_reg[2]__0 [20]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][4] ),
        .Q(\op_mem_65_20_reg[2]__0 [4]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_101),
        .Q(\op_mem_65_20_reg[2]__0 [21]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][5] ),
        .Q(\op_mem_65_20_reg[2]__0 [5]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_100),
        .Q(\op_mem_65_20_reg[2]__0 [22]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][6] ),
        .Q(\op_mem_65_20_reg[2]__0 [6]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_99),
        .Q(\op_mem_65_20_reg[2]__0 [23]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][7] ),
        .Q(\op_mem_65_20_reg[2]__0 [7]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_98),
        .Q(\op_mem_65_20_reg[2]__0 [24]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][8] ),
        .Q(\op_mem_65_20_reg[2]__0 [8]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_97),
        .Q(\op_mem_65_20_reg[2]__0 [25]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][9] ),
        .Q(\op_mem_65_20_reg[2]__0 [9]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_96),
        .Q(\op_mem_65_20_reg[2]__0 [26]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mult_fc004f5f3c" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mult_fc004f5f3c_141
   (\op_mem_65_20_reg[2]__0 ,
    clk,
    cast_internal_ip_40_3_convert,
    o,
    q);
  output [62:0]\op_mem_65_20_reg[2]__0 ;
  input clk;
  input [31:0]cast_internal_ip_40_3_convert;
  input [16:0]o;
  input [14:0]q;

  wire [31:0]cast_internal_ip_40_3_convert;
  wire clk;
  wire mult_46_56_n_100;
  wire mult_46_56_n_101;
  wire mult_46_56_n_102;
  wire mult_46_56_n_103;
  wire mult_46_56_n_104;
  wire mult_46_56_n_105;
  wire mult_46_56_n_106;
  wire mult_46_56_n_107;
  wire mult_46_56_n_108;
  wire mult_46_56_n_109;
  wire mult_46_56_n_110;
  wire mult_46_56_n_111;
  wire mult_46_56_n_112;
  wire mult_46_56_n_113;
  wire mult_46_56_n_114;
  wire mult_46_56_n_115;
  wire mult_46_56_n_116;
  wire mult_46_56_n_117;
  wire mult_46_56_n_118;
  wire mult_46_56_n_119;
  wire mult_46_56_n_120;
  wire mult_46_56_n_121;
  wire mult_46_56_n_122;
  wire mult_46_56_n_123;
  wire mult_46_56_n_124;
  wire mult_46_56_n_125;
  wire mult_46_56_n_126;
  wire mult_46_56_n_127;
  wire mult_46_56_n_128;
  wire mult_46_56_n_129;
  wire mult_46_56_n_130;
  wire mult_46_56_n_131;
  wire mult_46_56_n_132;
  wire mult_46_56_n_133;
  wire mult_46_56_n_134;
  wire mult_46_56_n_135;
  wire mult_46_56_n_136;
  wire mult_46_56_n_137;
  wire mult_46_56_n_138;
  wire mult_46_56_n_139;
  wire mult_46_56_n_140;
  wire mult_46_56_n_141;
  wire mult_46_56_n_142;
  wire mult_46_56_n_143;
  wire mult_46_56_n_144;
  wire mult_46_56_n_145;
  wire mult_46_56_n_146;
  wire mult_46_56_n_147;
  wire mult_46_56_n_148;
  wire mult_46_56_n_149;
  wire mult_46_56_n_150;
  wire mult_46_56_n_151;
  wire mult_46_56_n_152;
  wire mult_46_56_n_153;
  wire mult_46_56_n_58;
  wire mult_46_56_n_59;
  wire mult_46_56_n_60;
  wire mult_46_56_n_61;
  wire mult_46_56_n_62;
  wire mult_46_56_n_63;
  wire mult_46_56_n_64;
  wire mult_46_56_n_65;
  wire mult_46_56_n_66;
  wire mult_46_56_n_67;
  wire mult_46_56_n_68;
  wire mult_46_56_n_69;
  wire mult_46_56_n_70;
  wire mult_46_56_n_71;
  wire mult_46_56_n_72;
  wire mult_46_56_n_73;
  wire mult_46_56_n_74;
  wire mult_46_56_n_75;
  wire mult_46_56_n_76;
  wire mult_46_56_n_77;
  wire mult_46_56_n_78;
  wire mult_46_56_n_79;
  wire mult_46_56_n_80;
  wire mult_46_56_n_81;
  wire mult_46_56_n_82;
  wire mult_46_56_n_83;
  wire mult_46_56_n_84;
  wire mult_46_56_n_85;
  wire mult_46_56_n_86;
  wire mult_46_56_n_87;
  wire mult_46_56_n_88;
  wire mult_46_56_n_89;
  wire mult_46_56_n_90;
  wire mult_46_56_n_91;
  wire mult_46_56_n_92;
  wire mult_46_56_n_93;
  wire mult_46_56_n_94;
  wire mult_46_56_n_95;
  wire mult_46_56_n_96;
  wire mult_46_56_n_97;
  wire mult_46_56_n_98;
  wire mult_46_56_n_99;
  wire [16:0]o;
  wire [62:0]\op_mem_65_20_reg[2]__0 ;
  wire \op_mem_65_20_reg_n_0_[1][0] ;
  wire \op_mem_65_20_reg_n_0_[1][10] ;
  wire \op_mem_65_20_reg_n_0_[1][11] ;
  wire \op_mem_65_20_reg_n_0_[1][12] ;
  wire \op_mem_65_20_reg_n_0_[1][13] ;
  wire \op_mem_65_20_reg_n_0_[1][14] ;
  wire \op_mem_65_20_reg_n_0_[1][15] ;
  wire \op_mem_65_20_reg_n_0_[1][16] ;
  wire \op_mem_65_20_reg_n_0_[1][1] ;
  wire \op_mem_65_20_reg_n_0_[1][2] ;
  wire \op_mem_65_20_reg_n_0_[1][3] ;
  wire \op_mem_65_20_reg_n_0_[1][4] ;
  wire \op_mem_65_20_reg_n_0_[1][5] ;
  wire \op_mem_65_20_reg_n_0_[1][6] ;
  wire \op_mem_65_20_reg_n_0_[1][7] ;
  wire \op_mem_65_20_reg_n_0_[1][8] ;
  wire \op_mem_65_20_reg_n_0_[1][9] ;
  wire \op_mem_65_20_reg_n_100_[0] ;
  wire \op_mem_65_20_reg_n_101_[0] ;
  wire \op_mem_65_20_reg_n_102_[0] ;
  wire \op_mem_65_20_reg_n_103_[0] ;
  wire \op_mem_65_20_reg_n_104_[0] ;
  wire \op_mem_65_20_reg_n_105_[0] ;
  wire \op_mem_65_20_reg_n_106_[0] ;
  wire \op_mem_65_20_reg_n_106_[1] ;
  wire \op_mem_65_20_reg_n_107_[0] ;
  wire \op_mem_65_20_reg_n_107_[1] ;
  wire \op_mem_65_20_reg_n_108_[0] ;
  wire \op_mem_65_20_reg_n_108_[1] ;
  wire \op_mem_65_20_reg_n_109_[0] ;
  wire \op_mem_65_20_reg_n_109_[1] ;
  wire \op_mem_65_20_reg_n_110_[0] ;
  wire \op_mem_65_20_reg_n_110_[1] ;
  wire \op_mem_65_20_reg_n_111_[0] ;
  wire \op_mem_65_20_reg_n_111_[1] ;
  wire \op_mem_65_20_reg_n_112_[0] ;
  wire \op_mem_65_20_reg_n_112_[1] ;
  wire \op_mem_65_20_reg_n_113_[0] ;
  wire \op_mem_65_20_reg_n_113_[1] ;
  wire \op_mem_65_20_reg_n_114_[0] ;
  wire \op_mem_65_20_reg_n_114_[1] ;
  wire \op_mem_65_20_reg_n_115_[0] ;
  wire \op_mem_65_20_reg_n_115_[1] ;
  wire \op_mem_65_20_reg_n_116_[0] ;
  wire \op_mem_65_20_reg_n_116_[1] ;
  wire \op_mem_65_20_reg_n_117_[0] ;
  wire \op_mem_65_20_reg_n_117_[1] ;
  wire \op_mem_65_20_reg_n_118_[0] ;
  wire \op_mem_65_20_reg_n_118_[1] ;
  wire \op_mem_65_20_reg_n_119_[0] ;
  wire \op_mem_65_20_reg_n_119_[1] ;
  wire \op_mem_65_20_reg_n_120_[0] ;
  wire \op_mem_65_20_reg_n_120_[1] ;
  wire \op_mem_65_20_reg_n_121_[0] ;
  wire \op_mem_65_20_reg_n_121_[1] ;
  wire \op_mem_65_20_reg_n_122_[0] ;
  wire \op_mem_65_20_reg_n_122_[1] ;
  wire \op_mem_65_20_reg_n_123_[0] ;
  wire \op_mem_65_20_reg_n_123_[1] ;
  wire \op_mem_65_20_reg_n_124_[0] ;
  wire \op_mem_65_20_reg_n_124_[1] ;
  wire \op_mem_65_20_reg_n_125_[0] ;
  wire \op_mem_65_20_reg_n_125_[1] ;
  wire \op_mem_65_20_reg_n_126_[0] ;
  wire \op_mem_65_20_reg_n_126_[1] ;
  wire \op_mem_65_20_reg_n_127_[0] ;
  wire \op_mem_65_20_reg_n_127_[1] ;
  wire \op_mem_65_20_reg_n_128_[0] ;
  wire \op_mem_65_20_reg_n_128_[1] ;
  wire \op_mem_65_20_reg_n_129_[0] ;
  wire \op_mem_65_20_reg_n_129_[1] ;
  wire \op_mem_65_20_reg_n_130_[0] ;
  wire \op_mem_65_20_reg_n_130_[1] ;
  wire \op_mem_65_20_reg_n_131_[0] ;
  wire \op_mem_65_20_reg_n_131_[1] ;
  wire \op_mem_65_20_reg_n_132_[0] ;
  wire \op_mem_65_20_reg_n_132_[1] ;
  wire \op_mem_65_20_reg_n_133_[0] ;
  wire \op_mem_65_20_reg_n_133_[1] ;
  wire \op_mem_65_20_reg_n_134_[0] ;
  wire \op_mem_65_20_reg_n_134_[1] ;
  wire \op_mem_65_20_reg_n_135_[0] ;
  wire \op_mem_65_20_reg_n_135_[1] ;
  wire \op_mem_65_20_reg_n_136_[0] ;
  wire \op_mem_65_20_reg_n_136_[1] ;
  wire \op_mem_65_20_reg_n_137_[0] ;
  wire \op_mem_65_20_reg_n_137_[1] ;
  wire \op_mem_65_20_reg_n_138_[0] ;
  wire \op_mem_65_20_reg_n_138_[1] ;
  wire \op_mem_65_20_reg_n_139_[0] ;
  wire \op_mem_65_20_reg_n_139_[1] ;
  wire \op_mem_65_20_reg_n_140_[0] ;
  wire \op_mem_65_20_reg_n_140_[1] ;
  wire \op_mem_65_20_reg_n_141_[0] ;
  wire \op_mem_65_20_reg_n_141_[1] ;
  wire \op_mem_65_20_reg_n_142_[0] ;
  wire \op_mem_65_20_reg_n_142_[1] ;
  wire \op_mem_65_20_reg_n_143_[0] ;
  wire \op_mem_65_20_reg_n_143_[1] ;
  wire \op_mem_65_20_reg_n_144_[0] ;
  wire \op_mem_65_20_reg_n_144_[1] ;
  wire \op_mem_65_20_reg_n_145_[0] ;
  wire \op_mem_65_20_reg_n_145_[1] ;
  wire \op_mem_65_20_reg_n_146_[0] ;
  wire \op_mem_65_20_reg_n_146_[1] ;
  wire \op_mem_65_20_reg_n_147_[0] ;
  wire \op_mem_65_20_reg_n_147_[1] ;
  wire \op_mem_65_20_reg_n_148_[0] ;
  wire \op_mem_65_20_reg_n_148_[1] ;
  wire \op_mem_65_20_reg_n_149_[0] ;
  wire \op_mem_65_20_reg_n_149_[1] ;
  wire \op_mem_65_20_reg_n_150_[0] ;
  wire \op_mem_65_20_reg_n_150_[1] ;
  wire \op_mem_65_20_reg_n_151_[0] ;
  wire \op_mem_65_20_reg_n_151_[1] ;
  wire \op_mem_65_20_reg_n_152_[0] ;
  wire \op_mem_65_20_reg_n_152_[1] ;
  wire \op_mem_65_20_reg_n_153_[0] ;
  wire \op_mem_65_20_reg_n_153_[1] ;
  wire \op_mem_65_20_reg_n_58_[0] ;
  wire \op_mem_65_20_reg_n_58_[2] ;
  wire \op_mem_65_20_reg_n_59_[0] ;
  wire \op_mem_65_20_reg_n_59_[2] ;
  wire \op_mem_65_20_reg_n_60_[0] ;
  wire \op_mem_65_20_reg_n_60_[2] ;
  wire \op_mem_65_20_reg_n_61_[0] ;
  wire \op_mem_65_20_reg_n_61_[2] ;
  wire \op_mem_65_20_reg_n_62_[0] ;
  wire \op_mem_65_20_reg_n_62_[2] ;
  wire \op_mem_65_20_reg_n_63_[0] ;
  wire \op_mem_65_20_reg_n_63_[2] ;
  wire \op_mem_65_20_reg_n_64_[0] ;
  wire \op_mem_65_20_reg_n_64_[2] ;
  wire \op_mem_65_20_reg_n_65_[0] ;
  wire \op_mem_65_20_reg_n_65_[2] ;
  wire \op_mem_65_20_reg_n_66_[0] ;
  wire \op_mem_65_20_reg_n_66_[2] ;
  wire \op_mem_65_20_reg_n_67_[0] ;
  wire \op_mem_65_20_reg_n_67_[2] ;
  wire \op_mem_65_20_reg_n_68_[0] ;
  wire \op_mem_65_20_reg_n_68_[2] ;
  wire \op_mem_65_20_reg_n_69_[0] ;
  wire \op_mem_65_20_reg_n_69_[2] ;
  wire \op_mem_65_20_reg_n_70_[0] ;
  wire \op_mem_65_20_reg_n_70_[2] ;
  wire \op_mem_65_20_reg_n_71_[0] ;
  wire \op_mem_65_20_reg_n_71_[2] ;
  wire \op_mem_65_20_reg_n_72_[0] ;
  wire \op_mem_65_20_reg_n_72_[2] ;
  wire \op_mem_65_20_reg_n_73_[0] ;
  wire \op_mem_65_20_reg_n_73_[2] ;
  wire \op_mem_65_20_reg_n_74_[0] ;
  wire \op_mem_65_20_reg_n_74_[2] ;
  wire \op_mem_65_20_reg_n_75_[0] ;
  wire \op_mem_65_20_reg_n_75_[2] ;
  wire \op_mem_65_20_reg_n_76_[0] ;
  wire \op_mem_65_20_reg_n_76_[2] ;
  wire \op_mem_65_20_reg_n_77_[0] ;
  wire \op_mem_65_20_reg_n_78_[0] ;
  wire \op_mem_65_20_reg_n_79_[0] ;
  wire \op_mem_65_20_reg_n_80_[0] ;
  wire \op_mem_65_20_reg_n_81_[0] ;
  wire \op_mem_65_20_reg_n_82_[0] ;
  wire \op_mem_65_20_reg_n_83_[0] ;
  wire \op_mem_65_20_reg_n_84_[0] ;
  wire \op_mem_65_20_reg_n_85_[0] ;
  wire \op_mem_65_20_reg_n_86_[0] ;
  wire \op_mem_65_20_reg_n_87_[0] ;
  wire \op_mem_65_20_reg_n_88_[0] ;
  wire \op_mem_65_20_reg_n_89_[0] ;
  wire \op_mem_65_20_reg_n_90_[0] ;
  wire \op_mem_65_20_reg_n_91_[0] ;
  wire \op_mem_65_20_reg_n_92_[0] ;
  wire \op_mem_65_20_reg_n_93_[0] ;
  wire \op_mem_65_20_reg_n_94_[0] ;
  wire \op_mem_65_20_reg_n_95_[0] ;
  wire \op_mem_65_20_reg_n_96_[0] ;
  wire \op_mem_65_20_reg_n_97_[0] ;
  wire \op_mem_65_20_reg_n_98_[0] ;
  wire \op_mem_65_20_reg_n_99_[0] ;
  wire [14:0]q;
  wire NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mult_46_56_OVERFLOW_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNDETECT_UNCONNECTED;
  wire NLW_mult_46_56_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mult_46_56_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mult_46_56_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mult_46_56_CARRYOUT_UNCONNECTED;
  wire \NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_op_mem_65_20_reg[1]_P_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mult_46_56
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cast_internal_ip_40_3_convert[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mult_46_56_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q[14],q[14],q[14],q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mult_46_56_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mult_46_56_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mult_46_56_OVERFLOW_UNCONNECTED),
        .P({mult_46_56_n_58,mult_46_56_n_59,mult_46_56_n_60,mult_46_56_n_61,mult_46_56_n_62,mult_46_56_n_63,mult_46_56_n_64,mult_46_56_n_65,mult_46_56_n_66,mult_46_56_n_67,mult_46_56_n_68,mult_46_56_n_69,mult_46_56_n_70,mult_46_56_n_71,mult_46_56_n_72,mult_46_56_n_73,mult_46_56_n_74,mult_46_56_n_75,mult_46_56_n_76,mult_46_56_n_77,mult_46_56_n_78,mult_46_56_n_79,mult_46_56_n_80,mult_46_56_n_81,mult_46_56_n_82,mult_46_56_n_83,mult_46_56_n_84,mult_46_56_n_85,mult_46_56_n_86,mult_46_56_n_87,mult_46_56_n_88,mult_46_56_n_89,mult_46_56_n_90,mult_46_56_n_91,mult_46_56_n_92,mult_46_56_n_93,mult_46_56_n_94,mult_46_56_n_95,mult_46_56_n_96,mult_46_56_n_97,mult_46_56_n_98,mult_46_56_n_99,mult_46_56_n_100,mult_46_56_n_101,mult_46_56_n_102,mult_46_56_n_103,mult_46_56_n_104,mult_46_56_n_105}),
        .PATTERNBDETECT(NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mult_46_56_PATTERNDETECT_UNCONNECTED),
        .PCIN({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .PCOUT({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mult_46_56_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,o}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,cast_internal_ip_40_3_convert[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[0] ,\op_mem_65_20_reg_n_59_[0] ,\op_mem_65_20_reg_n_60_[0] ,\op_mem_65_20_reg_n_61_[0] ,\op_mem_65_20_reg_n_62_[0] ,\op_mem_65_20_reg_n_63_[0] ,\op_mem_65_20_reg_n_64_[0] ,\op_mem_65_20_reg_n_65_[0] ,\op_mem_65_20_reg_n_66_[0] ,\op_mem_65_20_reg_n_67_[0] ,\op_mem_65_20_reg_n_68_[0] ,\op_mem_65_20_reg_n_69_[0] ,\op_mem_65_20_reg_n_70_[0] ,\op_mem_65_20_reg_n_71_[0] ,\op_mem_65_20_reg_n_72_[0] ,\op_mem_65_20_reg_n_73_[0] ,\op_mem_65_20_reg_n_74_[0] ,\op_mem_65_20_reg_n_75_[0] ,\op_mem_65_20_reg_n_76_[0] ,\op_mem_65_20_reg_n_77_[0] ,\op_mem_65_20_reg_n_78_[0] ,\op_mem_65_20_reg_n_79_[0] ,\op_mem_65_20_reg_n_80_[0] ,\op_mem_65_20_reg_n_81_[0] ,\op_mem_65_20_reg_n_82_[0] ,\op_mem_65_20_reg_n_83_[0] ,\op_mem_65_20_reg_n_84_[0] ,\op_mem_65_20_reg_n_85_[0] ,\op_mem_65_20_reg_n_86_[0] ,\op_mem_65_20_reg_n_87_[0] ,\op_mem_65_20_reg_n_88_[0] ,\op_mem_65_20_reg_n_89_[0] ,\op_mem_65_20_reg_n_90_[0] ,\op_mem_65_20_reg_n_91_[0] ,\op_mem_65_20_reg_n_92_[0] ,\op_mem_65_20_reg_n_93_[0] ,\op_mem_65_20_reg_n_94_[0] ,\op_mem_65_20_reg_n_95_[0] ,\op_mem_65_20_reg_n_96_[0] ,\op_mem_65_20_reg_n_97_[0] ,\op_mem_65_20_reg_n_98_[0] ,\op_mem_65_20_reg_n_99_[0] ,\op_mem_65_20_reg_n_100_[0] ,\op_mem_65_20_reg_n_101_[0] ,\op_mem_65_20_reg_n_102_[0] ,\op_mem_65_20_reg_n_103_[0] ,\op_mem_65_20_reg_n_104_[0] ,\op_mem_65_20_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[1] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,o}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_op_mem_65_20_reg[1]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .PCOUT({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_105_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_95_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_94_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_93_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_92_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_91_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_90_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_89_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_104_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_103_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_102_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_101_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_100_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_99_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_98_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_97_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_96_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[2] 
       (.A({q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[2] ,\op_mem_65_20_reg_n_59_[2] ,\op_mem_65_20_reg_n_60_[2] ,\op_mem_65_20_reg_n_61_[2] ,\op_mem_65_20_reg_n_62_[2] ,\op_mem_65_20_reg_n_63_[2] ,\op_mem_65_20_reg_n_64_[2] ,\op_mem_65_20_reg_n_65_[2] ,\op_mem_65_20_reg_n_66_[2] ,\op_mem_65_20_reg_n_67_[2] ,\op_mem_65_20_reg_n_68_[2] ,\op_mem_65_20_reg_n_69_[2] ,\op_mem_65_20_reg_n_70_[2] ,\op_mem_65_20_reg_n_71_[2] ,\op_mem_65_20_reg_n_72_[2] ,\op_mem_65_20_reg_n_73_[2] ,\op_mem_65_20_reg_n_74_[2] ,\op_mem_65_20_reg_n_75_[2] ,\op_mem_65_20_reg_n_76_[2] ,\op_mem_65_20_reg[2]__0 [62:34]}),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .PCOUT(\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][0] ),
        .Q(\op_mem_65_20_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_105),
        .Q(\op_mem_65_20_reg[2]__0 [17]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][10] ),
        .Q(\op_mem_65_20_reg[2]__0 [10]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_95),
        .Q(\op_mem_65_20_reg[2]__0 [27]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][11] ),
        .Q(\op_mem_65_20_reg[2]__0 [11]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_94),
        .Q(\op_mem_65_20_reg[2]__0 [28]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][12] ),
        .Q(\op_mem_65_20_reg[2]__0 [12]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_93),
        .Q(\op_mem_65_20_reg[2]__0 [29]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][13] ),
        .Q(\op_mem_65_20_reg[2]__0 [13]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_92),
        .Q(\op_mem_65_20_reg[2]__0 [30]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][14] ),
        .Q(\op_mem_65_20_reg[2]__0 [14]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_91),
        .Q(\op_mem_65_20_reg[2]__0 [31]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][15] ),
        .Q(\op_mem_65_20_reg[2]__0 [15]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_90),
        .Q(\op_mem_65_20_reg[2]__0 [32]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][16] ),
        .Q(\op_mem_65_20_reg[2]__0 [16]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_89),
        .Q(\op_mem_65_20_reg[2]__0 [33]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][1] ),
        .Q(\op_mem_65_20_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_104),
        .Q(\op_mem_65_20_reg[2]__0 [18]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][2] ),
        .Q(\op_mem_65_20_reg[2]__0 [2]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_103),
        .Q(\op_mem_65_20_reg[2]__0 [19]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][3] ),
        .Q(\op_mem_65_20_reg[2]__0 [3]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_102),
        .Q(\op_mem_65_20_reg[2]__0 [20]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][4] ),
        .Q(\op_mem_65_20_reg[2]__0 [4]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_101),
        .Q(\op_mem_65_20_reg[2]__0 [21]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][5] ),
        .Q(\op_mem_65_20_reg[2]__0 [5]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_100),
        .Q(\op_mem_65_20_reg[2]__0 [22]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][6] ),
        .Q(\op_mem_65_20_reg[2]__0 [6]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_99),
        .Q(\op_mem_65_20_reg[2]__0 [23]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][7] ),
        .Q(\op_mem_65_20_reg[2]__0 [7]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_98),
        .Q(\op_mem_65_20_reg[2]__0 [24]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][8] ),
        .Q(\op_mem_65_20_reg[2]__0 [8]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_97),
        .Q(\op_mem_65_20_reg[2]__0 [25]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][9] ),
        .Q(\op_mem_65_20_reg[2]__0 [9]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_96),
        .Q(\op_mem_65_20_reg[2]__0 [26]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mult_fc004f5f3c" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mult_fc004f5f3c_142
   (\op_mem_65_20_reg[2]_0 ,
    S,
    \op_mem_65_20_reg[2][7]_0 ,
    \op_mem_65_20_reg[2][11]_0 ,
    \op_mem_65_20_reg[2][15]_0 ,
    \op_mem_65_20_reg[2][2]__0_0 ,
    \op_mem_65_20_reg[2][6]__0_0 ,
    \op_mem_65_20_reg[2][10]__0_0 ,
    \op_mem_65_20_reg[2][14]__0_0 ,
    \op_mem_65_20_reg[2]_1 ,
    \op_mem_65_20_reg[2]_2 ,
    \op_mem_65_20_reg[2]_3 ,
    \op_mem_65_20_reg[2]_4 ,
    \op_mem_65_20_reg[2]_5 ,
    \op_mem_65_20_reg[2]_6 ,
    \op_mem_65_20_reg[2]_7 ,
    \op_mem_65_20_reg[2]_8 ,
    clk,
    \op_mem_65_20_reg[1]_0 ,
    o,
    q,
    \op_mem_65_20_reg[2]_9 ,
    Q,
    \op_mem_91_20_reg[0][35] ,
    P);
  output [61:0]\op_mem_65_20_reg[2]_0 ;
  output [3:0]S;
  output [3:0]\op_mem_65_20_reg[2][7]_0 ;
  output [3:0]\op_mem_65_20_reg[2][11]_0 ;
  output [3:0]\op_mem_65_20_reg[2][15]_0 ;
  output [3:0]\op_mem_65_20_reg[2][2]__0_0 ;
  output [3:0]\op_mem_65_20_reg[2][6]__0_0 ;
  output [3:0]\op_mem_65_20_reg[2][10]__0_0 ;
  output [3:0]\op_mem_65_20_reg[2][14]__0_0 ;
  output [3:0]\op_mem_65_20_reg[2]_1 ;
  output [3:0]\op_mem_65_20_reg[2]_2 ;
  output [3:0]\op_mem_65_20_reg[2]_3 ;
  output [3:0]\op_mem_65_20_reg[2]_4 ;
  output [3:0]\op_mem_65_20_reg[2]_5 ;
  output [3:0]\op_mem_65_20_reg[2]_6 ;
  output [3:0]\op_mem_65_20_reg[2]_7 ;
  output [2:0]\op_mem_65_20_reg[2]_8 ;
  input clk;
  input [31:0]\op_mem_65_20_reg[1]_0 ;
  input [16:0]o;
  input [14:0]q;
  input [31:0]\op_mem_65_20_reg[2]_9 ;
  input [16:0]Q;
  input [16:0]\op_mem_91_20_reg[0][35] ;
  input [28:0]P;

  wire [28:0]P;
  wire [16:0]Q;
  wire [3:0]S;
  wire clk;
  wire mult_46_56_n_100;
  wire mult_46_56_n_101;
  wire mult_46_56_n_102;
  wire mult_46_56_n_103;
  wire mult_46_56_n_104;
  wire mult_46_56_n_105;
  wire mult_46_56_n_106;
  wire mult_46_56_n_107;
  wire mult_46_56_n_108;
  wire mult_46_56_n_109;
  wire mult_46_56_n_110;
  wire mult_46_56_n_111;
  wire mult_46_56_n_112;
  wire mult_46_56_n_113;
  wire mult_46_56_n_114;
  wire mult_46_56_n_115;
  wire mult_46_56_n_116;
  wire mult_46_56_n_117;
  wire mult_46_56_n_118;
  wire mult_46_56_n_119;
  wire mult_46_56_n_120;
  wire mult_46_56_n_121;
  wire mult_46_56_n_122;
  wire mult_46_56_n_123;
  wire mult_46_56_n_124;
  wire mult_46_56_n_125;
  wire mult_46_56_n_126;
  wire mult_46_56_n_127;
  wire mult_46_56_n_128;
  wire mult_46_56_n_129;
  wire mult_46_56_n_130;
  wire mult_46_56_n_131;
  wire mult_46_56_n_132;
  wire mult_46_56_n_133;
  wire mult_46_56_n_134;
  wire mult_46_56_n_135;
  wire mult_46_56_n_136;
  wire mult_46_56_n_137;
  wire mult_46_56_n_138;
  wire mult_46_56_n_139;
  wire mult_46_56_n_140;
  wire mult_46_56_n_141;
  wire mult_46_56_n_142;
  wire mult_46_56_n_143;
  wire mult_46_56_n_144;
  wire mult_46_56_n_145;
  wire mult_46_56_n_146;
  wire mult_46_56_n_147;
  wire mult_46_56_n_148;
  wire mult_46_56_n_149;
  wire mult_46_56_n_150;
  wire mult_46_56_n_151;
  wire mult_46_56_n_152;
  wire mult_46_56_n_153;
  wire mult_46_56_n_58;
  wire mult_46_56_n_59;
  wire mult_46_56_n_60;
  wire mult_46_56_n_61;
  wire mult_46_56_n_62;
  wire mult_46_56_n_63;
  wire mult_46_56_n_64;
  wire mult_46_56_n_65;
  wire mult_46_56_n_66;
  wire mult_46_56_n_67;
  wire mult_46_56_n_68;
  wire mult_46_56_n_69;
  wire mult_46_56_n_70;
  wire mult_46_56_n_71;
  wire mult_46_56_n_72;
  wire mult_46_56_n_73;
  wire mult_46_56_n_74;
  wire mult_46_56_n_75;
  wire mult_46_56_n_76;
  wire mult_46_56_n_77;
  wire mult_46_56_n_78;
  wire mult_46_56_n_79;
  wire mult_46_56_n_80;
  wire mult_46_56_n_81;
  wire mult_46_56_n_82;
  wire mult_46_56_n_83;
  wire mult_46_56_n_84;
  wire mult_46_56_n_85;
  wire mult_46_56_n_86;
  wire mult_46_56_n_87;
  wire mult_46_56_n_88;
  wire mult_46_56_n_89;
  wire mult_46_56_n_90;
  wire mult_46_56_n_91;
  wire mult_46_56_n_92;
  wire mult_46_56_n_93;
  wire mult_46_56_n_94;
  wire mult_46_56_n_95;
  wire mult_46_56_n_96;
  wire mult_46_56_n_97;
  wire mult_46_56_n_98;
  wire mult_46_56_n_99;
  wire [16:0]o;
  wire [31:0]\op_mem_65_20_reg[1]_0 ;
  wire [3:0]\op_mem_65_20_reg[2][10]__0_0 ;
  wire [3:0]\op_mem_65_20_reg[2][11]_0 ;
  wire [3:0]\op_mem_65_20_reg[2][14]__0_0 ;
  wire [3:0]\op_mem_65_20_reg[2][15]_0 ;
  wire [3:0]\op_mem_65_20_reg[2][2]__0_0 ;
  wire [3:0]\op_mem_65_20_reg[2][6]__0_0 ;
  wire [3:0]\op_mem_65_20_reg[2][7]_0 ;
  wire [61:0]\op_mem_65_20_reg[2]_0 ;
  wire [3:0]\op_mem_65_20_reg[2]_1 ;
  wire [3:0]\op_mem_65_20_reg[2]_2 ;
  wire [3:0]\op_mem_65_20_reg[2]_3 ;
  wire [3:0]\op_mem_65_20_reg[2]_4 ;
  wire [3:0]\op_mem_65_20_reg[2]_5 ;
  wire [3:0]\op_mem_65_20_reg[2]_6 ;
  wire [3:0]\op_mem_65_20_reg[2]_7 ;
  wire [2:0]\op_mem_65_20_reg[2]_8 ;
  wire [31:0]\op_mem_65_20_reg[2]_9 ;
  wire [62:62]\op_mem_65_20_reg[2]__0 ;
  wire \op_mem_65_20_reg_n_0_[1][0] ;
  wire \op_mem_65_20_reg_n_0_[1][10] ;
  wire \op_mem_65_20_reg_n_0_[1][11] ;
  wire \op_mem_65_20_reg_n_0_[1][12] ;
  wire \op_mem_65_20_reg_n_0_[1][13] ;
  wire \op_mem_65_20_reg_n_0_[1][14] ;
  wire \op_mem_65_20_reg_n_0_[1][15] ;
  wire \op_mem_65_20_reg_n_0_[1][16] ;
  wire \op_mem_65_20_reg_n_0_[1][1] ;
  wire \op_mem_65_20_reg_n_0_[1][2] ;
  wire \op_mem_65_20_reg_n_0_[1][3] ;
  wire \op_mem_65_20_reg_n_0_[1][4] ;
  wire \op_mem_65_20_reg_n_0_[1][5] ;
  wire \op_mem_65_20_reg_n_0_[1][6] ;
  wire \op_mem_65_20_reg_n_0_[1][7] ;
  wire \op_mem_65_20_reg_n_0_[1][8] ;
  wire \op_mem_65_20_reg_n_0_[1][9] ;
  wire \op_mem_65_20_reg_n_100_[0] ;
  wire \op_mem_65_20_reg_n_100_[1] ;
  wire \op_mem_65_20_reg_n_101_[0] ;
  wire \op_mem_65_20_reg_n_101_[1] ;
  wire \op_mem_65_20_reg_n_102_[0] ;
  wire \op_mem_65_20_reg_n_102_[1] ;
  wire \op_mem_65_20_reg_n_103_[0] ;
  wire \op_mem_65_20_reg_n_103_[1] ;
  wire \op_mem_65_20_reg_n_104_[0] ;
  wire \op_mem_65_20_reg_n_104_[1] ;
  wire \op_mem_65_20_reg_n_105_[0] ;
  wire \op_mem_65_20_reg_n_105_[1] ;
  wire \op_mem_65_20_reg_n_106_[0] ;
  wire \op_mem_65_20_reg_n_106_[1] ;
  wire \op_mem_65_20_reg_n_107_[0] ;
  wire \op_mem_65_20_reg_n_107_[1] ;
  wire \op_mem_65_20_reg_n_108_[0] ;
  wire \op_mem_65_20_reg_n_108_[1] ;
  wire \op_mem_65_20_reg_n_109_[0] ;
  wire \op_mem_65_20_reg_n_109_[1] ;
  wire \op_mem_65_20_reg_n_110_[0] ;
  wire \op_mem_65_20_reg_n_110_[1] ;
  wire \op_mem_65_20_reg_n_111_[0] ;
  wire \op_mem_65_20_reg_n_111_[1] ;
  wire \op_mem_65_20_reg_n_112_[0] ;
  wire \op_mem_65_20_reg_n_112_[1] ;
  wire \op_mem_65_20_reg_n_113_[0] ;
  wire \op_mem_65_20_reg_n_113_[1] ;
  wire \op_mem_65_20_reg_n_114_[0] ;
  wire \op_mem_65_20_reg_n_114_[1] ;
  wire \op_mem_65_20_reg_n_115_[0] ;
  wire \op_mem_65_20_reg_n_115_[1] ;
  wire \op_mem_65_20_reg_n_116_[0] ;
  wire \op_mem_65_20_reg_n_116_[1] ;
  wire \op_mem_65_20_reg_n_117_[0] ;
  wire \op_mem_65_20_reg_n_117_[1] ;
  wire \op_mem_65_20_reg_n_118_[0] ;
  wire \op_mem_65_20_reg_n_118_[1] ;
  wire \op_mem_65_20_reg_n_119_[0] ;
  wire \op_mem_65_20_reg_n_119_[1] ;
  wire \op_mem_65_20_reg_n_120_[0] ;
  wire \op_mem_65_20_reg_n_120_[1] ;
  wire \op_mem_65_20_reg_n_121_[0] ;
  wire \op_mem_65_20_reg_n_121_[1] ;
  wire \op_mem_65_20_reg_n_122_[0] ;
  wire \op_mem_65_20_reg_n_122_[1] ;
  wire \op_mem_65_20_reg_n_123_[0] ;
  wire \op_mem_65_20_reg_n_123_[1] ;
  wire \op_mem_65_20_reg_n_124_[0] ;
  wire \op_mem_65_20_reg_n_124_[1] ;
  wire \op_mem_65_20_reg_n_125_[0] ;
  wire \op_mem_65_20_reg_n_125_[1] ;
  wire \op_mem_65_20_reg_n_126_[0] ;
  wire \op_mem_65_20_reg_n_126_[1] ;
  wire \op_mem_65_20_reg_n_127_[0] ;
  wire \op_mem_65_20_reg_n_127_[1] ;
  wire \op_mem_65_20_reg_n_128_[0] ;
  wire \op_mem_65_20_reg_n_128_[1] ;
  wire \op_mem_65_20_reg_n_129_[0] ;
  wire \op_mem_65_20_reg_n_129_[1] ;
  wire \op_mem_65_20_reg_n_130_[0] ;
  wire \op_mem_65_20_reg_n_130_[1] ;
  wire \op_mem_65_20_reg_n_131_[0] ;
  wire \op_mem_65_20_reg_n_131_[1] ;
  wire \op_mem_65_20_reg_n_132_[0] ;
  wire \op_mem_65_20_reg_n_132_[1] ;
  wire \op_mem_65_20_reg_n_133_[0] ;
  wire \op_mem_65_20_reg_n_133_[1] ;
  wire \op_mem_65_20_reg_n_134_[0] ;
  wire \op_mem_65_20_reg_n_134_[1] ;
  wire \op_mem_65_20_reg_n_135_[0] ;
  wire \op_mem_65_20_reg_n_135_[1] ;
  wire \op_mem_65_20_reg_n_136_[0] ;
  wire \op_mem_65_20_reg_n_136_[1] ;
  wire \op_mem_65_20_reg_n_137_[0] ;
  wire \op_mem_65_20_reg_n_137_[1] ;
  wire \op_mem_65_20_reg_n_138_[0] ;
  wire \op_mem_65_20_reg_n_138_[1] ;
  wire \op_mem_65_20_reg_n_139_[0] ;
  wire \op_mem_65_20_reg_n_139_[1] ;
  wire \op_mem_65_20_reg_n_140_[0] ;
  wire \op_mem_65_20_reg_n_140_[1] ;
  wire \op_mem_65_20_reg_n_141_[0] ;
  wire \op_mem_65_20_reg_n_141_[1] ;
  wire \op_mem_65_20_reg_n_142_[0] ;
  wire \op_mem_65_20_reg_n_142_[1] ;
  wire \op_mem_65_20_reg_n_143_[0] ;
  wire \op_mem_65_20_reg_n_143_[1] ;
  wire \op_mem_65_20_reg_n_144_[0] ;
  wire \op_mem_65_20_reg_n_144_[1] ;
  wire \op_mem_65_20_reg_n_145_[0] ;
  wire \op_mem_65_20_reg_n_145_[1] ;
  wire \op_mem_65_20_reg_n_146_[0] ;
  wire \op_mem_65_20_reg_n_146_[1] ;
  wire \op_mem_65_20_reg_n_147_[0] ;
  wire \op_mem_65_20_reg_n_147_[1] ;
  wire \op_mem_65_20_reg_n_148_[0] ;
  wire \op_mem_65_20_reg_n_148_[1] ;
  wire \op_mem_65_20_reg_n_149_[0] ;
  wire \op_mem_65_20_reg_n_149_[1] ;
  wire \op_mem_65_20_reg_n_150_[0] ;
  wire \op_mem_65_20_reg_n_150_[1] ;
  wire \op_mem_65_20_reg_n_151_[0] ;
  wire \op_mem_65_20_reg_n_151_[1] ;
  wire \op_mem_65_20_reg_n_152_[0] ;
  wire \op_mem_65_20_reg_n_152_[1] ;
  wire \op_mem_65_20_reg_n_153_[0] ;
  wire \op_mem_65_20_reg_n_153_[1] ;
  wire \op_mem_65_20_reg_n_58_[0] ;
  wire \op_mem_65_20_reg_n_58_[1] ;
  wire \op_mem_65_20_reg_n_58_[2] ;
  wire \op_mem_65_20_reg_n_59_[0] ;
  wire \op_mem_65_20_reg_n_59_[1] ;
  wire \op_mem_65_20_reg_n_59_[2] ;
  wire \op_mem_65_20_reg_n_60_[0] ;
  wire \op_mem_65_20_reg_n_60_[1] ;
  wire \op_mem_65_20_reg_n_60_[2] ;
  wire \op_mem_65_20_reg_n_61_[0] ;
  wire \op_mem_65_20_reg_n_61_[1] ;
  wire \op_mem_65_20_reg_n_61_[2] ;
  wire \op_mem_65_20_reg_n_62_[0] ;
  wire \op_mem_65_20_reg_n_62_[1] ;
  wire \op_mem_65_20_reg_n_62_[2] ;
  wire \op_mem_65_20_reg_n_63_[0] ;
  wire \op_mem_65_20_reg_n_63_[1] ;
  wire \op_mem_65_20_reg_n_63_[2] ;
  wire \op_mem_65_20_reg_n_64_[0] ;
  wire \op_mem_65_20_reg_n_64_[1] ;
  wire \op_mem_65_20_reg_n_64_[2] ;
  wire \op_mem_65_20_reg_n_65_[0] ;
  wire \op_mem_65_20_reg_n_65_[1] ;
  wire \op_mem_65_20_reg_n_65_[2] ;
  wire \op_mem_65_20_reg_n_66_[0] ;
  wire \op_mem_65_20_reg_n_66_[1] ;
  wire \op_mem_65_20_reg_n_66_[2] ;
  wire \op_mem_65_20_reg_n_67_[0] ;
  wire \op_mem_65_20_reg_n_67_[1] ;
  wire \op_mem_65_20_reg_n_67_[2] ;
  wire \op_mem_65_20_reg_n_68_[0] ;
  wire \op_mem_65_20_reg_n_68_[1] ;
  wire \op_mem_65_20_reg_n_68_[2] ;
  wire \op_mem_65_20_reg_n_69_[0] ;
  wire \op_mem_65_20_reg_n_69_[1] ;
  wire \op_mem_65_20_reg_n_69_[2] ;
  wire \op_mem_65_20_reg_n_70_[0] ;
  wire \op_mem_65_20_reg_n_70_[1] ;
  wire \op_mem_65_20_reg_n_70_[2] ;
  wire \op_mem_65_20_reg_n_71_[0] ;
  wire \op_mem_65_20_reg_n_71_[1] ;
  wire \op_mem_65_20_reg_n_71_[2] ;
  wire \op_mem_65_20_reg_n_72_[0] ;
  wire \op_mem_65_20_reg_n_72_[1] ;
  wire \op_mem_65_20_reg_n_72_[2] ;
  wire \op_mem_65_20_reg_n_73_[0] ;
  wire \op_mem_65_20_reg_n_73_[1] ;
  wire \op_mem_65_20_reg_n_73_[2] ;
  wire \op_mem_65_20_reg_n_74_[0] ;
  wire \op_mem_65_20_reg_n_74_[1] ;
  wire \op_mem_65_20_reg_n_74_[2] ;
  wire \op_mem_65_20_reg_n_75_[0] ;
  wire \op_mem_65_20_reg_n_75_[1] ;
  wire \op_mem_65_20_reg_n_75_[2] ;
  wire \op_mem_65_20_reg_n_76_[0] ;
  wire \op_mem_65_20_reg_n_76_[1] ;
  wire \op_mem_65_20_reg_n_76_[2] ;
  wire \op_mem_65_20_reg_n_77_[0] ;
  wire \op_mem_65_20_reg_n_77_[1] ;
  wire \op_mem_65_20_reg_n_78_[0] ;
  wire \op_mem_65_20_reg_n_78_[1] ;
  wire \op_mem_65_20_reg_n_79_[0] ;
  wire \op_mem_65_20_reg_n_79_[1] ;
  wire \op_mem_65_20_reg_n_80_[0] ;
  wire \op_mem_65_20_reg_n_80_[1] ;
  wire \op_mem_65_20_reg_n_81_[0] ;
  wire \op_mem_65_20_reg_n_81_[1] ;
  wire \op_mem_65_20_reg_n_82_[0] ;
  wire \op_mem_65_20_reg_n_82_[1] ;
  wire \op_mem_65_20_reg_n_83_[0] ;
  wire \op_mem_65_20_reg_n_83_[1] ;
  wire \op_mem_65_20_reg_n_84_[0] ;
  wire \op_mem_65_20_reg_n_84_[1] ;
  wire \op_mem_65_20_reg_n_85_[0] ;
  wire \op_mem_65_20_reg_n_85_[1] ;
  wire \op_mem_65_20_reg_n_86_[0] ;
  wire \op_mem_65_20_reg_n_86_[1] ;
  wire \op_mem_65_20_reg_n_87_[0] ;
  wire \op_mem_65_20_reg_n_87_[1] ;
  wire \op_mem_65_20_reg_n_88_[0] ;
  wire \op_mem_65_20_reg_n_88_[1] ;
  wire \op_mem_65_20_reg_n_89_[0] ;
  wire \op_mem_65_20_reg_n_89_[1] ;
  wire \op_mem_65_20_reg_n_90_[0] ;
  wire \op_mem_65_20_reg_n_90_[1] ;
  wire \op_mem_65_20_reg_n_91_[0] ;
  wire \op_mem_65_20_reg_n_91_[1] ;
  wire \op_mem_65_20_reg_n_92_[0] ;
  wire \op_mem_65_20_reg_n_92_[1] ;
  wire \op_mem_65_20_reg_n_93_[0] ;
  wire \op_mem_65_20_reg_n_93_[1] ;
  wire \op_mem_65_20_reg_n_94_[0] ;
  wire \op_mem_65_20_reg_n_94_[1] ;
  wire \op_mem_65_20_reg_n_95_[0] ;
  wire \op_mem_65_20_reg_n_95_[1] ;
  wire \op_mem_65_20_reg_n_96_[0] ;
  wire \op_mem_65_20_reg_n_96_[1] ;
  wire \op_mem_65_20_reg_n_97_[0] ;
  wire \op_mem_65_20_reg_n_97_[1] ;
  wire \op_mem_65_20_reg_n_98_[0] ;
  wire \op_mem_65_20_reg_n_98_[1] ;
  wire \op_mem_65_20_reg_n_99_[0] ;
  wire \op_mem_65_20_reg_n_99_[1] ;
  wire [16:0]\op_mem_91_20_reg[0][35] ;
  wire [14:0]q;
  wire NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mult_46_56_OVERFLOW_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNDETECT_UNCONNECTED;
  wire NLW_mult_46_56_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mult_46_56_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mult_46_56_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mult_46_56_CARRYOUT_UNCONNECTED;
  wire \NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__0_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [7]),
        .I1(Q[7]),
        .O(\op_mem_65_20_reg[2][7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__0_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [6]),
        .I1(Q[6]),
        .O(\op_mem_65_20_reg[2][7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__0_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [5]),
        .I1(Q[5]),
        .O(\op_mem_65_20_reg[2][7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__0_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [4]),
        .I1(Q[4]),
        .O(\op_mem_65_20_reg[2][7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__10_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [47]),
        .I1(P[13]),
        .O(\op_mem_65_20_reg[2]_4 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__10_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [46]),
        .I1(P[12]),
        .O(\op_mem_65_20_reg[2]_4 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__10_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [45]),
        .I1(P[11]),
        .O(\op_mem_65_20_reg[2]_4 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__10_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [44]),
        .I1(P[10]),
        .O(\op_mem_65_20_reg[2]_4 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__11_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [51]),
        .I1(P[17]),
        .O(\op_mem_65_20_reg[2]_5 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__11_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [50]),
        .I1(P[16]),
        .O(\op_mem_65_20_reg[2]_5 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__11_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [49]),
        .I1(P[15]),
        .O(\op_mem_65_20_reg[2]_5 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__11_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [48]),
        .I1(P[14]),
        .O(\op_mem_65_20_reg[2]_5 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__12_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [55]),
        .I1(P[21]),
        .O(\op_mem_65_20_reg[2]_6 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__12_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [54]),
        .I1(P[20]),
        .O(\op_mem_65_20_reg[2]_6 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__12_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [53]),
        .I1(P[19]),
        .O(\op_mem_65_20_reg[2]_6 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__12_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [52]),
        .I1(P[18]),
        .O(\op_mem_65_20_reg[2]_6 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__13_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [59]),
        .I1(P[25]),
        .O(\op_mem_65_20_reg[2]_7 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__13_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [58]),
        .I1(P[24]),
        .O(\op_mem_65_20_reg[2]_7 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__13_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [57]),
        .I1(P[23]),
        .O(\op_mem_65_20_reg[2]_7 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__13_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [56]),
        .I1(P[22]),
        .O(\op_mem_65_20_reg[2]_7 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__14_i_1
       (.I0(\op_mem_65_20_reg[2]__0 ),
        .I1(P[28]),
        .O(\op_mem_65_20_reg[2]_8 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__14_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [61]),
        .I1(P[27]),
        .O(\op_mem_65_20_reg[2]_8 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__14_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [60]),
        .I1(P[26]),
        .O(\op_mem_65_20_reg[2]_8 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__1_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [11]),
        .I1(Q[11]),
        .O(\op_mem_65_20_reg[2][11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__1_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [10]),
        .I1(Q[10]),
        .O(\op_mem_65_20_reg[2][11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__1_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [9]),
        .I1(Q[9]),
        .O(\op_mem_65_20_reg[2][11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__1_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [8]),
        .I1(Q[8]),
        .O(\op_mem_65_20_reg[2][11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__2_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [15]),
        .I1(Q[15]),
        .O(\op_mem_65_20_reg[2][15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__2_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [14]),
        .I1(Q[14]),
        .O(\op_mem_65_20_reg[2][15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__2_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [13]),
        .I1(Q[13]),
        .O(\op_mem_65_20_reg[2][15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__2_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [12]),
        .I1(Q[12]),
        .O(\op_mem_65_20_reg[2][15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__3_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [19]),
        .I1(\op_mem_91_20_reg[0][35] [2]),
        .O(\op_mem_65_20_reg[2][2]__0_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__3_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [18]),
        .I1(\op_mem_91_20_reg[0][35] [1]),
        .O(\op_mem_65_20_reg[2][2]__0_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__3_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [17]),
        .I1(\op_mem_91_20_reg[0][35] [0]),
        .O(\op_mem_65_20_reg[2][2]__0_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__3_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [16]),
        .I1(Q[16]),
        .O(\op_mem_65_20_reg[2][2]__0_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__4_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [23]),
        .I1(\op_mem_91_20_reg[0][35] [6]),
        .O(\op_mem_65_20_reg[2][6]__0_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__4_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [22]),
        .I1(\op_mem_91_20_reg[0][35] [5]),
        .O(\op_mem_65_20_reg[2][6]__0_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__4_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [21]),
        .I1(\op_mem_91_20_reg[0][35] [4]),
        .O(\op_mem_65_20_reg[2][6]__0_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__4_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [20]),
        .I1(\op_mem_91_20_reg[0][35] [3]),
        .O(\op_mem_65_20_reg[2][6]__0_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__5_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [27]),
        .I1(\op_mem_91_20_reg[0][35] [10]),
        .O(\op_mem_65_20_reg[2][10]__0_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__5_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [26]),
        .I1(\op_mem_91_20_reg[0][35] [9]),
        .O(\op_mem_65_20_reg[2][10]__0_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__5_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [25]),
        .I1(\op_mem_91_20_reg[0][35] [8]),
        .O(\op_mem_65_20_reg[2][10]__0_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__5_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [24]),
        .I1(\op_mem_91_20_reg[0][35] [7]),
        .O(\op_mem_65_20_reg[2][10]__0_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__6_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [31]),
        .I1(\op_mem_91_20_reg[0][35] [14]),
        .O(\op_mem_65_20_reg[2][14]__0_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__6_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [30]),
        .I1(\op_mem_91_20_reg[0][35] [13]),
        .O(\op_mem_65_20_reg[2][14]__0_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__6_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [29]),
        .I1(\op_mem_91_20_reg[0][35] [12]),
        .O(\op_mem_65_20_reg[2][14]__0_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__6_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [28]),
        .I1(\op_mem_91_20_reg[0][35] [11]),
        .O(\op_mem_65_20_reg[2][14]__0_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__7_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [35]),
        .I1(P[1]),
        .O(\op_mem_65_20_reg[2]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__7_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [34]),
        .I1(P[0]),
        .O(\op_mem_65_20_reg[2]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__7_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [33]),
        .I1(\op_mem_91_20_reg[0][35] [16]),
        .O(\op_mem_65_20_reg[2]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__7_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [32]),
        .I1(\op_mem_91_20_reg[0][35] [15]),
        .O(\op_mem_65_20_reg[2]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__8_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [39]),
        .I1(P[5]),
        .O(\op_mem_65_20_reg[2]_2 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__8_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [38]),
        .I1(P[4]),
        .O(\op_mem_65_20_reg[2]_2 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__8_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [37]),
        .I1(P[3]),
        .O(\op_mem_65_20_reg[2]_2 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__8_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [36]),
        .I1(P[2]),
        .O(\op_mem_65_20_reg[2]_2 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__9_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [43]),
        .I1(P[9]),
        .O(\op_mem_65_20_reg[2]_3 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__9_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [42]),
        .I1(P[8]),
        .O(\op_mem_65_20_reg[2]_3 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__9_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [41]),
        .I1(P[7]),
        .O(\op_mem_65_20_reg[2]_3 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__9_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [40]),
        .I1(P[6]),
        .O(\op_mem_65_20_reg[2]_3 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [3]),
        .I1(Q[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [2]),
        .I1(Q[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [1]),
        .I1(Q[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [0]),
        .I1(Q[0]),
        .O(S[0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mult_46_56
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\op_mem_65_20_reg[2]_9 [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mult_46_56_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q[14],q[14],q[14],q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mult_46_56_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mult_46_56_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mult_46_56_OVERFLOW_UNCONNECTED),
        .P({mult_46_56_n_58,mult_46_56_n_59,mult_46_56_n_60,mult_46_56_n_61,mult_46_56_n_62,mult_46_56_n_63,mult_46_56_n_64,mult_46_56_n_65,mult_46_56_n_66,mult_46_56_n_67,mult_46_56_n_68,mult_46_56_n_69,mult_46_56_n_70,mult_46_56_n_71,mult_46_56_n_72,mult_46_56_n_73,mult_46_56_n_74,mult_46_56_n_75,mult_46_56_n_76,mult_46_56_n_77,mult_46_56_n_78,mult_46_56_n_79,mult_46_56_n_80,mult_46_56_n_81,mult_46_56_n_82,mult_46_56_n_83,mult_46_56_n_84,mult_46_56_n_85,mult_46_56_n_86,mult_46_56_n_87,mult_46_56_n_88,mult_46_56_n_89,mult_46_56_n_90,mult_46_56_n_91,mult_46_56_n_92,mult_46_56_n_93,mult_46_56_n_94,mult_46_56_n_95,mult_46_56_n_96,mult_46_56_n_97,mult_46_56_n_98,mult_46_56_n_99,mult_46_56_n_100,mult_46_56_n_101,mult_46_56_n_102,mult_46_56_n_103,mult_46_56_n_104,mult_46_56_n_105}),
        .PATTERNBDETECT(NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mult_46_56_PATTERNDETECT_UNCONNECTED),
        .PCIN({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .PCOUT({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mult_46_56_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,o}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\op_mem_65_20_reg[1]_0 [16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[0] ,\op_mem_65_20_reg_n_59_[0] ,\op_mem_65_20_reg_n_60_[0] ,\op_mem_65_20_reg_n_61_[0] ,\op_mem_65_20_reg_n_62_[0] ,\op_mem_65_20_reg_n_63_[0] ,\op_mem_65_20_reg_n_64_[0] ,\op_mem_65_20_reg_n_65_[0] ,\op_mem_65_20_reg_n_66_[0] ,\op_mem_65_20_reg_n_67_[0] ,\op_mem_65_20_reg_n_68_[0] ,\op_mem_65_20_reg_n_69_[0] ,\op_mem_65_20_reg_n_70_[0] ,\op_mem_65_20_reg_n_71_[0] ,\op_mem_65_20_reg_n_72_[0] ,\op_mem_65_20_reg_n_73_[0] ,\op_mem_65_20_reg_n_74_[0] ,\op_mem_65_20_reg_n_75_[0] ,\op_mem_65_20_reg_n_76_[0] ,\op_mem_65_20_reg_n_77_[0] ,\op_mem_65_20_reg_n_78_[0] ,\op_mem_65_20_reg_n_79_[0] ,\op_mem_65_20_reg_n_80_[0] ,\op_mem_65_20_reg_n_81_[0] ,\op_mem_65_20_reg_n_82_[0] ,\op_mem_65_20_reg_n_83_[0] ,\op_mem_65_20_reg_n_84_[0] ,\op_mem_65_20_reg_n_85_[0] ,\op_mem_65_20_reg_n_86_[0] ,\op_mem_65_20_reg_n_87_[0] ,\op_mem_65_20_reg_n_88_[0] ,\op_mem_65_20_reg_n_89_[0] ,\op_mem_65_20_reg_n_90_[0] ,\op_mem_65_20_reg_n_91_[0] ,\op_mem_65_20_reg_n_92_[0] ,\op_mem_65_20_reg_n_93_[0] ,\op_mem_65_20_reg_n_94_[0] ,\op_mem_65_20_reg_n_95_[0] ,\op_mem_65_20_reg_n_96_[0] ,\op_mem_65_20_reg_n_97_[0] ,\op_mem_65_20_reg_n_98_[0] ,\op_mem_65_20_reg_n_99_[0] ,\op_mem_65_20_reg_n_100_[0] ,\op_mem_65_20_reg_n_101_[0] ,\op_mem_65_20_reg_n_102_[0] ,\op_mem_65_20_reg_n_103_[0] ,\op_mem_65_20_reg_n_104_[0] ,\op_mem_65_20_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[1] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,o}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\op_mem_65_20_reg[1]_0 [31],\op_mem_65_20_reg[1]_0 [31],\op_mem_65_20_reg[1]_0 [31],\op_mem_65_20_reg[1]_0 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[1] ,\op_mem_65_20_reg_n_59_[1] ,\op_mem_65_20_reg_n_60_[1] ,\op_mem_65_20_reg_n_61_[1] ,\op_mem_65_20_reg_n_62_[1] ,\op_mem_65_20_reg_n_63_[1] ,\op_mem_65_20_reg_n_64_[1] ,\op_mem_65_20_reg_n_65_[1] ,\op_mem_65_20_reg_n_66_[1] ,\op_mem_65_20_reg_n_67_[1] ,\op_mem_65_20_reg_n_68_[1] ,\op_mem_65_20_reg_n_69_[1] ,\op_mem_65_20_reg_n_70_[1] ,\op_mem_65_20_reg_n_71_[1] ,\op_mem_65_20_reg_n_72_[1] ,\op_mem_65_20_reg_n_73_[1] ,\op_mem_65_20_reg_n_74_[1] ,\op_mem_65_20_reg_n_75_[1] ,\op_mem_65_20_reg_n_76_[1] ,\op_mem_65_20_reg_n_77_[1] ,\op_mem_65_20_reg_n_78_[1] ,\op_mem_65_20_reg_n_79_[1] ,\op_mem_65_20_reg_n_80_[1] ,\op_mem_65_20_reg_n_81_[1] ,\op_mem_65_20_reg_n_82_[1] ,\op_mem_65_20_reg_n_83_[1] ,\op_mem_65_20_reg_n_84_[1] ,\op_mem_65_20_reg_n_85_[1] ,\op_mem_65_20_reg_n_86_[1] ,\op_mem_65_20_reg_n_87_[1] ,\op_mem_65_20_reg_n_88_[1] ,\op_mem_65_20_reg_n_89_[1] ,\op_mem_65_20_reg_n_90_[1] ,\op_mem_65_20_reg_n_91_[1] ,\op_mem_65_20_reg_n_92_[1] ,\op_mem_65_20_reg_n_93_[1] ,\op_mem_65_20_reg_n_94_[1] ,\op_mem_65_20_reg_n_95_[1] ,\op_mem_65_20_reg_n_96_[1] ,\op_mem_65_20_reg_n_97_[1] ,\op_mem_65_20_reg_n_98_[1] ,\op_mem_65_20_reg_n_99_[1] ,\op_mem_65_20_reg_n_100_[1] ,\op_mem_65_20_reg_n_101_[1] ,\op_mem_65_20_reg_n_102_[1] ,\op_mem_65_20_reg_n_103_[1] ,\op_mem_65_20_reg_n_104_[1] ,\op_mem_65_20_reg_n_105_[1] }),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .PCOUT({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_105_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_95_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_94_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_93_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_92_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_91_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_90_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_89_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_104_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_103_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_102_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_101_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_100_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_99_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_98_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_97_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_96_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[2] 
       (.A({q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\op_mem_65_20_reg[2]_9 [31],\op_mem_65_20_reg[2]_9 [31],\op_mem_65_20_reg[2]_9 [31],\op_mem_65_20_reg[2]_9 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[2] ,\op_mem_65_20_reg_n_59_[2] ,\op_mem_65_20_reg_n_60_[2] ,\op_mem_65_20_reg_n_61_[2] ,\op_mem_65_20_reg_n_62_[2] ,\op_mem_65_20_reg_n_63_[2] ,\op_mem_65_20_reg_n_64_[2] ,\op_mem_65_20_reg_n_65_[2] ,\op_mem_65_20_reg_n_66_[2] ,\op_mem_65_20_reg_n_67_[2] ,\op_mem_65_20_reg_n_68_[2] ,\op_mem_65_20_reg_n_69_[2] ,\op_mem_65_20_reg_n_70_[2] ,\op_mem_65_20_reg_n_71_[2] ,\op_mem_65_20_reg_n_72_[2] ,\op_mem_65_20_reg_n_73_[2] ,\op_mem_65_20_reg_n_74_[2] ,\op_mem_65_20_reg_n_75_[2] ,\op_mem_65_20_reg_n_76_[2] ,\op_mem_65_20_reg[2]__0 ,\op_mem_65_20_reg[2]_0 [61:34]}),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .PCOUT(\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][0] ),
        .Q(\op_mem_65_20_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_105),
        .Q(\op_mem_65_20_reg[2]_0 [17]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][10] ),
        .Q(\op_mem_65_20_reg[2]_0 [10]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_95),
        .Q(\op_mem_65_20_reg[2]_0 [27]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][11] ),
        .Q(\op_mem_65_20_reg[2]_0 [11]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_94),
        .Q(\op_mem_65_20_reg[2]_0 [28]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][12] ),
        .Q(\op_mem_65_20_reg[2]_0 [12]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_93),
        .Q(\op_mem_65_20_reg[2]_0 [29]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][13] ),
        .Q(\op_mem_65_20_reg[2]_0 [13]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_92),
        .Q(\op_mem_65_20_reg[2]_0 [30]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][14] ),
        .Q(\op_mem_65_20_reg[2]_0 [14]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_91),
        .Q(\op_mem_65_20_reg[2]_0 [31]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][15] ),
        .Q(\op_mem_65_20_reg[2]_0 [15]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_90),
        .Q(\op_mem_65_20_reg[2]_0 [32]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][16] ),
        .Q(\op_mem_65_20_reg[2]_0 [16]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_89),
        .Q(\op_mem_65_20_reg[2]_0 [33]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][1] ),
        .Q(\op_mem_65_20_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_104),
        .Q(\op_mem_65_20_reg[2]_0 [18]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][2] ),
        .Q(\op_mem_65_20_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_103),
        .Q(\op_mem_65_20_reg[2]_0 [19]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][3] ),
        .Q(\op_mem_65_20_reg[2]_0 [3]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_102),
        .Q(\op_mem_65_20_reg[2]_0 [20]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][4] ),
        .Q(\op_mem_65_20_reg[2]_0 [4]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_101),
        .Q(\op_mem_65_20_reg[2]_0 [21]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][5] ),
        .Q(\op_mem_65_20_reg[2]_0 [5]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_100),
        .Q(\op_mem_65_20_reg[2]_0 [22]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][6] ),
        .Q(\op_mem_65_20_reg[2]_0 [6]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_99),
        .Q(\op_mem_65_20_reg[2]_0 [23]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][7] ),
        .Q(\op_mem_65_20_reg[2]_0 [7]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_98),
        .Q(\op_mem_65_20_reg[2]_0 [24]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][8] ),
        .Q(\op_mem_65_20_reg[2]_0 [8]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_97),
        .Q(\op_mem_65_20_reg[2]_0 [25]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][9] ),
        .Q(\op_mem_65_20_reg[2]_0 [9]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_96),
        .Q(\op_mem_65_20_reg[2]_0 [26]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_negate_a95982a809
   (cast_internal_ip_40_3_convert,
    q);
  output [31:0]cast_internal_ip_40_3_convert;
  input [31:0]q;

  wire [31:0]cast_internal_ip_40_3_convert;
  wire \op_mem_65_20_reg[0]_i_10_n_0 ;
  wire \op_mem_65_20_reg[0]_i_11_n_0 ;
  wire \op_mem_65_20_reg[0]_i_12_n_0 ;
  wire \op_mem_65_20_reg[0]_i_13_n_0 ;
  wire \op_mem_65_20_reg[0]_i_14_n_0 ;
  wire \op_mem_65_20_reg[0]_i_15_n_0 ;
  wire \op_mem_65_20_reg[0]_i_16_n_0 ;
  wire \op_mem_65_20_reg[0]_i_17_n_0 ;
  wire \op_mem_65_20_reg[0]_i_18_n_0 ;
  wire \op_mem_65_20_reg[0]_i_19_n_0 ;
  wire \op_mem_65_20_reg[0]_i_1_n_0 ;
  wire \op_mem_65_20_reg[0]_i_1_n_1 ;
  wire \op_mem_65_20_reg[0]_i_1_n_2 ;
  wire \op_mem_65_20_reg[0]_i_1_n_3 ;
  wire \op_mem_65_20_reg[0]_i_20_n_0 ;
  wire \op_mem_65_20_reg[0]_i_21_n_0 ;
  wire \op_mem_65_20_reg[0]_i_22_n_0 ;
  wire \op_mem_65_20_reg[0]_i_23_n_0 ;
  wire \op_mem_65_20_reg[0]_i_24_n_0 ;
  wire \op_mem_65_20_reg[0]_i_2_n_0 ;
  wire \op_mem_65_20_reg[0]_i_2_n_1 ;
  wire \op_mem_65_20_reg[0]_i_2_n_2 ;
  wire \op_mem_65_20_reg[0]_i_2_n_3 ;
  wire \op_mem_65_20_reg[0]_i_3_n_0 ;
  wire \op_mem_65_20_reg[0]_i_3_n_1 ;
  wire \op_mem_65_20_reg[0]_i_3_n_2 ;
  wire \op_mem_65_20_reg[0]_i_3_n_3 ;
  wire \op_mem_65_20_reg[0]_i_4_n_0 ;
  wire \op_mem_65_20_reg[0]_i_4_n_1 ;
  wire \op_mem_65_20_reg[0]_i_4_n_2 ;
  wire \op_mem_65_20_reg[0]_i_4_n_3 ;
  wire \op_mem_65_20_reg[0]_i_5_n_0 ;
  wire \op_mem_65_20_reg[0]_i_5_n_1 ;
  wire \op_mem_65_20_reg[0]_i_5_n_2 ;
  wire \op_mem_65_20_reg[0]_i_5_n_3 ;
  wire \op_mem_65_20_reg[0]_i_6_n_0 ;
  wire \op_mem_65_20_reg[0]_i_7_n_0 ;
  wire \op_mem_65_20_reg[0]_i_8_n_0 ;
  wire \op_mem_65_20_reg[0]_i_9_n_0 ;
  wire \op_mem_65_20_reg[1]_i_10_n_0 ;
  wire \op_mem_65_20_reg[1]_i_11_n_0 ;
  wire \op_mem_65_20_reg[1]_i_12_n_0 ;
  wire \op_mem_65_20_reg[1]_i_13_n_0 ;
  wire \op_mem_65_20_reg[1]_i_14_n_0 ;
  wire \op_mem_65_20_reg[1]_i_15_n_0 ;
  wire \op_mem_65_20_reg[1]_i_1_n_1 ;
  wire \op_mem_65_20_reg[1]_i_1_n_2 ;
  wire \op_mem_65_20_reg[1]_i_1_n_3 ;
  wire \op_mem_65_20_reg[1]_i_2_n_0 ;
  wire \op_mem_65_20_reg[1]_i_2_n_1 ;
  wire \op_mem_65_20_reg[1]_i_2_n_2 ;
  wire \op_mem_65_20_reg[1]_i_2_n_3 ;
  wire \op_mem_65_20_reg[1]_i_3_n_0 ;
  wire \op_mem_65_20_reg[1]_i_3_n_1 ;
  wire \op_mem_65_20_reg[1]_i_3_n_2 ;
  wire \op_mem_65_20_reg[1]_i_3_n_3 ;
  wire \op_mem_65_20_reg[1]_i_4_n_0 ;
  wire \op_mem_65_20_reg[1]_i_5_n_0 ;
  wire \op_mem_65_20_reg[1]_i_6_n_0 ;
  wire \op_mem_65_20_reg[1]_i_7_n_0 ;
  wire \op_mem_65_20_reg[1]_i_8_n_0 ;
  wire \op_mem_65_20_reg[1]_i_9_n_0 ;
  wire [31:0]q;
  wire [3:3]\NLW_op_mem_65_20_reg[1]_i_1_CO_UNCONNECTED ;

  CARRY4 \op_mem_65_20_reg[0]_i_1 
       (.CI(\op_mem_65_20_reg[0]_i_2_n_0 ),
        .CO({\op_mem_65_20_reg[0]_i_1_n_0 ,\op_mem_65_20_reg[0]_i_1_n_1 ,\op_mem_65_20_reg[0]_i_1_n_2 ,\op_mem_65_20_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[19:16]),
        .S({\op_mem_65_20_reg[0]_i_6_n_0 ,\op_mem_65_20_reg[0]_i_7_n_0 ,\op_mem_65_20_reg[0]_i_8_n_0 ,\op_mem_65_20_reg[0]_i_9_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_10 
       (.I0(q[15]),
        .O(\op_mem_65_20_reg[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_11 
       (.I0(q[14]),
        .O(\op_mem_65_20_reg[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_12 
       (.I0(q[13]),
        .O(\op_mem_65_20_reg[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_13 
       (.I0(q[12]),
        .O(\op_mem_65_20_reg[0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_14 
       (.I0(q[11]),
        .O(\op_mem_65_20_reg[0]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_15 
       (.I0(q[10]),
        .O(\op_mem_65_20_reg[0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_16 
       (.I0(q[9]),
        .O(\op_mem_65_20_reg[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_17 
       (.I0(q[8]),
        .O(\op_mem_65_20_reg[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_18 
       (.I0(q[7]),
        .O(\op_mem_65_20_reg[0]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_19 
       (.I0(q[6]),
        .O(\op_mem_65_20_reg[0]_i_19_n_0 ));
  CARRY4 \op_mem_65_20_reg[0]_i_2 
       (.CI(\op_mem_65_20_reg[0]_i_3_n_0 ),
        .CO({\op_mem_65_20_reg[0]_i_2_n_0 ,\op_mem_65_20_reg[0]_i_2_n_1 ,\op_mem_65_20_reg[0]_i_2_n_2 ,\op_mem_65_20_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[15:12]),
        .S({\op_mem_65_20_reg[0]_i_10_n_0 ,\op_mem_65_20_reg[0]_i_11_n_0 ,\op_mem_65_20_reg[0]_i_12_n_0 ,\op_mem_65_20_reg[0]_i_13_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_20 
       (.I0(q[5]),
        .O(\op_mem_65_20_reg[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_21 
       (.I0(q[4]),
        .O(\op_mem_65_20_reg[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_22 
       (.I0(q[3]),
        .O(\op_mem_65_20_reg[0]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_23 
       (.I0(q[2]),
        .O(\op_mem_65_20_reg[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_24 
       (.I0(q[1]),
        .O(\op_mem_65_20_reg[0]_i_24_n_0 ));
  CARRY4 \op_mem_65_20_reg[0]_i_3 
       (.CI(\op_mem_65_20_reg[0]_i_4_n_0 ),
        .CO({\op_mem_65_20_reg[0]_i_3_n_0 ,\op_mem_65_20_reg[0]_i_3_n_1 ,\op_mem_65_20_reg[0]_i_3_n_2 ,\op_mem_65_20_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[11:8]),
        .S({\op_mem_65_20_reg[0]_i_14_n_0 ,\op_mem_65_20_reg[0]_i_15_n_0 ,\op_mem_65_20_reg[0]_i_16_n_0 ,\op_mem_65_20_reg[0]_i_17_n_0 }));
  CARRY4 \op_mem_65_20_reg[0]_i_4 
       (.CI(\op_mem_65_20_reg[0]_i_5_n_0 ),
        .CO({\op_mem_65_20_reg[0]_i_4_n_0 ,\op_mem_65_20_reg[0]_i_4_n_1 ,\op_mem_65_20_reg[0]_i_4_n_2 ,\op_mem_65_20_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[7:4]),
        .S({\op_mem_65_20_reg[0]_i_18_n_0 ,\op_mem_65_20_reg[0]_i_19_n_0 ,\op_mem_65_20_reg[0]_i_20_n_0 ,\op_mem_65_20_reg[0]_i_21_n_0 }));
  CARRY4 \op_mem_65_20_reg[0]_i_5 
       (.CI(1'b0),
        .CO({\op_mem_65_20_reg[0]_i_5_n_0 ,\op_mem_65_20_reg[0]_i_5_n_1 ,\op_mem_65_20_reg[0]_i_5_n_2 ,\op_mem_65_20_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(cast_internal_ip_40_3_convert[3:0]),
        .S({\op_mem_65_20_reg[0]_i_22_n_0 ,\op_mem_65_20_reg[0]_i_23_n_0 ,\op_mem_65_20_reg[0]_i_24_n_0 ,q[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_6 
       (.I0(q[19]),
        .O(\op_mem_65_20_reg[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_7 
       (.I0(q[18]),
        .O(\op_mem_65_20_reg[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_8 
       (.I0(q[17]),
        .O(\op_mem_65_20_reg[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_9 
       (.I0(q[16]),
        .O(\op_mem_65_20_reg[0]_i_9_n_0 ));
  CARRY4 \op_mem_65_20_reg[1]_i_1 
       (.CI(\op_mem_65_20_reg[1]_i_2_n_0 ),
        .CO({\NLW_op_mem_65_20_reg[1]_i_1_CO_UNCONNECTED [3],\op_mem_65_20_reg[1]_i_1_n_1 ,\op_mem_65_20_reg[1]_i_1_n_2 ,\op_mem_65_20_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[31:28]),
        .S({\op_mem_65_20_reg[1]_i_4_n_0 ,\op_mem_65_20_reg[1]_i_5_n_0 ,\op_mem_65_20_reg[1]_i_6_n_0 ,\op_mem_65_20_reg[1]_i_7_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_10 
       (.I0(q[25]),
        .O(\op_mem_65_20_reg[1]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_11 
       (.I0(q[24]),
        .O(\op_mem_65_20_reg[1]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_12 
       (.I0(q[23]),
        .O(\op_mem_65_20_reg[1]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_13 
       (.I0(q[22]),
        .O(\op_mem_65_20_reg[1]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_14 
       (.I0(q[21]),
        .O(\op_mem_65_20_reg[1]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_15 
       (.I0(q[20]),
        .O(\op_mem_65_20_reg[1]_i_15_n_0 ));
  CARRY4 \op_mem_65_20_reg[1]_i_2 
       (.CI(\op_mem_65_20_reg[1]_i_3_n_0 ),
        .CO({\op_mem_65_20_reg[1]_i_2_n_0 ,\op_mem_65_20_reg[1]_i_2_n_1 ,\op_mem_65_20_reg[1]_i_2_n_2 ,\op_mem_65_20_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[27:24]),
        .S({\op_mem_65_20_reg[1]_i_8_n_0 ,\op_mem_65_20_reg[1]_i_9_n_0 ,\op_mem_65_20_reg[1]_i_10_n_0 ,\op_mem_65_20_reg[1]_i_11_n_0 }));
  CARRY4 \op_mem_65_20_reg[1]_i_3 
       (.CI(\op_mem_65_20_reg[0]_i_1_n_0 ),
        .CO({\op_mem_65_20_reg[1]_i_3_n_0 ,\op_mem_65_20_reg[1]_i_3_n_1 ,\op_mem_65_20_reg[1]_i_3_n_2 ,\op_mem_65_20_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[23:20]),
        .S({\op_mem_65_20_reg[1]_i_12_n_0 ,\op_mem_65_20_reg[1]_i_13_n_0 ,\op_mem_65_20_reg[1]_i_14_n_0 ,\op_mem_65_20_reg[1]_i_15_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_4 
       (.I0(q[31]),
        .O(\op_mem_65_20_reg[1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_5 
       (.I0(q[30]),
        .O(\op_mem_65_20_reg[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_6 
       (.I0(q[29]),
        .O(\op_mem_65_20_reg[1]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_7 
       (.I0(q[28]),
        .O(\op_mem_65_20_reg[1]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_8 
       (.I0(q[27]),
        .O(\op_mem_65_20_reg[1]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_9 
       (.I0(q[26]),
        .O(\op_mem_65_20_reg[1]_i_9_n_0 ));
endmodule

(* CHECK_LICENSE_TYPE = "system_vv_model_2_0_0,vv_model_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "sysgen" *) 
(* X_CORE_INFO = "vv_model_2,Vivado 2019.1.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (adc_tdata,
    adc_tvalid,
    control_data,
    twidd_tdata,
    twidd_tvalid,
    clk,
    corr_tdata,
    corr_tvalid,
    pow0_tdata,
    pow0_tvalid,
    pow1_tdata,
    pow1_tvalid);
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 adc TDATA" *) input [31:0]adc_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 adc TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME adc, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN system_axis_red_pitaya_adc_0_0_adc_clk, INSERT_VIP 0" *) input [0:0]adc_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 control_data DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME control_data, LAYERED_METADATA undef" *) input [31:0]control_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 twidd TDATA" *) input [31:0]twidd_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 twidd TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME twidd, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN system_axis_red_pitaya_adc_0_0_adc_clk, INSERT_VIP 0" *) input [0:0]twidd_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF adc:corr:pow0:pow1:twidd:control_data, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN system_axis_red_pitaya_adc_0_0_adc_clk, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 corr TDATA" *) output [127:0]corr_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 corr TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME corr, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN system_axis_red_pitaya_adc_0_0_adc_clk, INSERT_VIP 0" *) output [0:0]corr_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 pow0 TDATA" *) output [63:0]pow0_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 pow0 TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pow0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN system_axis_red_pitaya_adc_0_0_adc_clk, INSERT_VIP 0" *) output [0:0]pow0_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 pow1 TDATA" *) output [63:0]pow1_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 pow1 TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pow1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN system_axis_red_pitaya_adc_0_0_adc_clk, INSERT_VIP 0" *) output [0:0]pow1_tvalid;

  wire [31:0]adc_tdata;
  wire [0:0]adc_tvalid;
  wire clk;
  wire [31:0]control_data;
  wire [127:0]corr_tdata;
  wire [0:0]corr_tvalid;
  wire [63:0]pow0_tdata;
  wire [0:0]pow0_tvalid;
  wire [63:0]pow1_tdata;
  wire [0:0]pow1_tvalid;
  wire [31:0]twidd_tdata;
  wire [0:0]twidd_tvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2 inst
       (.adc_tdata(adc_tdata),
        .adc_tvalid(adc_tvalid),
        .clk(clk),
        .control_data(control_data),
        .corr_tdata(corr_tdata),
        .corr_tvalid(corr_tvalid),
        .pow0_tdata(pow0_tdata),
        .pow0_tvalid(pow0_tvalid),
        .pow1_tdata(pow1_tdata),
        .pow1_tvalid(pow1_tvalid),
        .twidd_tdata(twidd_tdata),
        .twidd_tvalid(twidd_tvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2
   (adc_tdata,
    adc_tvalid,
    control_data,
    twidd_tdata,
    twidd_tvalid,
    clk,
    corr_tdata,
    corr_tvalid,
    pow0_tdata,
    pow0_tvalid,
    pow1_tdata,
    pow1_tvalid);
  input [31:0]adc_tdata;
  input [0:0]adc_tvalid;
  input [31:0]control_data;
  input [31:0]twidd_tdata;
  input [0:0]twidd_tvalid;
  input clk;
  output [127:0]corr_tdata;
  output [0:0]corr_tvalid;
  output [63:0]pow0_tdata;
  output [0:0]pow0_tvalid;
  output [63:0]pow1_tdata;
  output [0:0]pow1_tvalid;

  wire \<const0> ;
  wire [31:0]adc_tdata;
  wire [0:0]adc_tvalid;
  wire clk;
  wire [31:0]control_data;
  wire [127:1]\^corr_tdata ;
  wire [63:1]\^pow0_tdata ;
  wire [63:1]\^pow1_tdata ;
  wire [0:0]pow1_tvalid;
  wire [31:0]twidd_tdata;
  wire [0:0]twidd_tvalid;

  assign corr_tdata[127:65] = \^corr_tdata [127:65];
  assign corr_tdata[64] = \<const0> ;
  assign corr_tdata[63:1] = \^corr_tdata [63:1];
  assign corr_tdata[0] = \<const0> ;
  assign corr_tvalid[0] = pow1_tvalid;
  assign pow0_tdata[63:1] = \^pow0_tdata [63:1];
  assign pow0_tdata[0] = \<const0> ;
  assign pow0_tvalid[0] = pow1_tvalid;
  assign pow1_tdata[63:1] = \^pow1_tdata [63:1];
  assign pow1_tdata[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_struct vv_model_2_struct
       (.adc_tdata({adc_tdata[29:16],adc_tdata[13:0]}),
        .adc_tvalid(adc_tvalid),
        .clk(clk),
        .control_data(control_data[1:0]),
        .corr_tdata({\^corr_tdata [127:65],\^corr_tdata [63:1]}),
        .pow0_tdata(\^pow0_tdata ),
        .pow1_tdata(\^pow1_tdata ),
        .pow1_tvalid(pow1_tvalid),
        .twidd_tdata(twidd_tdata),
        .twidd_tvalid(twidd_tvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_cmult
   (concat_y_net,
    clk,
    cast_internal_ip_40_3_convert,
    o,
    q,
    \op_mem_65_20_reg[1] ,
    \op_mem_65_20_reg[1]_0 ,
    \op_mem_65_20_reg[2] ,
    \op_mem_65_20_reg[2]_0 );
  output [125:0]concat_y_net;
  input clk;
  input [31:0]cast_internal_ip_40_3_convert;
  input [16:0]o;
  input [14:0]q;
  input [31:0]\op_mem_65_20_reg[1] ;
  input [16:0]\op_mem_65_20_reg[1]_0 ;
  input [14:0]\op_mem_65_20_reg[2] ;
  input [31:0]\op_mem_65_20_reg[2]_0 ;

  wire [62:0]addsub_im_s_net;
  wire [62:0]addsub_re_s_net;
  wire [31:0]cast_internal_ip_40_3_convert;
  wire clk;
  wire [125:0]concat_y_net;
  wire imim_n_0;
  wire imim_n_1;
  wire imim_n_10;
  wire imim_n_11;
  wire imim_n_12;
  wire imim_n_13;
  wire imim_n_14;
  wire imim_n_15;
  wire imim_n_16;
  wire imim_n_17;
  wire imim_n_18;
  wire imim_n_19;
  wire imim_n_2;
  wire imim_n_20;
  wire imim_n_21;
  wire imim_n_22;
  wire imim_n_23;
  wire imim_n_24;
  wire imim_n_25;
  wire imim_n_26;
  wire imim_n_27;
  wire imim_n_28;
  wire imim_n_29;
  wire imim_n_3;
  wire imim_n_30;
  wire imim_n_31;
  wire imim_n_32;
  wire imim_n_33;
  wire imim_n_34;
  wire imim_n_35;
  wire imim_n_36;
  wire imim_n_37;
  wire imim_n_38;
  wire imim_n_39;
  wire imim_n_4;
  wire imim_n_40;
  wire imim_n_41;
  wire imim_n_42;
  wire imim_n_43;
  wire imim_n_44;
  wire imim_n_45;
  wire imim_n_46;
  wire imim_n_47;
  wire imim_n_48;
  wire imim_n_49;
  wire imim_n_5;
  wire imim_n_50;
  wire imim_n_51;
  wire imim_n_52;
  wire imim_n_53;
  wire imim_n_54;
  wire imim_n_55;
  wire imim_n_56;
  wire imim_n_57;
  wire imim_n_58;
  wire imim_n_59;
  wire imim_n_6;
  wire imim_n_60;
  wire imim_n_61;
  wire imim_n_62;
  wire imim_n_7;
  wire imim_n_8;
  wire imim_n_9;
  wire [16:0]o;
  wire [31:0]\op_mem_65_20_reg[1] ;
  wire [16:0]\op_mem_65_20_reg[1]_0 ;
  wire [14:0]\op_mem_65_20_reg[2] ;
  wire [31:0]\op_mem_65_20_reg[2]_0 ;
  wire [62:0]\op_mem_65_20_reg[2]__0 ;
  wire [62:0]\op_mem_65_20_reg[2]__0_0 ;
  wire [61:0]\op_mem_65_20_reg[2]__0_1 ;
  wire [14:0]q;
  wire rere_n_100;
  wire rere_n_101;
  wire rere_n_102;
  wire rere_n_103;
  wire rere_n_104;
  wire rere_n_105;
  wire rere_n_106;
  wire rere_n_107;
  wire rere_n_108;
  wire rere_n_109;
  wire rere_n_110;
  wire rere_n_111;
  wire rere_n_112;
  wire rere_n_113;
  wire rere_n_114;
  wire rere_n_115;
  wire rere_n_116;
  wire rere_n_117;
  wire rere_n_118;
  wire rere_n_119;
  wire rere_n_120;
  wire rere_n_121;
  wire rere_n_122;
  wire rere_n_123;
  wire rere_n_124;
  wire rere_n_62;
  wire rere_n_63;
  wire rere_n_64;
  wire rere_n_65;
  wire rere_n_66;
  wire rere_n_67;
  wire rere_n_68;
  wire rere_n_69;
  wire rere_n_70;
  wire rere_n_71;
  wire rere_n_72;
  wire rere_n_73;
  wire rere_n_74;
  wire rere_n_75;
  wire rere_n_76;
  wire rere_n_77;
  wire rere_n_78;
  wire rere_n_79;
  wire rere_n_80;
  wire rere_n_81;
  wire rere_n_82;
  wire rere_n_83;
  wire rere_n_84;
  wire rere_n_85;
  wire rere_n_86;
  wire rere_n_87;
  wire rere_n_88;
  wire rere_n_89;
  wire rere_n_90;
  wire rere_n_91;
  wire rere_n_92;
  wire rere_n_93;
  wire rere_n_94;
  wire rere_n_95;
  wire rere_n_96;
  wire rere_n_97;
  wire rere_n_98;
  wire rere_n_99;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_5948808a8c addsub_im
       (.Q(addsub_im_s_net),
        .clk(clk),
        .\op_mem_65_20_reg[2]__0 (\op_mem_65_20_reg[2]__0 ),
        .\op_mem_65_20_reg[2]__0_0 (\op_mem_65_20_reg[2]__0_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_c083337998 addsub_re
       (.Q(addsub_re_s_net),
        .S({rere_n_62,rere_n_63,rere_n_64,rere_n_65}),
        .clk(clk),
        .\op_mem_65_20_reg[2]_0 (\op_mem_65_20_reg[2]__0_1 ),
        .\op_mem_91_20_reg[0][11]_0 ({rere_n_70,rere_n_71,rere_n_72,rere_n_73}),
        .\op_mem_91_20_reg[0][15]_0 ({rere_n_74,rere_n_75,rere_n_76,rere_n_77}),
        .\op_mem_91_20_reg[0][19]_0 ({rere_n_78,rere_n_79,rere_n_80,rere_n_81}),
        .\op_mem_91_20_reg[0][23]_0 ({rere_n_82,rere_n_83,rere_n_84,rere_n_85}),
        .\op_mem_91_20_reg[0][27]_0 ({rere_n_86,rere_n_87,rere_n_88,rere_n_89}),
        .\op_mem_91_20_reg[0][31]_0 ({rere_n_90,rere_n_91,rere_n_92,rere_n_93}),
        .\op_mem_91_20_reg[0][35]_0 ({rere_n_94,rere_n_95,rere_n_96,rere_n_97}),
        .\op_mem_91_20_reg[0][39]_0 ({rere_n_98,rere_n_99,rere_n_100,rere_n_101}),
        .\op_mem_91_20_reg[0][43]_0 ({rere_n_102,rere_n_103,rere_n_104,rere_n_105}),
        .\op_mem_91_20_reg[0][47]_0 ({rere_n_106,rere_n_107,rere_n_108,rere_n_109}),
        .\op_mem_91_20_reg[0][51]_0 ({rere_n_110,rere_n_111,rere_n_112,rere_n_113}),
        .\op_mem_91_20_reg[0][55]_0 ({rere_n_114,rere_n_115,rere_n_116,rere_n_117}),
        .\op_mem_91_20_reg[0][59]_0 ({rere_n_118,rere_n_119,rere_n_120,rere_n_121}),
        .\op_mem_91_20_reg[0][62]_0 ({rere_n_122,rere_n_123,rere_n_124}),
        .\op_mem_91_20_reg[0][7]_0 ({rere_n_66,rere_n_67,rere_n_68,rere_n_69}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlconvert_pipeline convert_im
       (.clk(clk),
        .concat_y_net(concat_y_net[62:0]),
        .d(addsub_im_s_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlconvert_pipeline_139 convert_re
       (.clk(clk),
        .concat_y_net(concat_y_net[125:63]),
        .d(addsub_re_s_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mult_fc004f5f3c imim
       (.P({imim_n_0,imim_n_1,imim_n_2,imim_n_3,imim_n_4,imim_n_5,imim_n_6,imim_n_7,imim_n_8,imim_n_9,imim_n_10,imim_n_11,imim_n_12,imim_n_13,imim_n_14,imim_n_15,imim_n_16,imim_n_17,imim_n_18,imim_n_19,imim_n_20,imim_n_21,imim_n_22,imim_n_23,imim_n_24,imim_n_25,imim_n_26,imim_n_27,imim_n_28}),
        .Q({imim_n_29,imim_n_30,imim_n_31,imim_n_32,imim_n_33,imim_n_34,imim_n_35,imim_n_36,imim_n_37,imim_n_38,imim_n_39,imim_n_40,imim_n_41,imim_n_42,imim_n_43,imim_n_44,imim_n_45}),
        .cast_internal_ip_40_3_convert(cast_internal_ip_40_3_convert),
        .clk(clk),
        .\op_mem_65_20_reg[1]_0 (\op_mem_65_20_reg[1]_0 ),
        .\op_mem_65_20_reg[2][16]__0_0 ({imim_n_46,imim_n_47,imim_n_48,imim_n_49,imim_n_50,imim_n_51,imim_n_52,imim_n_53,imim_n_54,imim_n_55,imim_n_56,imim_n_57,imim_n_58,imim_n_59,imim_n_60,imim_n_61,imim_n_62}),
        .\op_mem_65_20_reg[2]_0 (\op_mem_65_20_reg[2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mult_fc004f5f3c_140 imre
       (.clk(clk),
        .\op_mem_65_20_reg[1]_0 (\op_mem_65_20_reg[1] ),
        .\op_mem_65_20_reg[1]_1 (\op_mem_65_20_reg[1]_0 ),
        .\op_mem_65_20_reg[2]_0 (\op_mem_65_20_reg[2] ),
        .\op_mem_65_20_reg[2]_1 (\op_mem_65_20_reg[2]_0 ),
        .\op_mem_65_20_reg[2]__0 (\op_mem_65_20_reg[2]__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mult_fc004f5f3c_141 reim
       (.cast_internal_ip_40_3_convert(cast_internal_ip_40_3_convert),
        .clk(clk),
        .o(o),
        .\op_mem_65_20_reg[2]__0 (\op_mem_65_20_reg[2]__0_0 ),
        .q(q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mult_fc004f5f3c_142 rere
       (.P({imim_n_0,imim_n_1,imim_n_2,imim_n_3,imim_n_4,imim_n_5,imim_n_6,imim_n_7,imim_n_8,imim_n_9,imim_n_10,imim_n_11,imim_n_12,imim_n_13,imim_n_14,imim_n_15,imim_n_16,imim_n_17,imim_n_18,imim_n_19,imim_n_20,imim_n_21,imim_n_22,imim_n_23,imim_n_24,imim_n_25,imim_n_26,imim_n_27,imim_n_28}),
        .Q({imim_n_29,imim_n_30,imim_n_31,imim_n_32,imim_n_33,imim_n_34,imim_n_35,imim_n_36,imim_n_37,imim_n_38,imim_n_39,imim_n_40,imim_n_41,imim_n_42,imim_n_43,imim_n_44,imim_n_45}),
        .S({rere_n_62,rere_n_63,rere_n_64,rere_n_65}),
        .clk(clk),
        .o(o),
        .\op_mem_65_20_reg[1]_0 (\op_mem_65_20_reg[1] ),
        .\op_mem_65_20_reg[2][10]__0_0 ({rere_n_86,rere_n_87,rere_n_88,rere_n_89}),
        .\op_mem_65_20_reg[2][11]_0 ({rere_n_70,rere_n_71,rere_n_72,rere_n_73}),
        .\op_mem_65_20_reg[2][14]__0_0 ({rere_n_90,rere_n_91,rere_n_92,rere_n_93}),
        .\op_mem_65_20_reg[2][15]_0 ({rere_n_74,rere_n_75,rere_n_76,rere_n_77}),
        .\op_mem_65_20_reg[2][2]__0_0 ({rere_n_78,rere_n_79,rere_n_80,rere_n_81}),
        .\op_mem_65_20_reg[2][6]__0_0 ({rere_n_82,rere_n_83,rere_n_84,rere_n_85}),
        .\op_mem_65_20_reg[2][7]_0 ({rere_n_66,rere_n_67,rere_n_68,rere_n_69}),
        .\op_mem_65_20_reg[2]_0 (\op_mem_65_20_reg[2]__0_1 ),
        .\op_mem_65_20_reg[2]_1 ({rere_n_94,rere_n_95,rere_n_96,rere_n_97}),
        .\op_mem_65_20_reg[2]_2 ({rere_n_98,rere_n_99,rere_n_100,rere_n_101}),
        .\op_mem_65_20_reg[2]_3 ({rere_n_102,rere_n_103,rere_n_104,rere_n_105}),
        .\op_mem_65_20_reg[2]_4 ({rere_n_106,rere_n_107,rere_n_108,rere_n_109}),
        .\op_mem_65_20_reg[2]_5 ({rere_n_110,rere_n_111,rere_n_112,rere_n_113}),
        .\op_mem_65_20_reg[2]_6 ({rere_n_114,rere_n_115,rere_n_116,rere_n_117}),
        .\op_mem_65_20_reg[2]_7 ({rere_n_118,rere_n_119,rere_n_120,rere_n_121}),
        .\op_mem_65_20_reg[2]_8 ({rere_n_122,rere_n_123,rere_n_124}),
        .\op_mem_65_20_reg[2]_9 (\op_mem_65_20_reg[2]_0 ),
        .\op_mem_91_20_reg[0][35] ({imim_n_46,imim_n_47,imim_n_48,imim_n_49,imim_n_50,imim_n_51,imim_n_52,imim_n_53,imim_n_54,imim_n_55,imim_n_56,imim_n_57,imim_n_58,imim_n_59,imim_n_60,imim_n_61,imim_n_62}),
        .q(q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_complex_conj
   (cast_internal_ip_40_3_convert,
    q);
  output [31:0]cast_internal_ip_40_3_convert;
  input [31:0]q;

  wire [31:0]cast_internal_ip_40_3_convert;
  wire [31:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_imag_negate imag_negate
       (.cast_internal_ip_40_3_convert(cast_internal_ip_40_3_convert),
        .q(q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_imag_negate
   (cast_internal_ip_40_3_convert,
    q);
  output [31:0]cast_internal_ip_40_3_convert;
  input [31:0]q;

  wire [31:0]cast_internal_ip_40_3_convert;
  wire [31:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_negate_a95982a809 neg1
       (.cast_internal_ip_40_3_convert(cast_internal_ip_40_3_convert),
        .q(q));
endmodule

(* CHECK_LICENSE_TYPE = "vv_model_2_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_mult_gen_v12_0_i0
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [31:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [31:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [63:0]P;

  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_15 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "vv_model_2_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "vv_model_2_mult_gen_v12_0_i0" *) 
(* X_CORE_INFO = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_mult_gen_v12_0_i0__4
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [31:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [31:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [63:0]P;

  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_15__4 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "vv_model_2_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "vv_model_2_mult_gen_v12_0_i0" *) 
(* X_CORE_INFO = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_mult_gen_v12_0_i0__5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [31:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [31:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [63:0]P;

  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_15__5 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "vv_model_2_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "vv_model_2_mult_gen_v12_0_i0" *) 
(* X_CORE_INFO = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_mult_gen_v12_0_i0__6
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [31:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [31:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [63:0]P;

  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_15__6 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline1
   (pow1_tvalid,
    q,
    clk);
  output [0:0]pow1_tvalid;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]pow1_tvalid;
  wire [0:0]q;
  wire register0_q_net;
  wire register1_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_120 register0
       (.clk(clk),
        .q(q),
        .register0_q_net(register0_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_121 register1
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_122 register2
       (.clk(clk),
        .pow1_tvalid(pow1_tvalid),
        .register1_q_net(register1_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline10
   (o,
    \fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [31:0]o;
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;
  wire [31:0]o;
  wire [31:0]register0_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_111 register0
       (.clk(clk),
        .i(i),
        .o(register0_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_112 register1
       (.clk(clk),
        .i(register0_q_net),
        .o(o));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_113 register2
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (\fd_prim_array[31].rst_comp.fdre_comp ),
        .o(o));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline11
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;
  wire [31:0]register0_q_net;
  wire [31:0]register1_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_102 register0
       (.clk(clk),
        .i(i),
        .o(register0_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_103 register1
       (.clk(clk),
        .i(register0_q_net),
        .o(register1_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_104 register2
       (.clk(clk),
        .i(register1_q_net),
        .o(o));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline2
   (pow0_tdata,
    Q,
    clk);
  output [62:0]pow0_tdata;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]pow0_tdata;
  wire [63:1]register0_q_net;
  wire [63:1]register1_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_93 register0
       (.Q(Q),
        .clk(clk),
        .o(register0_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_94 register1
       (.clk(clk),
        .i(register0_q_net),
        .o(register1_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_95 register2
       (.clk(clk),
        .i(register1_q_net),
        .pow0_tdata(pow0_tdata));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline3
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;
  wire [63:1]register0_q_net;
  wire [63:1]register1_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_84 register0
       (.clk(clk),
        .i(i),
        .o(register0_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_85 register1
       (.clk(clk),
        .i(register0_q_net),
        .o(register1_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_86 register2
       (.clk(clk),
        .corr_tdata(corr_tdata),
        .i(register1_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline4
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;
  wire [63:1]register0_q_net;
  wire [63:1]register1_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_75 register0
       (.clk(clk),
        .i(i),
        .o(register0_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_76 register1
       (.clk(clk),
        .i(register0_q_net),
        .o(register1_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_77 register2
       (.clk(clk),
        .corr_tdata(corr_tdata),
        .i(register1_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline5
   (pow1_tdata,
    Q,
    clk);
  output [62:0]pow1_tdata;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]pow1_tdata;
  wire [63:1]register0_q_net;
  wire [63:1]register1_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1 register0
       (.Q(Q),
        .clk(clk),
        .o(register0_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_69 register1
       (.clk(clk),
        .i(register0_q_net),
        .o(register1_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_70 register2
       (.clk(clk),
        .i(register1_q_net),
        .pow1_tdata(pow1_tdata));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline6
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire register0_q_net;
  wire register1_q_net;
  wire register2_q_net;
  wire register3_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_54 register0
       (.clk(clk),
        .d(d),
        .register0_q_net(register0_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_55 register1
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_56 register2
       (.clk(clk),
        .register1_q_net(register1_q_net),
        .register2_q_net(register2_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_57 register3
       (.clk(clk),
        .register2_q_net(register2_q_net),
        .register3_q_net(register3_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_58 register4
       (.clk(clk),
        .q(q),
        .register3_q_net(register3_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline7
   (o,
    \fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [16:0]o;
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;
  wire [16:0]o;
  wire [31:0]register0_q_net;
  wire [31:17]register1_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_45 register0
       (.clk(clk),
        .i(i),
        .o(register0_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_46 register1
       (.clk(clk),
        .i(register0_q_net),
        .o({register1_q_net,o}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_47 register2
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (\fd_prim_array[31].rst_comp.fdre_comp ),
        .i({register1_q_net,o}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline8
   (o,
    \fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [16:0]o;
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;
  wire [16:0]o;
  wire [31:0]register0_q_net;
  wire [31:17]register1_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0 register0
       (.clk(clk),
        .i(i),
        .o(register0_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_39 register1
       (.clk(clk),
        .i(register0_q_net),
        .o({register1_q_net,o}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_40 register2
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (\fd_prim_array[31].rst_comp.fdre_comp ),
        .i({register1_q_net,o}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline9
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire register0_q_net;
  wire register1_q_net;
  wire register2_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister register0
       (.clk(clk),
        .d(d),
        .register0_q_net(register0_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_30 register1
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_31 register2
       (.clk(clk),
        .register1_q_net(register1_q_net),
        .register2_q_net(register2_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_32 register3
       (.clk(clk),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_power
   (Q,
    clk,
    q);
  output [62:0]Q;
  input clk;
  input [63:0]q;

  wire [62:0]Q;
  wire clk;
  wire [63:0]q;
  wire [62:0]tmp_p;
  wire [62:0]tmp_p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlmult__xdcDup__1 imag_square
       (.P(tmp_p),
        .clk(clk),
        .q(q[31:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_56ffe7ce6b_23 power_adder
       (.P(tmp_p_0),
        .Q(Q),
        .clk(clk),
        .\op_mem_91_20_reg[0][63]_0 (tmp_p));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlmult__xdcDup__2 real_square
       (.P(tmp_p_0),
        .clk(clk),
        .q(q[63:32]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_power1
   (Q,
    clk,
    q);
  output [62:0]Q;
  input clk;
  input [63:0]q;

  wire [62:0]Q;
  wire clk;
  wire [63:0]q;
  wire [62:0]tmp_p;
  wire [62:0]tmp_p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlmult__xdcDup__3 imag_square
       (.P(tmp_p),
        .clk(clk),
        .q(q[31:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_56ffe7ce6b power_adder
       (.P(tmp_p_0),
        .Q(Q),
        .clk(clk),
        .\op_mem_91_20_reg[0][63]_0 (tmp_p));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlmult real_square
       (.P(tmp_p_0),
        .clk(clk),
        .q(q[63:32]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_struct
   (pow1_tvalid,
    pow0_tdata,
    corr_tdata,
    pow1_tdata,
    clk,
    twidd_tdata,
    adc_tdata,
    adc_tvalid,
    control_data,
    twidd_tvalid);
  output [0:0]pow1_tvalid;
  output [62:0]pow0_tdata;
  output [125:0]corr_tdata;
  output [62:0]pow1_tdata;
  input clk;
  input [31:0]twidd_tdata;
  input [27:0]adc_tdata;
  input [0:0]adc_tvalid;
  input [1:0]control_data;
  input [0:0]twidd_tvalid;

  wire [27:0]adc_tdata;
  wire [0:0]adc_tvalid;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter9;
  wire [31:0]cast_internal_ip_40_3_convert;
  wire clk;
  wire [127:1]concat_y_net;
  wire [1:0]control_data;
  wire [31:0]convert1_dout_net;
  wire [31:0]convert2_dout_net;
  wire [31:0]convert3_dout_net;
  wire [31:0]convert_dout_net;
  wire [125:0]corr_tdata;
  wire [13:0]delay20_q_net;
  wire delay22_q_net;
  wire [13:0]delay23_q_net;
  wire [63:0]delay3_q_net;
  wire [63:0]delay6_q_net;
  wire delay8_q_net;
  wire flag;
  wire index_V0;
  wire logical1_y_net;
  wire logical_y_net;
  wire [62:0]pow0_tdata;
  wire [62:0]pow1_tdata;
  wire [0:0]pow1_tvalid;
  wire [63:1]power_adder_s_net;
  wire [63:1]power_adder_s_net_x0;
  wire reg_resonator_im_V;
  wire [31:0]register1_q_net;
  wire [16:0]register1_q_net_0;
  wire [16:0]register1_q_net_1;
  wire [31:0]register2_q_net_x0;
  wire [31:0]register2_q_net_x1;
  wire [31:0]register2_q_net_x2;
  wire [31:0]register2_q_net_x7;
  wire register3_q_net;
  wire register4_q_net;
  wire res_input_im_V_reg_4440;
  wire rst_app_read_read_fu_72_p2;
  wire rst_app_read_reg_389_pp0_iter7_reg;
  wire [15:0]twidd_im_V_read_reg_112_pp0_iter3_reg;
  wire [15:0]twidd_re_V_read_reg_117_pp0_iter2_reg;
  wire [31:0]twidd_tdata;
  wire [0:0]twidd_tvalid;
  wire [44:13]vivado_hls1_dout_im_v_net;
  wire [44:13]vivado_hls1_dout_re_v_net;
  wire vivado_hls1_n_0;
  wire vivado_hls1_n_10;
  wire vivado_hls1_n_11;
  wire vivado_hls1_n_12;
  wire vivado_hls1_n_13;
  wire vivado_hls1_n_134;
  wire vivado_hls1_n_135;
  wire vivado_hls1_n_136;
  wire vivado_hls1_n_14;
  wire vivado_hls1_n_15;
  wire vivado_hls1_n_16;
  wire vivado_hls1_n_17;
  wire vivado_hls1_n_18;
  wire vivado_hls1_n_19;
  wire vivado_hls1_n_2;
  wire vivado_hls1_n_20;
  wire vivado_hls1_n_21;
  wire vivado_hls1_n_22;
  wire vivado_hls1_n_23;
  wire vivado_hls1_n_24;
  wire vivado_hls1_n_25;
  wire vivado_hls1_n_26;
  wire vivado_hls1_n_27;
  wire vivado_hls1_n_28;
  wire vivado_hls1_n_29;
  wire vivado_hls1_n_3;
  wire vivado_hls1_n_30;
  wire vivado_hls1_n_31;
  wire vivado_hls1_n_32;
  wire vivado_hls1_n_33;
  wire vivado_hls1_n_4;
  wire vivado_hls1_n_5;
  wire vivado_hls1_n_50;
  wire vivado_hls1_n_51;
  wire vivado_hls1_n_6;
  wire vivado_hls1_n_7;
  wire vivado_hls1_n_8;
  wire vivado_hls1_n_9;
  wire [44:13]vivado_hls2_dout_im_v_net;
  wire [44:13]vivado_hls2_dout_re_v_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_cmult cmult
       (.cast_internal_ip_40_3_convert(cast_internal_ip_40_3_convert),
        .clk(clk),
        .concat_y_net({concat_y_net[127:65],concat_y_net[63:1]}),
        .o(register1_q_net_0),
        .\op_mem_65_20_reg[1] (register1_q_net),
        .\op_mem_65_20_reg[1]_0 (register1_q_net_1),
        .\op_mem_65_20_reg[2] (register2_q_net_x1[31:17]),
        .\op_mem_65_20_reg[2]_0 (register2_q_net_x0),
        .q(register2_q_net_x2[31:17]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_complex_conj complex_conj
       (.cast_internal_ip_40_3_convert(cast_internal_ip_40_3_convert),
        .q(register2_q_net_x7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlconvert convert
       (.O29(vivado_hls2_dout_re_v_net),
        .clk(clk),
        .q(convert_dout_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlconvert_0 convert1
       (.O30(vivado_hls2_dout_im_v_net),
        .clk(clk),
        .q(convert1_dout_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlconvert_1 convert2
       (.O27(vivado_hls1_dout_re_v_net),
        .clk(clk),
        .q(convert2_dout_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlconvert_2 convert3
       (.O28(vivado_hls1_dout_im_v_net),
        .clk(clk),
        .q(convert3_dout_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xldelay delay20
       (.adc_tdata(adc_tdata[13:0]),
        .clk(clk),
        .q(delay20_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xldelay__parameterized0 delay22
       (.clk(clk),
        .control_data(control_data[0]),
        .d(logical_y_net),
        .flag(flag),
        .index_V0(index_V0),
        .q(delay22_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xldelay_3 delay23
       (.adc_tdata(adc_tdata[27:14]),
        .clk(clk),
        .q(delay23_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xldelay__parameterized1 delay3
       (.clk(clk),
        .d({register2_q_net_x0,register2_q_net_x7}),
        .q(delay3_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xldelay__parameterized1_4 delay6
       (.clk(clk),
        .d({register2_q_net_x2,register2_q_net_x1}),
        .q(delay6_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xldelay__parameterized2 delay8
       (.clk(clk),
        .d(delay8_q_net),
        .q(register3_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_7f33c7e7d3 logical
       (.adc_tvalid(adc_tvalid),
        .control_data(control_data[1]),
        .d(logical_y_net),
        .twidd_tvalid(twidd_tvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline1 pipeline1
       (.clk(clk),
        .pow1_tvalid(pow1_tvalid),
        .q(register4_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline10 pipeline10
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (register2_q_net_x0),
        .i(convert2_dout_net),
        .o(register1_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline11 pipeline11
       (.clk(clk),
        .i(convert3_dout_net),
        .o(register2_q_net_x7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline2 pipeline2
       (.Q(power_adder_s_net_x0),
        .clk(clk),
        .pow0_tdata(pow0_tdata));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline3 pipeline3
       (.clk(clk),
        .corr_tdata(corr_tdata[125:63]),
        .i(concat_y_net[127:65]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline4 pipeline4
       (.clk(clk),
        .corr_tdata(corr_tdata[62:0]),
        .i(concat_y_net[63:1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline5 pipeline5
       (.Q(power_adder_s_net),
        .clk(clk),
        .pow1_tdata(pow1_tdata));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline6 pipeline6
       (.clk(clk),
        .d(delay8_q_net),
        .q(register4_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline7 pipeline7
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (register2_q_net_x2),
        .i(convert_dout_net),
        .o(register1_q_net_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline8 pipeline8
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (register2_q_net_x1),
        .i(convert1_dout_net),
        .o(register1_q_net_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_pipeline9 pipeline9
       (.clk(clk),
        .d(logical1_y_net),
        .q(register3_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_power power
       (.Q(power_adder_s_net_x0),
        .clk(clk),
        .q(delay6_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_power1 power1
       (.Q(power_adder_s_net),
        .clk(clk),
        .q(delay3_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft vivado_hls1
       (.A({vivado_hls1_n_2,vivado_hls1_n_3,vivado_hls1_n_4,vivado_hls1_n_5,vivado_hls1_n_6,vivado_hls1_n_7,vivado_hls1_n_8,vivado_hls1_n_9,vivado_hls1_n_10,vivado_hls1_n_11,vivado_hls1_n_12,vivado_hls1_n_13,vivado_hls1_n_14,vivado_hls1_n_15,vivado_hls1_n_16,vivado_hls1_n_17}),
        .E(rst_app_read_read_fu_72_p2),
        .O27(vivado_hls1_dout_re_v_net),
        .O28(vivado_hls1_dout_im_v_net),
        .WEA(vivado_hls1_n_51),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_rep__0_0({vivado_hls1_n_134,vivado_hls1_n_135}),
        .ap_enable_reg_pp0_iter1_reg_rep__1_0(vivado_hls1_n_136),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .clk(clk),
        .control_data(control_data[0]),
        .\din_re_V_read_reg_409_reg[13]_0 (delay23_q_net),
        .flag(flag),
        .index_V0(index_V0),
        .q(delay22_q_net),
        .reg_resonator_im_V(reg_resonator_im_V),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440),
        .rst_app_read_reg_389_pp0_iter7_reg(rst_app_read_reg_389_pp0_iter7_reg),
        .\rst_app_read_reg_389_reg[0]_0 (vivado_hls1_n_0),
        .\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15] (twidd_im_V_read_reg_112_pp0_iter3_reg),
        .\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0 (twidd_re_V_read_reg_117_pp0_iter2_reg),
        .\twidd_re_V_read_reg_398_reg[15]__0_0 ({vivado_hls1_n_18,vivado_hls1_n_19,vivado_hls1_n_20,vivado_hls1_n_21,vivado_hls1_n_22,vivado_hls1_n_23,vivado_hls1_n_24,vivado_hls1_n_25,vivado_hls1_n_26,vivado_hls1_n_27,vivado_hls1_n_28,vivado_hls1_n_29,vivado_hls1_n_30,vivado_hls1_n_31,vivado_hls1_n_32,vivado_hls1_n_33}),
        .twidd_tdata(twidd_tdata),
        .we1(vivado_hls1_n_50));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msdft_5 vivado_hls2
       (.A({vivado_hls1_n_2,vivado_hls1_n_3,vivado_hls1_n_4,vivado_hls1_n_5,vivado_hls1_n_6,vivado_hls1_n_7,vivado_hls1_n_8,vivado_hls1_n_9,vivado_hls1_n_10,vivado_hls1_n_11,vivado_hls1_n_12,vivado_hls1_n_13,vivado_hls1_n_14,vivado_hls1_n_15,vivado_hls1_n_16,vivado_hls1_n_17}),
        .E(rst_app_read_read_fu_72_p2),
        .O29(vivado_hls2_dout_re_v_net),
        .O30(vivado_hls2_dout_im_v_net),
        .WEA({vivado_hls1_n_51,vivado_hls1_n_136}),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 (vivado_hls1_n_0),
        .clk(clk),
        .control_data(control_data[0]),
        .d(logical1_y_net),
        .\din_re_V_read_reg_409_reg[13]_0 (delay20_q_net),
        .flag(flag),
        .index_V0(index_V0),
        .p(twidd_im_V_read_reg_112_pp0_iter3_reg),
        .p_0(twidd_re_V_read_reg_117_pp0_iter2_reg),
        .q(delay22_q_net),
        .r_V_6_reg_137_reg({vivado_hls1_n_18,vivado_hls1_n_19,vivado_hls1_n_20,vivado_hls1_n_21,vivado_hls1_n_22,vivado_hls1_n_23,vivado_hls1_n_24,vivado_hls1_n_25,vivado_hls1_n_26,vivado_hls1_n_27,vivado_hls1_n_28,vivado_hls1_n_29,vivado_hls1_n_30,vivado_hls1_n_31,vivado_hls1_n_32,vivado_hls1_n_33}),
        .ram_reg_1({vivado_hls1_n_134,vivado_hls1_n_135}),
        .reg_resonator_im_V(reg_resonator_im_V),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440),
        .rst_app_read_reg_389_pp0_iter7_reg(rst_app_read_reg_389_pp0_iter7_reg),
        .we1(vivado_hls1_n_50));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlconvert
   (q,
    O29,
    clk);
  output [31:0]q;
  input [31:0]O29;
  input clk;

  wire [31:0]O29;
  wire clk;
  wire [31:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0_137 \latency_test.reg1 
       (.O29(O29),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlconvert" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlconvert_0
   (q,
    O30,
    clk);
  output [31:0]q;
  input [31:0]O30;
  input clk;

  wire [31:0]O30;
  wire clk;
  wire [31:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0_135 \latency_test.reg1 
       (.O30(O30),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlconvert" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlconvert_1
   (q,
    O27,
    clk);
  output [31:0]q;
  input [31:0]O27;
  input clk;

  wire [31:0]O27;
  wire clk;
  wire [31:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0_133 \latency_test.reg1 
       (.O27(O27),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlconvert" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlconvert_2
   (q,
    O28,
    clk);
  output [31:0]q;
  input [31:0]O28;
  input clk;

  wire [31:0]O28;
  wire clk;
  wire [31:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0 \latency_test.reg1 
       (.O28(O28),
        .clk(clk),
        .q(q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlconvert_pipeline
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sub_module_vv_model_2_xlconvert_pipeline_145 conv_udp
       (.clk(clk),
        .concat_y_net(concat_y_net),
        .d(d));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlconvert_pipeline" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlconvert_pipeline_139
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sub_module_vv_model_2_xlconvert_pipeline conv_udp
       (.clk(clk),
        .concat_y_net(concat_y_net),
        .d(d));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xldelay
   (q,
    adc_tdata,
    clk);
  output [13:0]q;
  input [13:0]adc_tdata;
  input clk;

  wire [13:0]adc_tdata;
  wire clk;
  wire [13:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_131 \srl_delay.reg1 
       (.adc_tdata(adc_tdata),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xldelay_3
   (q,
    adc_tdata,
    clk);
  output [13:0]q;
  input [13:0]adc_tdata;
  input clk;

  wire [13:0]adc_tdata;
  wire clk;
  wire [13:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1 \srl_delay.reg1 
       (.adc_tdata(adc_tdata),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xldelay__parameterized0
   (flag,
    q,
    index_V0,
    control_data,
    d,
    clk);
  output flag;
  output [0:0]q;
  output index_V0;
  input [0:0]control_data;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]control_data;
  wire [0:0]d;
  wire flag;
  wire index_V0;
  wire [0:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized2 \srl_delay.reg1 
       (.clk(clk),
        .control_data(control_data),
        .d(d),
        .flag(flag),
        .index_V0(index_V0),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xldelay__parameterized1
   (q,
    d,
    clk);
  output [63:0]q;
  input [63:0]d;
  input clk;

  wire clk;
  wire [63:0]d;
  wire [63:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_129 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xldelay__parameterized1_4
   (q,
    d,
    clk);
  output [63:0]q;
  input [63:0]d;
  input clk;

  wire clk;
  wire [63:0]d;
  wire [63:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xldelay__parameterized2
   (d,
    q,
    clk);
  output [0:0]d;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized3 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlmult
   (P,
    clk,
    q);
  output [62:0]P;
  input clk;
  input [31:0]q;

  wire [62:0]P;
  wire clk;
  wire [31:0]q;
  wire [63:63]tmp_p;

  (* CHECK_LICENSE_TYPE = "vv_model_2_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_mult_gen_v12_0_i0 \comp0.core_instance0 
       (.A(q),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P({tmp_p,P}),
        .SCLR(1'b0));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlmult" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlmult__xdcDup__1
   (P,
    clk,
    q);
  output [62:0]P;
  input clk;
  input [31:0]q;

  wire [62:0]P;
  wire clk;
  wire [31:0]q;
  wire [63:63]tmp_p;

  (* CHECK_LICENSE_TYPE = "vv_model_2_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_mult_gen_v12_0_i0__4 \comp0.core_instance0 
       (.A(q),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P({tmp_p,P}),
        .SCLR(1'b0));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlmult" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlmult__xdcDup__2
   (P,
    clk,
    q);
  output [62:0]P;
  input clk;
  input [31:0]q;

  wire [62:0]P;
  wire clk;
  wire [31:0]q;
  wire [63:63]tmp_p;

  (* CHECK_LICENSE_TYPE = "vv_model_2_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_mult_gen_v12_0_i0__5 \comp0.core_instance0 
       (.A(q),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P({tmp_p,P}),
        .SCLR(1'b0));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlmult" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlmult__xdcDup__3
   (P,
    clk,
    q);
  output [62:0]P;
  input clk;
  input [31:0]q;

  wire [62:0]P;
  wire clk;
  wire [31:0]q;
  wire [63:63]tmp_p;

  (* CHECK_LICENSE_TYPE = "vv_model_2_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_mult_gen_v12_0_i0__6 \comp0.core_instance0 
       (.A(q),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P({tmp_p,P}),
        .SCLR(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister
   (register0_q_net,
    d,
    clk);
  output register0_q_net;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire register0_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_37 synth_reg_inst
       (.clk(clk),
        .d(d),
        .register0_q_net(register0_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_120
   (register0_q_net,
    q,
    clk);
  output register0_q_net;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register0_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_127 synth_reg_inst
       (.clk(clk),
        .q(q),
        .register0_q_net(register0_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_121
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_125 synth_reg_inst
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_122
   (pow1_tvalid,
    register1_q_net,
    clk);
  output [0:0]pow1_tvalid;
  input register1_q_net;
  input clk;

  wire clk;
  wire [0:0]pow1_tvalid;
  wire register1_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_123 synth_reg_inst
       (.clk(clk),
        .pow1_tvalid(pow1_tvalid),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_30
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_35 synth_reg_inst
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_31
   (register2_q_net,
    register1_q_net,
    clk);
  output register2_q_net;
  input register1_q_net;
  input clk;

  wire clk;
  wire register1_q_net;
  wire register2_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_33 synth_reg_inst
       (.clk(clk),
        .register1_q_net(register1_q_net),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_32
   (q,
    register2_q_net,
    clk);
  output [0:0]q;
  input register2_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register2_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1 synth_reg_inst
       (.clk(clk),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_54
   (register0_q_net,
    d,
    clk);
  output register0_q_net;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire register0_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_67 synth_reg_inst
       (.clk(clk),
        .d(d),
        .register0_q_net(register0_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_55
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_65 synth_reg_inst
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_56
   (register2_q_net,
    register1_q_net,
    clk);
  output register2_q_net;
  input register1_q_net;
  input clk;

  wire clk;
  wire register1_q_net;
  wire register2_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_63 synth_reg_inst
       (.clk(clk),
        .register1_q_net(register1_q_net),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_57
   (register3_q_net,
    register2_q_net,
    clk);
  output register3_q_net;
  input register2_q_net;
  input clk;

  wire clk;
  wire register2_q_net;
  wire register3_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_61 synth_reg_inst
       (.clk(clk),
        .register2_q_net(register2_q_net),
        .register3_q_net(register3_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister_58
   (q,
    register3_q_net,
    clk);
  output [0:0]q;
  input register3_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register3_q_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_59 synth_reg_inst
       (.clk(clk),
        .q(q),
        .register3_q_net(register3_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_43 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_102
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_109 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_103
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_107 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_104
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_105 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_111
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_118 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_112
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_116 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_113
   (\fd_prim_array[31].rst_comp.fdre_comp ,
    o,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]o;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_114 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (\fd_prim_array[31].rst_comp.fdre_comp ),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_39
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_41 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_40
   (\fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (\fd_prim_array[31].rst_comp.fdre_comp ),
        .i(i));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_45
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_52 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_46
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_50 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized0_47
   (\fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized2_48 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (\fd_prim_array[31].rst_comp.fdre_comp ),
        .i(i));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1
   (o,
    Q,
    clk);
  output [62:0]o;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_73 synth_reg_inst
       (.Q(Q),
        .clk(clk),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_69
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_71 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_70
   (pow1_tdata,
    i,
    clk);
  output [62:0]pow1_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]pow1_tdata;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3 synth_reg_inst
       (.clk(clk),
        .i(i),
        .pow1_tdata(pow1_tdata));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_75
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_82 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_76
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_80 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_77
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_78 synth_reg_inst
       (.clk(clk),
        .corr_tdata(corr_tdata),
        .i(i));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_84
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_91 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_85
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_89 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_86
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_87 synth_reg_inst
       (.clk(clk),
        .corr_tdata(corr_tdata),
        .i(i));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_93
   (o,
    Q,
    clk);
  output [62:0]o;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_100 synth_reg_inst
       (.Q(Q),
        .clk(clk),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_94
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_98 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vv_model_2_xlregister__parameterized1_95
   (pow0_tdata,
    i,
    clk);
  output [62:0]pow0_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]pow0_tdata;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized3_96 synth_reg_inst
       (.clk(clk),
        .i(i),
        .pow0_tdata(pow0_tdata));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "3" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "63" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* c_a_type = "0" *) 
(* c_a_width = "32" *) (* c_b_type = "0" *) (* c_b_width = "32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_15
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [31:0]A;
  input [31:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [63:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_15_viv i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "3" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "63" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_15" *) 
(* c_a_type = "0" *) (* c_a_width = "32" *) (* c_b_type = "0" *) 
(* c_b_width = "32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_15__4
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [31:0]A;
  input [31:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [63:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_15_viv__4 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "3" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "63" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_15" *) 
(* c_a_type = "0" *) (* c_a_width = "32" *) (* c_b_type = "0" *) 
(* c_b_width = "32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_15__5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [31:0]A;
  input [31:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [63:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_15_viv__5 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "3" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "63" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_15" *) 
(* c_a_type = "0" *) (* c_a_width = "32" *) (* c_b_type = "0" *) 
(* c_b_width = "32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_15__6
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [31:0]A;
  input [31:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [63:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_15_viv__6 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
C7hzBVI2ovkNFUTeCy598nuPdmivGO1GoXvSg1w9wpyoctQglLs/RE/bYG9h2nD6xddzWvHDEgaJ
O51mOP9qTQ==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
lTx5iIJG6mbUhsGvFnSPfQ6oAA1LqB1aov6zTQpBc2api/yemllfDV9kPcsugtNzib08vIQR3TRO
JWL0/yXPhLaI5MClWMFepVdOQGRcnlGGavXViXYpSllBwsR8VEnBDgqZ+TiMyoO4fyemY8lSZf9Z
UTe/eIw0E6UEWuPmcmQ=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
YAw3VPymj7dSAXjjT8mnP+qbP2onJwdTHs5pjgGnaYgkS+QSyPXNq3/D/vbTFA52YNzajZtDDjSw
IOIHJo297gP3y+yf7K6grRIJxZqqChkBqQ8JpQDY+spjlv6IeRyTuofwngr72/7uusdlSuNJ2xt9
59iK+qCYBVyrY2blmyewz8Koygu7xCxWYB7yhKeLephQ5Q4/97ccU8Gs5ldj4ajJgF4J+5ak94Td
S/NrdFU4Eil1ZP/+5KsDFYTlcJYWGEtUrMwacsobJhc4g6HbCEMrSHRV6SJno7ifkSrMegKZTC52
RJnJWc4kHZnNxAvHVl/AjlW3FHtetwNqoA9mXA==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
klmuD9KvVLwQa3xCmSrtgvzdlHQcbfqMjlhKDUaYVLIPp7nhoalCCD0OnjNNgKqDpXjct5D1SgjN
EYpNwNxuc04vcGwmLrRWZnGhfGvW+qFh18byIHGw8ISvdro6XFqCBqeiu2t+2y+8BDk4ECfkVl1j
xkSPcWqtkD51Jyk184IhC5z3P1cF57GaEqZh6XzaddnyUsuUuJ4B4Y7b47pUqIS+M1CXOtn5uEqP
FPkD3wy98vyruARSXYMlhfrS4eqVFsYSFQrkChN6SAS/MWE1I3R4FAS+loe3aSkqG1/NrYoP6pH+
l27kehqe6fpq25u6cqKwQgdBowMoq+29rt8fng==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
FcN/yURCRLNIql46cHu/sBB3omRRsCyO9W/H8Vunxe+HPi2uUy86pnF+nF1saXtLZSokCQY32G1n
GyEWU01+Zg0yHTVOZnbjTCzEanqF7b0ZentGb9xX3xVhJ95SYlA60C+uO4a7G6NxdgEx9V079pFK
Z9xLCISj57bObGKkj0oQPd6x0hQyMg6eiTV6tcPQkxdgXYoZtjC2ZoxxDUwGF+z7PbS7OVhKyX6r
Zc5LHRBO02xhyou8XDQk0wnIo9qLNBmSvVirBPCv2ySKaso869lKk07n94FqE1nZSSkW1zwT9tak
ZzPVgb4mn9uZ610BX8AaVb7+rzLSYaOIRuD66Q==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
Bhu8uJcLkqtTqY+x5iJvreCAG+HjxudnLrNnhHFJqQ1fHk0+W0An5Ky4Jwf4v4OdYaMuMXtv6g+O
3SDkzjdgUjsKM/W/sB0523KcJxcPrutqb1q9UdTOUWQKnATScj7lsfINkKJg6Az/2d7FyPxhXcTc
1vfet0jOjmx6/tVhxuY=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
b1EcLQX7jdtQ3pNOz+9bZYVVGXW6XXFcN9vxDQzU0q44B0fjj0UNmvR3vXURqfHpoInAZZzO+EWg
QVhWKwXT4Gd5o/VI8tsMH7zErjo/Jl8KB2Gn9Doswoy0F75GiJxGsIOusdw5B/Dj5xl1NfHoHjHV
mXAlNPkQlkkDVaIOCRSGhSOmU52YzGHX8/Dlr1tUAPpWvCfcLhyZCazwcBgnoF0y/q/4B5fLGLdi
1jlake6rzr/HLB//sI67NkYxSGQYg3Fsmc90L4+HIwXyuVzBW9AzQx+2P1fhuU1CmdG2Cw8NCY9p
+7TDUsd2ApjvTid1pvcK80UfZl9nJpDfRdUiBA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
aM+RLlj9SNf7FFTDMpgDl3O8Rhou14J1ms+dMziCsDmMGZhicuRtP//7H4Vab0pjUeVQqKtrzfNC
R8wC5vtJRgkW5BwLevbcbQ9t9+piH9dr9DEFjV3UG6/1gx5KCgroz2gWOZnRvHT4yU9ljdET6Dlg
/LgnTq6AMsbNiPASn/M5je1rsZYXpj95MmuOJIF5HVvb1N/bcoFI1kJQu5cl57p/oqqQ7NXHMHFx
MHeRTwInWtwmF8WNmtYx+ta7bDJNapffyK1DUbEk2dnqvgP//qxzNUC6I1SsLimXtQF4H/SGh0vY
2uSACsxTEkt0NJcibYBYj5BLseBIvQW4Iu7FDw==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
0otan+nniuye65vkI65IV6c+AtbEPHKIdvGrv6UYVXSkEWa3RUWCjEsr+38LxxoDv3mK0XMB1EZ7
hvjkEvKgFT1/jojVORiZjMjdun8Fhz2Ka6srBCEB593CI5/mW95byCFauwDAosp0mj+DaYHNwy4+
wjzhrQgihwz0YQtMd2ZLIG+Z52+B/7iBozD8SDBSpJXv5tbMtPTnLKuR4X0GXifhLHRJstV5o0d2
4IgskY7MHQTh2vSd2Opcm09qeRIjaS2POUh7MU+R8/RKed1cg6vcNDSD1w2EVb6l5JexPoft6mc+
cN7pUy41hATu+Gh9Tlr/TFXfV1Pueh+LfiTiyA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 142976)
`pragma protect data_block
pXGkiennBoijPVY9L5mKmcxGZYSRQ1mT9gxZOIuZXwIC0MtTG3jLVkZYlasgbEUWF8xQDU/AkN6n
Oq1mc+c/2O3m/NKyvl2Iahw+S5HyEeRQ0psY8uSzNwMqR2cZQ/m6d87rE4mc63ZUlmQ5PcJ6Ai30
UtpaejS/knBpugn62KGtqf/CqVBAL2xW7OJcBlqxkrxHeTCsDZvyWJ+6SDxUGuV4uvvMKFT8Qr2B
v3JtEnLEZQZVSUeh8N1unEOd8nD2XbJX/WOifBz7DX8CqN0hrvkyBvuGxHx8b2i2Z8nYjepVQFwm
AQ50DBwLnAsAg61eIF7IcVs8LaAiuYVcY30oHlKZfw079o2IFlcW9fTDACaOlBgkWMLhmoE22T4h
HwgeBnxiKyVeW1MJyUutgVw/54X2UA8siYQEbIwtP4V3HTIAtmv4ONRu7VxxPEzPAapBXeoTh202
WphOQwgAeh66waEVKX4SZXFAkq/nxEoWCMtfaPypb8hv3+OhnhNMZgG/NbvIa8xewkbusaW23Snw
zOno9ni8VXatrdRuP/aHazGCfqKAPQKxsDFBl7bPUrji9fpD71T7640xKgPr0EVx38s3t7PouTTw
kfirE5Yj/xWZGS4hvYEoOkeAwCKnWrbk/+6xlVmU+to7tUOaRDR8HQoTPbR9N9fOmUQ+7E3Rag12
rLBFt1Z7pRjKRP9gWXf4jLHU9OHYW/RylYndRHZaIFnRVkjn3KiR7VLt2tPBQOhkFcJvWTt5vuvx
eC0a3noIDvdGaiS0+nf5ac8aop0mBpQbRcozGLHgfbpt54xlVATPAm9jlMK3it6BaUdd9hh5AJq+
+QabQw9skku7N5FZ8eJzUN0v+u63/Rvsn+ajSbHNtUbiCNzsjisuS/YdxN1+fDptYQ7m256qBnew
Hu3FQrMD8NYEaecqDWgqQvCC88yXLzDfnVwjTuNj0IuZPNU6SXf4tfaxg2y+W8AvMJikMLSoXcH5
H3iedk9td0qUB5WGozugsS2RyDLp8ZGd0HHuolxPGOPtE5ucdLlY5MY+rM0ezSoEJH5Jdz9OwGhz
/LpvAZ5wZEHmE37ZTUCZStuT7M4nS9mYAHcGJkZxmw6Uw4GiQPnTYLZvN02yRfZtUNLNKkzXBT52
jUTHoEV6jQswkSWQOZR7cWaDDT7Fa2wUTSn99Rj/rbJq7KH0FMIq/Zzz2GZQRTStlowbHLf46mmj
XeXtcQqeMWkLfwFhgXkPtDwbLPkKjj8RPTGw5LWw+WlMqaDkmMj2YlbQGQb1VOqNHTQcEUfAKtIA
ciY10trgVSw8/J4ptLkX5JoE9OtVo29kvlC1IAigG/0Rha5QGQGNqocgjlzLiTkqI8YqmqycUlYG
yb27SsLgo4UADu6ovvrW5s7zt/YcIOY4hR98tejMDV6KpMY2XPcQmY4dst/8LwoEFl52aWan08Af
zMalI/RP5GQrB/y1pS9uMiLox5SwDZCgEEGll69rTn+hJxZYn3nbsLGqXlDnuGApaHmxfk1KlHGl
qVigAQzMdRQQce4VsOKoPv13f4gk5/J36y7BrAp/63EhoyKqfaqfzX6jNH/ath+lX+/CYFaM9Aa1
xoXKa9NzLD1WXa6KukPWpS1Ng9HiASjxNtsPLh+S+t71rBDB/lX07rEIYWh3qJnOmhz0Gw54AdFt
3d5WOIiyFTxera1iTCARuDrTXS3uVg/N9LU5P7f2wUESblGup1/WYwYEDjnsNCx29aEpXjVSZ1vF
3+sqd9q30dVqV2nCIgpSiK9CJ2XxLfp9hgTy4K9S0kudqWYN3ZyZnWrgaeiH1DkhO8Zkv6WWXL34
Bpj1JeOPd4bHeEL2E/GJNPVWjrM9yQhN3sW5WHYPIPvrvx40+etwd4avwNQLyCKWQ+gahsY7pLp4
emBRHS4UF/XxbH5MzppQoDYiHCzpnxWhRUAW8fzjhgMCRXFDLVAG68WbtCVCxLst6vruWARMnr6y
vZksQgWn5Tieg+fpymY5gsrdluuU+z4EWBPWgaZXBYtx5uuWNVcYTCiwHOmHzJH29ElWOk0TkfH6
jxIZsbdyTjLzyOOURTuTlPkfOJ/pTb0qafbya9uNNbjHDLQ6iJpMFLdyPsF/w6AEPI74fsZcV2DA
5LyZ1Hw6IOw9IWfyWvnSUxOCMZRXh9GFHe271gE1pDRXqvu6a0h+G80IpvFlSw+Sr+tDHDt07OO+
lxsxDh3IwnWThFL7lydhk6Hs++91unkfn9yRNqx6OuGHPYe4E7SiUQdRWWdEuRvpyQpI2aaqMjm8
li/zkDDo/HL6jSAkbockDRrxfLXU1pFIaRvXkgNynY6+5XO2WoqvfNtrFVt43SOeriqKHyuh5ybS
00EuRBWznF1d47PBK7SSFqiYb1+KuFz6fwflpkpYoYp1VszLDzdN13rVWu0aXczYPrvP01iPJHzz
3xl9cleGeLlokM2mDd55QmpQYdZ+EKF4zAWU72eyI6pdhQwPP8IwSxt/nCtXATs9/uEhKucfKZD9
XlLlfJW/Gntg0FXfWwLudYq4rwumKQnP3N4XlTViio3Se/QP6C4vg9P9ArfijPP2zgGNXhYcOIv7
FLanmgQhbdQv0gKbVVflQqTyNvddDyYS+TZRFhJM+Xiu16Bv6Dumkwvnxq0PYbwkHVPJhThirYP2
tlKhEL+jLQgMiu6ET9yy1ylE1LeDCt+Xy19HT7lM5a5Ya9qMKU9NmjojsBIH7k6gjpVgm+93ZuC0
40ha7b1IK6v6botN0u0Ws8AwEYlaN3QhSBiAbK1U1jxSchXkPZ1xh/G+ZiEY2r0ptz2ZwSGqEh1H
AgA88HFLJyR74BWLG0qmAGPIcq5KBmqsfmPClciZsUcsbbEeOjZ+WcPQMHl3UZICnxXsSkSLlgOT
MnDQ8LZ3xIKrjo5DmJRZ+HCjPM31zELfwxS8xx+ltr0At7XEmyPb9Sbi8+HXZ7IZK63xb3Qz+M3N
8nE9Z+LvMpaRJyrvgNrHaFMqHSzbkr/FIWwzeiodFj691TXpi6cOBzt+J0hajdyHJnS1sEtlmLNU
hOxG4rRSC9Nvm/NqIjauMiYHuREk7F7QLtNJNVv0+LmCz/hFhrzj0VizwRhxLrZJJaQ1cJR9uiiI
YDC7ccP3Ny5SwPJO7O5nTgtKODST2SPk5WZCDI7c0xozWYhzIE7CyULjprdEXsPnNMZkElCLIBpB
g4P1zvJpXkHXpIqWm59vrhV16U8lGIHte2yh5lEZO/pOzNdg1Gh1FVcfeu6v6lJ7Kjiw8689Wh0Y
Uu2xQA3sCXFbqgiIpHqqu82JKhKezZ78bYIi3DCDnqIChByfezg86A+AGx2iXvq3Z3RsNN9cnpPj
1XoNRw0cjpJwi7IqDILnHgTOj7r18AgAhSXzKkCCpOTETy5ToDba9f4nS2vum2AWwsI7EqTVzPue
JNSp+qy4BDTOUDu3KSBgDWyDyZkSfD+RzHSZg5Bv1/s7zRIPNiawhC2y3mCEOzz1aHeJEjnNEEiS
N+nfY90SuY3yFg3QmUQnJM5lNoRlBDh+JbXbnjor6+f6h5aTMChlQaXadew0gy8so3zNK7E7B7RY
dwmoqQnZLewdWHKJUer1KEl3EuRPRtO61FXWt3SNMs0ijCkIzc7CybRmmus13D8j7MDUXmzRQ0T4
xyWmb4H3gHdcgZi+g87ug1GsgojlWiAuvnV2inMLgCKWQCQ3R71XBBQB2/IUVyuKxHY5Sbs53/7/
JQ9cjk8LR/0qSqkTfwu2cIWjmJtfFvUEuP4k0io6lyCl1EvvvHom2Qx0af8CbHeDYCd3SoKK3WyC
cGABWzz7OPgN+JWKDSeMWrTaXcM04sQwZgUMiEs3PIxDwqs1bs/b2t0xqg8J6bctw+zT4ZLqGSXt
ULp5iQOCJDB5Upv3Hi9Mc1LkzHoj+kB2pmTZohyZkVYPuGOC6dpEsPQ3crrpalJnG+GAwKNhWAWZ
/YdKhPfj3nbziY/pFm6mG+eRbQI5RG2oRQqQtHfuerRJnYaf/tgbW504pStD0wQaSUgzNcjAl1NF
yGer4E2MxMJfZA6bL26/M7SqHtHXuETLXeFJ+J3IYWnMcy/uloC8pKJW4KPLIpohW2j2e/3B/J2l
UFjRrn7mVjaerHCpqGSZ0PoawgEgKtXrK8C9XlUKz9zp0cBlXKxkncNgdv6QxqFGmTqVSFAyGTuT
9kjFnGjGQgK4QgLDim9XcLaS/SkUcyaYUPMQCf26MRuP/O43cF2Hx4MhI8WTRwN70CHkBdcuCc+Z
ujfVLGIRFrDpt8xgyVcCKO9XGZ2gYM7ZevFnogF0u+Op2j3ZJKQXjyNE5lKNOhbjKVTtGD5zzuq6
pDu8hm7xy3iWgo4EL8c4pzHSMF0uIB5cdoitS/wlP4foFsnPiCVZ/z0GGYKb4mcBKMAsrG4UquOQ
6jnL4/lxRG9gloeVq46rvbDh9zqoQlBBLVIWjEVzhUwtxv+a1AFeeFDJMtFDnGqQlguaPcdybCmJ
zoPwItDWT6XJJ8pcup5UZkNoLCPsvtwIo6cqkQf68aTzqTnPzVw6AQCH2GlBuvOcW0/sh0kg8pvH
ueOT0W7r7w35afxlrPcRKWiVHMbycVz0GllRTn9z2NBQohvESkUFX8oVWZnp7XmFLHZn7O1u4ZMk
OIII3ouKZQ1BGkWyMtJ7LMK3oTzcdDUGrPmZCw3ugeY7txTtENP8Mx1Uu6NqkPwKNx3w11qpntw7
ThfQwqT7AjyK+BpsMIlabvEJ4Yp2224IQnzLDeCyDd8BdxmljE7ekd6PlOuIt6cjg/bFYaOumrWn
ooVWaSSzdldk8bll2NRqAGnhRfK9UQa04S4rK23sCg2Q660h7QVTm0M0GlwFDDqWKTquO0JJ41Jc
X7QAUv0zFfPjVqkbkt/MoSQoK0VCDQtYgZJosmMJpQLSCWxmOwR+7CS7neuQJ2veUKvgVtKdob6A
Vlb5Y2N0Ib7hb/LVoPwSM4jDXB/LmnxgFhvSlRDAgDPG+wwZiWyc8ZMdqmuO2vQBVIAhzzPtbjr+
x3iJiisncffxmpCqftPkwg/Bv8/IHz5RBCV95QbdHwMuSEoWtYSj9W9BgGN16d41+AOZ5whaopBc
YZbyHiHJfxFDcelS5CN5gzkbIqZ+dXSKBwAnPKo64T7NyDouViXq9zyJvpjSTNkFnicJZrZnr5lU
+5aEos2qbBJ48CHkjxlkemEwuoD4D+4p61RjHmYFXpQeQSB2q1aMJecx9fqNPeoIrimK6FFxj1VL
vfu6tZGEgvxbYuUjnJQq/nlspmBgf6kF8jQyKC0yh6DVeRzAzJ/sdnTh4BKP2AcFaOBg2HvIwJoo
MXetKYVggvVXriOOuWLqc+kwC4akCFq5U+cQEO83xuqd6pFF2iPftqytOnegQAWeVpXkErV6CU0n
6rFPc8tjGZkfpvgciuWydPz2aTxXIkK8EHUvZ2/Z5c2VLN8fHcoQtGKlzrnBHy1qZEOZsd5rMKx8
OZ9TpBs8xgXdxqQWS6B58A2F2JwMnRd29LhM/+iYuuIsKG7K1bX6KoKSka1+4r4vB4RzOjRKOfF3
QTs4zpIHv2QKWLWeSOSY+++5ZU066vUG9signS8jtQmc6Pvf4LLTHdzE7qhvnToROX+LmUUq/CPu
yIxfG4hxwtq8DK1POU8J2HL1JLXzl7WCMp+vUniyRQIPD/krLSlMBEfM/GIHkdw/L6pKFYy1bKRd
NUDFGh6UUUC+fvexGvTk6Z5I+Rtn/LgcseMoOlfO6WlkIUiuZXxW3rcUpt08CjI+iV8smimZ+0M0
AsfglV9mF9HQdYlaMmMLEwn+BJM6qVTbjCpVFtddpoV9JnPowJK6tJrQp2wfM2I1cnL3qVhSUkwO
Lal3k5R9X9ad6el2VVZhiMmuzBqoTYICtc03GJh1nMl96bqS1vHRREoCgN9HwToIO4pVJOlS1Mg4
0cAcSfEvb2U+8t41daGWgvJtRVrSNxsesl9EruKoC3JqmK+/04raw7QM3w8wScY9GVNE1vW3pmuf
qobZpM98ORLF5T9negEfrKn3td+c5706YkGALe6oafd52Q9pVaejXBxTtLOjpLnrbTjZ7vFi1m4w
OGBq3vaqpZtJ+ite7zPBulHm3mzSbhndORmcDHD9JZPBS9ZP0SvHoR0yTBaHD0ua1INbfArcXBRT
V2+Xo/eZ5cjr5vFFMR0mERKBavHMym8VIFZKzpo4b7iP8t2oga8PG/Y+s1ew/aBk6eZ4P1creYWl
ULcljj13VpuqTxsXn90R/aCyl24b3BgrE5oxfR6bmDkIZv09C8b/OKgadx/5sv8Em3+X1LPH6X5F
2tFs72IFiKnDP7KnkNVZfYjKVL94+A+3nlR9XSaFcp1wf7F7CpXlxPwmQtId2j741l58TeA6UuST
gdAEO/YGqYoXYzo2YsWs4hOWA9qrXH39r/rnV6F9nSmMedSepQbWQsgcYgbFlqanx7zjnPvWbf2p
+yJCAuI5U8Pkbmy3VU/3xXxBYCB16P96fVLzdO4fOenHBUZMMkclzDPubxKNOIzJzxz/nRCrV/PW
T+yLsFqrt+kU6VJvGYrGBG9MlaKLVIdl43mHPK3qcb67+35I0v+frqC7yf/Cdg81H3tgY3eZOcDV
G3gYH1gYPrdIQZFN5csen7I+tAwGVW7d4GNde1AxzbdslHw6gysWey/w/wcqEtMJYeeLsZ5TAK2r
LPLoWB0Y4Xg6q4yer90Ypv+9u1UBnbIenu8fDfpmA8IobRQmQMHSoRNh5WE+eAn6yTWMD1j/BdfY
I54LnkdY9ONN+xK4YZxol2o3WKqmPA1+GgBvaAE7inrTHIB5DcUb5feJ6HlMLv448RWm33uuhJJn
xYhj1G/ucDFJgpk/lcbOCEuLLIpjs1uP5fhe+mWA5D7OXXdk9B2ef/RUtMaA2ZggjlfFz6AR3xZy
qTj51GOmnMSFYhkjz798a0AdkaRyZw6e0W2haY1T+NxjLeLyz+ts2GOe78Wfo2E0PCIJ4htrNfch
7X4eGy5dqj11BuEjKdhi0Xvd73dqs1dx0eVhu39rTxZC1t5giAcscSM1gbNLF3Cd/h1rM/6nX3o+
oeDwkk/LPDmD3M1kpE6xfEc71omAYKQcEfAUTQApTmMKvHdnD5pZ6aCXDKPESfiVPpJ9gW5ucnME
TNxXHD9sAE+v7WiLIYHocWI1Xb3Ata2i2aCNbjtyrb9EtgmzsqqU0vwbyzoCxYIc0hNyfBNWMouU
xCMbhrf/1hmVE6EX1Pw1u7OU9pxiv2xUXWLo+4itp7o4pztjoQWVOdS6wTywxzOXnloJ1RBraKIV
o1zi9AyYp98zzksp99ZH0NvbZekvk75xBFGwwUuJN8U+aDGuOQEI1sKNHQU99NKCVY3B76cCKqhd
mwTCqbIoFFtIZpvR7i79DpCKa4TjFgiL1WCEunZCuoDOBqX8Ax6x56sDl8LCvZskM9VX3rBglLNq
cWonYXuLmvg/sGbF59SDCDYrSk0bznbdCh/ITBB4HkCbSI2JAlFfICiJESzhFvhPaK/mVYIAW6H9
Lgpxue0BLakzSiEZ7al5jgJ6rCRQm/EENNwEVkKfunWk6iWWweDSmm3G6LI5iDMkMFqnwwh5vhFE
TSz5W2KPCBa6Os1QDflxz7Vii0wolrdZ2d7dlqLgdElJgMbGKdONzqNdM3AaZdZ2vZW/H5NuY8zN
S0RMKUHN7GPNK+tx6c4QZmDrwHU6aLvutyVSpnby3cWnHWmRA6t9rotCim1rn/+uraSPVU0SF0hI
qMkzPw4DLVGY2U/ASCfVQZBB/HjIH/qIQcxHO43XejlZJPjRGFG7OifWHe9HEs6gQ5vfFjXacc9J
ifEQH7Ds2EDpzct4NVtZmSUPhMlflw170W2kIg9eKHk1Lhb/iN10lrkj1CJElJ/TaQMU3Eedj/Iv
kgE4o5qNQwu7g6evoGKoFW9TbSQ/Tf70izBKMy8gQ+NjWz352KHzMeAc+hcOA1HdbzCfuA9h//1Q
gO0xOp5fTGB78W/1JD7JCge4PztRKXxLg2hHA8Pa6MZ0KYGuRvgIx6S169z9LvMwGpaB+HjOsgnQ
dMquQW6q0LWes1ICkQAFjtKojYpBKtgi7VXyWN9kMBYUfr8RhoDRGJUhujIRz1Himbc32S00JNUT
DxIdiRC7cJ5EChTBlyitciGajhcoWtoidCv5elTs0tGOgsW4CV01pVqCZlPnnPnpWvfuMRpIqys+
duug48Omvbf1GQ2JIAU3XnW7u66WM89g+Roh/VA/+gYkduO97ZS309D82FFfRYjPxJiVolsSyCpy
5YJ9k314ZjIx2CuWe4QMXw35CAooX4xWvsNjpbs2b6zvEStkUoO3kS7yrIPxERv7n7s1/6I+N96v
zyjqb7J/cVJHqWaydT4F4wTAxnVUjvl2qb3zDzsyR6qXgKtzLoWBfApkcynbqKen4rFQuGgPA6Rc
3vEXAdlTGYXN5XAWM+mggW24Duwp8/aw2KESIG5LuF0OT6/yNCrIyhsiJBEdMQ8WGeKTIHX/7sLI
61ZUd7PhD+ZmxVjitHM+ZIgjiAWt4qQKh0abb2Lg4RcVhRx9ha3DIx1UeY8u2ZL/f5Ov6HLHnA/j
vSSDr1B5W7fpfZbjFqQTSuQoa6EopmJmaoCMgeVTbIOB7vLX2MntG/jtxnBIVC2lcWbUOKDBG5+i
bEOR3mtwL9rGRFqOWVeyhRfN4aY/I/6hY3FKP46oizYIzjrgE/iHui0l8vI22Z7wxqqzRWeXgO8T
INdNGIQIqSeNED5tbYZb8buw5y3Rgd19nVIafAZROhtnuTBt0DYykK0JbcJlLKG/Fx2bDCfwpad/
hWZeldjunCPIGnok0tiIWDT1MPoRgS+UtX0PaEJfouNjCp+tUkzyVkbHxcz5KckL/XXPrgVcKuV0
qMQ6We/ip79TWt2YTwpGhUX/uxryT0tXGrItUSqTSc8r9uinrjKpBiHSZ1TmfBmhYm4l8IV+mY8c
4FGELh+wjE7CvV+q8eJfpbsKhvq+ZPEDWc3n4h6+ZsXyEyk0/B5hBWX8lC3xMwo2zdWp4rNeDgvE
Mz8cwzpZ4CF3XKfQE6Xghj+C8foZkaM+strWiTJe8YDco3VKBXjjUoLgNXzdQfKOwPauXwples0P
Yf3u5TFk92vXIWko524L3sa/wZ5ixa70NcJ7LUkMN09a9fwT8Vth1dy0GuZmDJw5m+Q9zPYtXdU3
zjhgCy6bUZRcyHqYi+FanJ/1yEYbjGq5WPreCuWdupzkY1KEJLy0RTaEzisCJsUXYuT4MN4C8IHa
jHG31L0uPbQsNkZZ7vEGXTJyhMp+jJJqq22Ca4ZFFH6F2Cz2RjRCwZw2M4GL/q8jBrfwlzhoh+F6
Qvs5+kriK+cZd71eLBMRzzC1fMqRg75+4MIFwhTMiSNxlvysediN18uuF5VwLWX8PSDkZH7Jh/VN
Olfu9aa3AWlbs37MZKEkUuQs7/YiF49wK9QAvb1pDbzhaOrAuhMKPZu7LX7xn8CCUmi5pW4jGvFq
Qy8iRnfk36NmZmUGg2OwhCwM8FUcNnkKBXtH50ge38aT9uxX6bZ7s87HPj/CXdqr7ICIVSl1QT9A
MFl/O25XkSK53vUBxncJ6y1ldBVsa3qOjXcvXJ6Zj2t+MKmudpZjIHtQrMOFnujr79Md42+z91te
lAQEvhAvGDTCOqNg80TU4rs7fK7RkmsqORy+kThoGu01XO4lIdtV4Td4PKcI/lFcnj05a7gIcToJ
xqVX86e+mY56cEHmrrXMk8ooObXd9Prsud9mtP3pxbOyTv7Ma+XLjjlkRMMlf3ywlzCPjgifnsmV
+IAunzSHmKwvSp0XluyvLxvwt7UFYHEx8h2RKlICAdiPHJFPwF0rBKKwb1F/zU9+tY7ZpujRMbQM
m2kA18QU7+GmKJUWo8JeBQcNbIJirDL/xUjbyuUzmcWfJn8qnrw8yTQOSdKj5+2w6MyTeyaTnJKN
JoUOH0zK0/Zha5QjD1sy7cyn+DLwLi9yG+KVFQLKbB6sN+giehlp00spCfTOi+TlVhDsAoDKdGOs
JAtE86wwyqTuwowQ2mXSLiNfzBafQjzkO5D4E5wFcyBEE3yG/TZjFMxfhavyfmJrsmIRfdCsA9P/
nl2S8tvf4Uls0c6SF4blrZs/JSF+WwSv3FSbNIQ8X4GMCoBNHq9AGr1A6fF8d+PEa4YSLJAumLNI
kj4xWVXMD9/T3N83u9kAY5dIKsWMgh7akLtXA1HWjCEEwh+7+JuQT2PGKc7UIgkVd+QvwqlUaNFg
zcFOBxvhRJz2y8JuAx2sUx6WgVlIJLBm8R+8b0M6wAqMRlhZHNC3FLbu0a+MkllgDow7zXVMMrb8
dlpk9k6qqTs/RiKr286E90xdV/YSs4z42hkF6V5d4smyC8K4JNzXMeWsnoSqAIrzfJxKIMm7fjRx
xnu9SKoHawwUWo0SLNcxjkLAt7/bWZ75DqcnVjjwDMEb1W2ov7hgrfjKTmzYcd8ctCgE917eEY+t
HXUGDgcfqtAUoHnj7/JoTCR8xO3aWh7CP8knyoV81eZjPJPL9fz36JdZMD/dMrJejoYn89XjFewm
NBfP+l+lZloGTtv+kv3iFlIXU5FWndjZbg8v2xKYF4YvF0x8NJZAJ+ch72P+do/4zWq+jv6hs/lh
zV9HX8nsyKQ622yRt7gIynp2J9b5u+uZxuQ25LyvceRo6c8GsObX0kVfeJGsSoj5YF5x0AAB44EL
gstkxSro0ltpOBQZSaMnR3cpmxO1xSUe34P/WcN0FPbuLevx7aMH1+7gpACbRPvqy3e8CWj3OA0j
evSs7xtUVu/w7nHkeUXnjL/bsU9qKlCmPEKDkWcuO/KKJfTnL9rwjgQ2mt8fNfOD1Bt3QmyB3/JT
RBojpAS1FN1Jt9gzY6T7UKrnaRiT3nReC0BJclyiUQkWv2bvSGRh5LoJOsXk4Y66LyCnPQ3XM+40
dEGLBM1B/YkoXm0vnqv11mbBKXIUU021RSZNOQh4BBQLWCIBpf2SPIzdNmujlrUDv8MkXsHTmLNA
wbVbxWQu5BG5gTW5JK53yBNwrNR7o3yzOZ6yiG1SeYL8hZABnSOmTpPTaAQVo7289aZrN11lBDPU
2lCtEZyL+M1dgxK3f7sogPQvGjnYR2fZPMSQdPvD3tQz23aL2Ws0tpizLXEzONOkCQt5QBMCRW8D
oCqa9aZ1CahlK5PrTATo9Aq7bs+kJo2UUD4Eke57HWFde6FrzxSsD/OkFfliu67/YDH6kTym3nGV
aBqUwHBsYhIdPqfuWtL+GogkWvDcpIPG1y5ZjYafj7Hw9Cx6KOdgHDAXAaWVZil0Lp4cPOQOHyCc
AUmVgXeZh7WZBBU+wYKKApTjVaMDZDsME7C5wkxbvelFf8u4fUFjBd2HmcxzlmqcLQiZJmzSeOYS
4yiFWpkMyCtEy1oxjyaVYMrf0tK537bZR0dGk1A/J4zYcRR1yDf3mLIss9mcxFKUxPV0ZHoX5Nw5
gxdfI97wcnhjD2tbJBiEskXoiDVDTKISrVy1uAUMXRfUdfp6NNOvYlGixjhApdhGG8ovBJ3yR0Xp
FnVaN1UFr17Fni9BMYjbjt2iBPUKP53OR9humf5X2A50UZ0MlD123v1fl9+7MqsCTSfTKDckq75h
vP53dU1PMP1Cu88HyCM6jFGudUQExzzug0K2zthY8Ppokc+NKJOJiqpxoEqvzN+30NrVdhwo3Z3/
seseC8WwJfa+05voZpHIM5dFx6sROj7b7lsDCxEihLNB9pPHjwZ8knWJ2MqzznaaoU4eePBwboBu
gBORIk3W+rJqP8zhFwLUpN2f8j4QqVsw+Ij+89k3l2w6xeCOFRtVWF034w35yx2E36ZW/ScchrhK
iJvq5OXqMDJAeGPGSvarWqOABvw9o31E/f3Vb7B0Aclb74gUt50pdnfi+pyjKREJBTyNU9ED32a+
zIST3dKV81S3Mg4BpfjBG9PgUdVnvIvVybYwuf+D/3G0SR+xAogf9hP3ryOJRgU/FFWyJIPdl2dy
XgWh9iHqThW9vtqJlBfMteePUg30j3SchHVqplQQsbOF73rf5oIBMikTvdQwmR9GOsgokzPzG2HO
t2qkNej7xvKurggQhyxXpvH9IBZZBibaE1IaUVXWZ92VqLB7UEfeOgoCeFkWcQRYKGfbJSui/0qO
cp1eMADmNEUmB9WqY5J8U0/oyDdZBd8FfcqDiCkYYyhDldKKZIezCvbMaX+5hGnyXt26yehk2R91
dWxcQW17EVjY6qTu1vMCX1JKMKRK0ffaMxX37O1WNtaNXwOMvP4C2H+mi3PLDHnWSvgdMDoM9U9W
NcOoGU1sEKIv3cErGhkZA2McMvu6yNZqdueFoOuPMxc4APN80Ve0sWPpoyswsIR6Jb6njiQ/u45Q
beM6S7JKmF9WcrW2pQh5JZy0Lckz76oDfR9SaSfQOsEBf2nWv/MIG7/bGEdSIvZDj+/J/2+BR+fD
67JGphj34xNacmsyzS9/jyTXgNcm+CdwxtQxS/WhUX6ptRO12if6DoQ3t7FGQczRywi6+9KyUcS+
jpMj+heRaAfLOOn2FqXwFhklzlKG8WzAiMWus1dvPoizFQ145r33Fjh+qTzmZCTDIgy/qyXrojNM
tB9yqfXU6TApJx6xqFQ4VgqD74clotRNQJKdH81BSkAWLd5OVpD19kqEpSxIv3IEgAr0lBtkKBaa
2uxjKE9K52YNTHvUoDJireji/rNoU78PJprKh+xpA7b0aLN79scaJ52I7+Jddi5j2O/uXTb0HeLo
WVJ8+1FOthIZuGvzFuPVLRYjosY4ofZaMMwkSXJg6YJSw9F7fzNwJ1octm5QuNycPE2ZzNIBRFAw
7B14QdDwxyucYy5D8xyQ22yVOVA3+k/UXlb4h3csu2EXjGvVYr3tTnrb68bcStAQQHxS6JPpGYX6
Ii1czELIJYxpVLvIpbaNrdq4PDH+JqqfYo4nJQeOEO0h2ZtnqSISsWRmqST+9HCYEtEeDII+/Ssr
F2koIHJ/NYSmpfb+dJSt5OG1AcqXlOqcMYcn1McLmi2FqvpfJ+hXeufsisvGFCIruo8A4098PVEc
W6RKCvQH4Fuv90DQysHctRuRCabD4tPk0imo+wvB4w2/qEfif7F3kQ+fDucIxzoqjpt0ruuQW+cL
7fV7EPpwlO66RPWh0fhee4ciku+CCJulBVKOi3X6vNewWRl9FUvnCIe8LvIM4dHVHfgIg97z/QZ+
osQcc3rv5zk9n5K1TLcqfgEeCrvqCCBmiFfkP/z+o3FpBAtzUVr2IgNsimRJL0NyLE2nDovjeU8O
Gkv3AqGUAwYKcn1m6mzUiyp4P/hLTxKEgYl/52sLHWoQ0xXnZlMApVDKRy6tps4zeeYIgbROh6rG
/rPsTpValZo06ZMJoLWI6N2wwYrZYmSDsMkA7edpoALRXcegfUdjjQ05W0ocHdH+F2yfEZ3aGZGY
XGdrtA9k1XsxA5IDO2AYl09DuDP5jeEAHOF5E3+NEoHjVRHOu1NO2XDDM8bRUEtug63R/JIwBVpJ
IY78K0KygngqLZewkG0MuuNG4kWjKguYul0lMtUhzyPUU0SvGzFRSiiBkmLJ/HbC468wN2I2N/+q
hOBlIBpzfGgi01gu4y2TZXDqV/QWv7XwueEYanPvBCHNrmTHVbeJ41V9YjQmYTeQUDfNGlFqRFn+
vuG4+RrrlLi8TItOEbQVNgx4bkeCrwYbjhgvBYM2SzkRHjstgJAQFrGGAjQWFGM6PRppNIn+JNBh
bg1DgvtOUmrgIWobSKaVmWJg59fWx342N/jiN+hEB9A3Frkv0CfV5otwT8tr8m6C6PKNns0uc6dh
Kzy2wPpvLUxWWrQMi4Qgbkqt84LIc5o08IHSU5vQQbMx+h8slOFKY96s/o8Vvv5nljzW8GBVC81Q
bbDF8OabkTJEONJO679LYRB+IN715/qcu3Ap5LL8wd3aEwK0Y3rY+uSfopnm0V2fe86cvLc1sUww
ooYOqxZO1DG79IpYjNc7pqEYVBlJbQXkz2rEzqdJpWeCq80MFWNrWi9wi6keOdkfjAgTebaQLV+E
7FoUZau2rXJMRRizkJAVHtDMD+mrWs1EUu9u1YuYdDmpHaSNjv7XGhXozE1ivdwukV4g8XaFqSPg
+/NaUj0h+3bAYXJPP061QbEvuJOrFY3RI3EdEUHooLasNfmLUejJOtncvtwwXd0Zt2jovDQcANLh
RaO6ghpRq58+TccstEyyPj/eawGXxlPazPAO7bshu8xJCfRRikYPtAciBQ7xaUU1J/ASgZDRDMM8
IN4Om7iOET2/6wRlEPB4EYhnTCPmccjG+tBBrwnJ7qJ5okmEgHzZ/1mk71jhuza5FXh4ZOvHr/IN
wYyScqyWiFNk0k9/LsLmNRs81AIzNUMy+YeU76MonAZrJIlXnpze1g5RFzSb5HY+JZOY3BkZXFAY
tCqdiDnnnbeR1eYSRFbqZ1nAWihj+eWASsDS/jstqgdfTc2v9Oyr/xNp7NaFGZpPi7qEFjII6D4w
kHGwZVO3X1oc87mJg5fwoEaEEfu8VViWbeEfqrE8dfbKulFnqvMyKzTE+4TclpgCkRKXUnBjr5Z+
t70Qwv/Zpmkr0E0KtnlEXo6+Wp8c2GDNTIC2tZEkuFnai3LU0hUd2f+IX+xvFOjdxIiFWHFJeinm
JsWJtowP8UsNT0cFO32En+sIks6ajq+b07GLg6mxxe319BdDFXaP4juuvT7AazGRN0Z+R5jr2rwx
oH5nLfNfr3GWoeWUEtFIgF7mR7YwWMGrt2kORTOfHAhu1CWIqKbeKWcg6HWy/gD2vPaETRC4EdEv
HC2jLMTCLq8HIp4jVD69tWsxJR8NLJDPPefn2S6xE/lbfpVXERvcTqA5D1ZXshxkcjlLqeQZCHP+
rSqheE1G3jmFK/6/LcSCsmtRAfI1gYA1gY1SXjU7ZWVrasvNhcDslYsfQzi8Gbp7ksuBe81fQHv+
NvKN8wYlv8WVGKxktb6od8y3NeDRCUHGiW2ed/RM55FL5hCQJo3lSOn7RYftsngwIjS0+oC8sv6/
fIi4iuFQ9LLj6ldK0Mh9X5DpQoQwyOJUeMDt4lQai/FifCA/JP1XO9XRscNIQCzSwVBsE3fyNqZM
BBwp0AxNu8GM7rNhfUjdcZKl+RMz6avsbjZ3GilrV7UoLL61sRakpADAcHKc9z+brUrJtio4e3j7
vrtKEG5SJ938TW8OZvU5OLO62MaercHo+2r1zRGTu1I+RHCm0R54nExDdi6XXQczPB37Swi7UISq
TytMXAzq6YBlz4as+LQ6Ojfy8ovmemqZQSJ9UmMdqiqVx6lJd0akl9AMpC9xp4ECjYarrFhcPCQ/
g61TIm6TeE08g0qllIEiUaZrAbMZw8EiUXj1rI8M98NikwoukPFSBPMJjynsGSRjDIU8LNbA6y4Y
sh62v3y7Ug64OT7T7gKx6LlueOvn3/rZL6GGm8H9U9BG6zr4j2Dav6sO3e1/wA1koGejNpB9eQCH
3BzEEw+eZb3sLhSxNTpxi3CwpPU5XSkRwVt/GIBALdfAz92kOGMACMHU8ziOqt2+V3w7LI5YJDGc
f8rIZbj42DxsYu6q981KWkaiT9HQJRFTcYUQYU+ZO8EP5RqLXeOhiTAFisJXUuqTCCE4qKO9Dkil
KeVuSTu3lKhBFKxamE21bwYtK5JJTfoo6B/VsmoE+H+C5/gbFVst+RK3VDFJTnIuW+E1lnVBIJ7G
E5Mlt+P1J1OejFAQzM7gGtfQtCaGrrOOsbx7RKbY4/QM0nN8m8JJVP8Ot+8m2m/fPvuznnQAEyMA
ONGKREeQFfNGSQtLfbS7XKvPYwBV7d6nXB0xapvCBOftJQYRFConl0mfRgXIY1GyIsOHEwTVCAmj
mYynXeV1IuKWAv1KeyHyxgMzUBD7Mjf3VLAIT5U+tq/3YNHe3nzLj+p387e7QubmwwkENxFAnOjB
A+oKQms4zOtj4JhB7J7OJ3R0ohhj4qAS7jJTonfQMR6rZAJCUHdpSIWAhAgz4LQYSI6DeYX+974n
u6oYmb0RfC1p5RgOTN/8lxhnJHM5HdSqEsPKA0qBnuKeVeSBBU6o42v9UNQlB8/XQvqnjPa92eET
7tx8TjHVQvZOJrlu6K0T1a56IwB24NZtQy7t57FLKjyzjx4+rdLC7T39gDMz0xZP0nHuZyUyXTQH
MuaEMg04xiurPyV2Ur5rxhjh/SJfXfJIQ3CwgbIgs1BfT8DM+T1qSpgSuC4yAF9qUhwyX883RK9E
475GeZBFtA+vss443mltb/iIxV17bGNmZPmMNkowCIS6HrmCNItdXanYNTMmdmhB1dGf8JSHakQN
85ybVntGsXDF17jtaBsqR11flB7t2ciIHZKr906nTmSl55KJx5dOji++Sthups/us6qNFNbQya9b
7T0Ede12gtTYqZQFFxwGpBhGam+ndxvlZyrDneMkXY1PD0BGhpaOEUPayornMpU7xoPBZLt5opmD
5S0FFEpcnvjGQ8GWtgnaPqpTemRZaspvX8OWgRHO062PDA7rg+p/C+gOno4l0zfa3InAw4zzz2AU
5VccJGDz1uSqs7rvGpxSX5cvVvgcVMxls8AuCnHlWf6Hjgtbfp2ForrAuKQ8hBpQAh3rP+dRyUDP
viXH1UvEKlGRZ7JHxjmHJhiy6z8Z7e/33GOhvvC/smOjGUqXvXBrffJ+TwzchT+Yxp8pB6xNbrrQ
8YFYQPeB4K3XuP34QtstN6iwOdRENRMU+CGYRviXpKKfPm85ImlUTNH7SOvLbMxRfu8EBaggBz4g
PWJhI9JMNYXxWwLRGAXRt/oVd0JiSgXWjBslmZe00s9CH9KeU+H2+oFhwTMWFpK7840u0owpg/ca
2wll091T9yYl6OkXTiNFArpY/G+gKvNsjPgoWr5pXTcCSgaUaOnyva8hFerbdo7SLGzroQ+JdjJD
IbSa5tN8AMesUA8G7ZhJ1pcCAQrWDCmP4P35B/wQmtrUFdk/2eSabFk6McbOIbOP0hvfEZnewMmk
Q6YR+lfFgqm0cV8m7NPTL1cIUava6dp1gpDcTZn9igj+fE2x5CpG6+943BS8hQRr/SKgFs6btDoJ
JA7PJAwk8vT98uPclIHamiCr7BuotvBOXQzuYeUSg2rj8oqpeJb5QjP6DM6DTU5kPS6ZrKcNytiq
XhMYrAFxCGZff7J0TusEXPJTblwLNvhYdxV4JEtX+50Y58xaAoP1QyMSZcEBxEVUhk/LovhVZJWJ
jhS7oo7SpljJ21rwxeWBiPLSHmustDEPbs/HxRt45U5rD3liXGCxhZqibj3w7YWm7lKIq30+7i8x
4NJmq/Cp2DQmZN28HnyYuzxpFWhfCI7Hfl3SodP+Bx5mtmNGpDujf0nAFyLQwhDFFaHO/+yjlmJi
2UT7bBwfIUO8nUp/uBMt/m7jN6qjImwR5/9f85x5gTc/Ntw11ojjpakIyj3aKJBKIeyitzmKbpwr
LejpvxmeUL0doBfsR0xoyTi08gD0UagpQP9m/nosT4IMNS7GweBGgbOI1dzUILG+YkXwMcYUD3Qs
mVJDhN0T6Ez+sfg0JsuOPy2CCrnyb+gYWV20A7xc3Plc25Gu4LPMKcjDqqM5BGNoHot4VPyaxW+B
XVf6T/qaWhuz9TFZExZrLejyP04Y3296UM03mKIsTWu7IwyFaKIajlnjro+r9j7xjumJGzifBqVD
jIXUc01nX2j2CYpe3bHgpOx0l6XWR6QejyNWJOhDZ0Xf2uCtWNTl85JrtTWDnSveoaM0D5MFzi55
Vlvm1Lxw5ARDJ+0TjHbOGlvbfSqjpD0J9oqIglOGzPFkZfJsJz4GvgEBfPHC5LiuixMaa+ou0i+M
Fd2qb0zk+5Z77YLI7ZeeETGiNBPIF+B91hb1Um+czmrr+gdAExsbBdU6WMh/6CZ4+f7UdzA/J6nJ
kodGH/IqAf1gdzf7/ElgwgX4NkCnPzeHrwXtMZKjIThMvkTMYyIVDTRsdEe8OLCc2VMQp9S93o9f
ClXm0TbdjPhzdnVVFT63MBBZ7f5uDAAw+5rKl3TW8RHbi/jtPVZiyK5dYA0oxVdQKijPmOdqmJ45
XHBYVRtGciJgXwMyN/tCVWPsWr6IwKH5vVSaLavWVzmKTKwQO71oHr/y87bW5HUY/4PVEodPcML6
lfEBGADTb2rg2JvMDxEuj83U0QEFt/TYaweXX+MhNvdWpvrVkTmEwMMgylSolKlzPsT7iOxiEFBQ
d6liCR3pSR6E/WMTxjJ/TlYLigY6a0nTvwShwO4ZxaNZuKZnl35ns195e/mwvFMt3Q4HczTIM0EY
hB0EAzJao86fIg91tAa0NtqZDHe3SFpbNPVPSrrQCNLUoXo+kmP2iM8V2bWBNavzLFJUrlJPC5Wj
VXSqyubkmJa/Vegad3XMNAVyrk+UnLhTnRVAlRRM1LgRqI2oJY/oC+QT5GgCMEW3ZYyU2BHTrsBs
kzw7dlHgKvoQ7ZhWslbqweuPu+hYsP4y9QrFF23XG1aU+lHaUXcMeudst/6ygRl5gdvKjrS9aioN
QyMYVKO5DPLj27dW+w/eBJJY7BQQOcXIya3MsbR9lIikIYr9as8+yYj14ZAPQkBkrY5ZHFE7bgu1
cd+Q3fq7jTz3ukSoCiCrjOlCDG0YMEkAZO9KLhqlu6NMZliaS5Ld0V69ewZkudKdRvAzetOfxCzZ
dO6PvdsHULXXJFSNNOkwoq2M40Lal6z1pI+/aEj/uHZEz4tZEqBgUJOZiodg39597tWnJlKyYdDq
mkgi0Rf0SQh90kzkaChmjLqdlQrPbxfoucU67TVYwDyXpt63k1MqFixNaKTbblWXe0x7hiywAwlo
uE36BZZO3eGEo91QkXe6f04H7osE8MhyhTIbrfZTpVykFDn4FB9qM2h7z+MzKQYhEE3XxaNt0XDM
xTKLoL+samPXDfdS7btUsSMQYxDkILDv+HufAOtplyzjFs5AoPE4R9Mp0ziJ3FNEH5psq1UF3WTv
sBIRNi8z3kAyMNm/AkU490P1yKoFn3tZRKAwDez6Ygae8Ooh+kqTnxG+XMPM5wYvauM+WNqeXaoZ
fhsnsjbZYHOjJT3VYOj8lHGfzy9soEvsMmRS3oiEcKoaPWmRR2qycrp2Ur0SOGukfCZC7hdB6iMj
io1b6N2vPYNsXlHEBA9pJUccRpxPlbO1x+u+oQ3bIKse2h0n6bZod2jIo45KdsNzVB81vAtSnyG/
0a5BXgoYmMqu0ZuXmtsFF/gv2UZ7PEHdNCKgOr33uKH6rzO+j6PNvlasD8+a3DS3MR6W6Qgqz71g
XZc7D1KnHe9QCxxWmxpH55OzdvqvWvedsz0WGDmMxJwt0JyoTs5IYK92Fm9JeRldBhOzzXmj5RIb
eYyc4yaiSt0m8rqWlLC54vCEXPlcrhAChGJYd/FokWZ8od2/hMrCoalvgMRW4uytoTrxT2ML384R
a/mplmrPdTc8Yi24i0GHA6plMdzW0hBsnMxe8Qrl/3YqKA7uFc3NIhJVLaZLXzk77LE1LAaWbWuF
/H6YxYRx56hahIDrjtL+JGzRXp0W5Ewmsmapd2d2dWcrqg90k0EC3KtF4Hfm3LaogCPPvexl8LDy
YQvTxYdD9NaxlC8KGToUvG4kTxWVYoImdtd6Mxe+fnZloxATu0eAU2+CAp/IA6SQAfoL57RhQAhf
DmJV5IWvEAHK35BUknsktA0LhJbRYPoFq/gFoSIecxAem5eDqDN6YnGAOvClcs5fhKcPUi1+euy5
WelEKujJ+viLgsas+NdCch143Zk0aqyWgVKpw3LoSaXTt9X6ZaqUYSYrwOBcDWFlB/ISA+sHo7qd
SiBoEYuhtyHNd6/6QcBMZAdfXrJRtuaQBMVpmH334iLoW+jCVDVzMnHSLZ47HYpESYu53VvmQ8QJ
BQvER0LaAm3oGSBvaLS0wqztEziuDgvFIc4po+cXBOyv7+wdcCOuq4EynVEOSABd3cFq0e0b6SeO
XM+talOMpoe0FjeTP6vLVPVNndactXOPR0QmjTQ8nHb2SO6IBvVjFqrKuK+PZ2YGZz8aJkMGJbv4
j543c9kOiiu51snWGxfdqygOoWHkP2vYut2C+EBLnSirmj914uky9CtVuWKHVp0PV+RbfxpPsd1c
OHqvGEbn1Ajka/PZ+Y8R10lRvLREosUV4fJcAo57puVwQ/WlU9PTEIel+lh5RtuHimFWo0+q+zbl
fBcXXhJzp3J+kw/fDD/Nseox7WaG11XjobeJoygLkPaAQ7rZO1/7c4Av+zFS+70y6WW6rt9b0/q0
nsfhsmMwj2ZA2begKL85r6DmDj3XailMofRMZ+NAphSaWnQqaqQ9r/1dAUInHUYUHSs3/gWumiss
uN5SMJZRq7NCkfnR7ZGQDDTYyvH4lvmGkIirq+6Q0iDdCEpvXyBQ9ky3aSUAc414T16tasIW/bWM
6njSKbOlMiXIif7VmgbUVl3+bqV+hH30px75XR9QwJ1a8FlzYAm42SuMtoXtiaXaL6rHP02bfP5I
wR+6xEyjm/f9HUXt8jcIJ2pymC3+TkBedCyjdDZ9l03C8mEvajCH5YY+gET6LOTNyyr9XK0dt0mF
MxBK7RnZd/TRGI2pQKbQjam3OamXs9laKluLC7RtLXp7SeQ1TYBEdHgN2aCQud3qEAJ97/I30EYb
/tsT/5kbg766UNlcpBwHqV0xUULrDsYyFIT/suKGftm+VVd6H5fpVCHiRTsxJqLjVQAk7QAc7qXo
K4dFFprT5EqWexuMzGEGo2qqHnftBKv2hax+l8iTKAQSYKSG3csrQq+1aDP6A65vnR9A4XkJxatg
osxTbH+0u56LZLk2+TOi+9gaVcA9QGuh2VmdRQo2g+7Qgtc6FbSUlUpr/+vivc6i/T33G4tLHq9Z
sefzDIzNBGQrdh3OcoiDPhe4TkmOvzjvDaEm7CzeA81Jxb6hnjAOt4oyOOn6g8fXZVJ76TNaN0F2
aHAjWRVg2+P2tI1TdrbscU2Zhg5Jm8g1h/zYMF+zrufPf74aFtK+ZkCd7l9KLk45rnrfpopTeSJM
6F/ZZWzZm+ne7BEoiUEA4dle3bWEGNZfbhdycxk0AHPDaxd+pV56j/FC/QIEfNMIkZwi72rp6pEU
h0yMGIAsFoFcyq4qEq1mb22PU3+EfmkNsUOUnh5SablY7Y7tWo8jitdsehe1hH/qshlcyjfAxYzI
pFfZaAVtx+ZHBob30ksQCAYPp60IOwn43Si/G2KtKnl30Ii3kie3higLuggxmePVXWQRE/w9IuCk
Y9pqHrC1Urd6Alt1Nal7dPjiccgOEAPNm1ZEp725OcTBdZPJ4CzeTRCmm9XI8v2mw5uVUR/b0KI8
pddgwt5R+qY/hk/mi73y8hbBksH9zOfBfyJ++Q5oyUxgDGA6SiZNbdCZTlpT7s+EJgr+KXAlMSfj
WZE/65dOIGZ8NYmjE9v6J0RRbWMe8yEBms0hs4stradjFEW3wTmSKHExRiugIO2zsljV8OhRSTOg
bI1b+iCkP4W/vmK71SSwStkqhvzcGDPTJw7Z56fUuz1JczQGerjjESqWliGq5HptLurswDyqwrhZ
6OQtHTg136mu9l7pbDBJoV7tYPl6omJeBJcry+c6DKCLbu1D60MD6gEaUszObxfnOq0jE66tk1SO
BeLwy1UbrAGUhkFKMToBKpIv6Skj7ZG9HJf8egwIO+moUV/TUHBGAUwnE/EvPQYqJ6i8iVOG0BFn
HgdIxyT3zJ+eIH/5CqmoQU9T59D1iCII0NqSuW3K+FB+4kroxEPbU/1cAbFf5epXLPJj/AnqBE2b
BrySjMIrp+muh/CUBcwXVfHfvPoqdLnXD0xJggwXrK2UPMBDdXite0JxprwbryvK10M2HbxyoRjm
ZSYi4gJBEUtgPr1Z6tqnzJK9eqYMyZpv9MSQVgDcrGJHlxSOacYfgg2Q7p4vNItsWCp6jKHQSkoj
pSBofww7yxRjZO35gnCJ3R2sROs0iyqZ4Bgv2HglXdEMzZTYfHrqp5eDVQeEKQMPkpBmaXlrUAV0
QSrSmrfsy3qkTvd0RhfaT0WA2vM/k3Xz6EQTzzTyAZaNlJbzSzYAySDE8Pl5odWzfCcZuTxM5A8h
SBlao7xZccUI0aoc2BR8wi6+rl2coO91FY9muDFvjJyFnHKbocIX591nokcBttgAM2PzbQCJrbNE
W4JrQT6F0JmcjRuKS9BF6PdXkDEbTqMsEDaeiXqIXBPp//vNuzXazA+v0XzV/DUVJPorRM610sut
NjrWtr+wtEYOF1eZtAp4tRnpQRfjBRH9QUz4sNa82rl7lgQI+Ttm1zRzyhT1SNJ+KPq4RutlvnkC
lqh2FZKzdECeo2QQVAMcIeGfuFdgwObSQs4wti1M4wwFXz3HAXcUdwnoaCkUp0bGlqtkI11PxxSm
Jt/T1Wh67P+5NVD6NaUQ+F6Xi3NoNSnVN+EzVzUaHV4LRaB05sONXk5AY59myPDwBveKPzcj6AZw
mgpVhHi4wta99zx3giQXNSvkwi2HroPX/7yM74LpvjlgFDinqI16pFbjewf3ynzBYeDuFo+WWNMc
EGS0Fk4KrCa1rIn0kbhMt+K2x/v4+7bI0wgPwVkS8wn+kcQbZvup3xRmBalfOlj+p9CAQJZpgEzh
OR+kfzNCTnUAtykjpGdZR3fu6k2Yv9dYBLSSkn2JoLlJS5cN4myLKwsjkwUVrxrWoBnhJmmqUGS2
KPyCTZ81eCQBGIhqidevens7f2T0UUPA+gdpOTrxaus5+HwJHsHELqAEG19UKoyxoETn8P5b48lK
o49hGVBsqNLRY4CRekG0TDi726G4z70thsNyE7p+nS/MwDY4FTkJ0+dYsJ0a96MMR2craRzjYq6Y
ALe66j0hQifY7Aaa9MVdeGlDEceiGC1HEj8ivazpHy/s5oDQKoJurQw9vHY3MJ9EFqkQeSPscEr8
FnJgAKdbAujb2ybKJgvhBo2tt4ydKF6G11HwRmFfkxZcBJliL0mEaYpCb4gLXByp4tR8SVtLkGiS
1mM9AG28ERtFxG796P7VFCjrm8fkmUPts/k9emSCXdFbmIzEZyXI93DTndVf/D9JMQ3rQY/QCN0M
nhHDnIMxaaRzgOxLQIg4KIwgH8WJKypYCtIspun/zvoUJmBlLGlcgIHgxlxvpKWrJoYAmp+VCGES
/hWI2HFt2OY1gUO/4c4YTZUsm+GLGPcB9HX7N6HbCURi1tlNQbZZNE+p0e05mYyOP52qQ91oYGt3
Dt/fGp25vd5HTCfZLk961MTsE63Q+DY1+BH+RBnrb6iS6iYmSs4zp17CsC+iwPeI+5TNMEV1MCIW
vlXfTjxPlspsGq4mAXt/NuvjnDwlRDmlKzlhmlYNHoFsvXP3/iILl2pPpobW7LichcaaLJL8P5Go
03C+xyxwr88h1nonEwkvRM1t/II2cwkcoSvRiXZ0itKpOrHv/Twt+WLezxKTKErCzE/RWLnnUSOA
kqF39JkpSH7whV49dgYl9ZzSmKu4abKsr1o/4lbAGaSUgrwm5EJmuxeG6g8z3v/kUcUHTHxHGvnk
O669cQs0Lgng9mzxwolyFPyj3OI9JD+OoK8IC+34vjy0ybKDKV2xNoMqF8G3RKIibO3Gls6FWm2j
sTZWo+r565tLWp4sYs5bh4nEXgdsad8X7m+SfVWAy90JFnWBTnSN/8G2+dUCEGPwpC506hqQeCNW
AMj53nnxPYFdlh72mljJpol00s1dYp/6tKhhDjM7rX1K95rsjFos0cTpvi9p+u5/NIRkqdKeYqgw
8xWtryG9gYhjvlwKRWdJQSCrrWSDqa5ehqP1RIkzjkhtIE/p4cOvC/1/FwQX1lCELEr7fuoEZd2e
1fxG4mENy+7ilKAOYSWg0WZBh6SKa4B7bdvg3jsTu5vlHwANipUb5P0MznhHpR80qPQA6RjvERxr
SEjTo6t4ujlbJ0nRCYVf4h26uumKN0SGGxp8VIBTjDWMMf5Wk1ZgAoEELgWNMRJ+2MNOTRFkEAOE
5ohr3VHWCxswHXUuictkFNMfjRBG9+aMpZgjE1iP92qdbVNS7lclWJdFzgVGaiHbfSRVHBRCJAt3
ZNTkZ3uUrknRR7pIQo72/dTXpqhfpMCfRldOmzQ/K8H/05qdMHuzjjlX6We2wvnRD0sJPRLtY+f9
vr0QtKNSBsLN8+Zfs8ddffRKaD/2xEU5TqOSFl8pqSwRCrrNlhurWmVRjEO4Pg0d2cdRz33AqyGe
9mmUKsNoDtBjfsDJfaGfrCewrmLjNYdBE3IuWGXMP+9qYytwBwM/fayWvSuDbtOb1cY+Ives2DWz
FpXecmqH/3ywueOLIFEB2xS2ah2UhG7TniP8s5i1EcJ47+Q7ny0/nPqmB2LNTjWL+IbLumOp+2FT
4Qj75BKUgo5EDzVFmFR2AAwzPXv/b4BEDbb7+2oWbRcs8q0PhgBbFnr6fXai8DA7OyyA+wwf+7DD
AP9gnYg3r/7uRzYbXMQFBASKK6gnej7OJcTMS9vvtpaoDmtTrkFWgJpq0ROO9QZHphMjuNjZ3DKH
63CRKQhbe9Efc1agrMPRvB3z7Sv8MvpYVLXjD0rZtC+8CfYx7MVvHb7Mf0Kxg4ArFPlehor8Gre5
tRGqn0CPOuMN58IoQfRUG4NiYGjf7pE7c5u3pNAls44nc44Fjd9HqNEX3I6FF2Ga8zf0KPKkutBG
fqk7P8yIQcTJ94NZkXxFZkdoqqWjGQfy4YqCxZGq/YlUK5LOr3XKbkhxUx+RQga07OTgjps/277U
eNqNLuL93nnyvAO74DJZPavgc17bbvSgEVHnQBrVodJNX4vgNXMWi3nkR0AKmeg+4RAffwppYwho
0FdNfDqYo9q3cQZ+EIrjgRYmTo/iMCwYtBf6YOEfnuOGkrEOf0t6Isao/U3PYaTH0J9j4pCzXc1s
Zqy2y2uMQDOyTL1pduTPr2ABsBeQwVelBwc/j+OkwxjtUMAu18jZOFsGCHjNJVdutURz9EdVWOaA
uH5wV8fRFUDfXtmgp4c2OEfcc4dgaEfYmk4jM/QMgxV5tojU7ywWepPvXuKzRoWtpehrrLy9KHS9
TLIrhbzCuiyUqn/3zJQyHQpw1DDA31UoKSstpJzwI3rnNc7WTiWoqxjWiKeZ+tBRkxE/zFULE5mm
oiensnc/ZwXkxyGWcm43x33IGv6fW9btzJsj7X7PE7xigwG/zmfUju0zVKDQOxiRJepW9BTUelvs
LsyMOFUO4Td6dgRVR5kkJpRg9FxQ3QyY2Fm3CaaIOChVGvnWA/RtNbYRyVUDenOTfaKHYhblr02M
XqBEYy7mejmzg4DmEgG6WXcR4SgJj5ow98oa+V4X8sk3oiyBzwqxpVpoECvJAcjb3e1gcXy85xgT
iQBGe6WCxNDUqB9HTway22e+aDOB3Qs4Tava1oL35kDFDJiPFsxnNhCPlEqeDdvHNvh9lk2slSIK
OCMZn67RSxJcyU8Em266M71vS0G83wnpL+VJrHqQm3Ex3sVav+jAJ1VXNmyjF8gkMq0lPa+TArXG
U+K3V2lC6NXmhc/Hf5k/yxPIuaGwny+urLYPqyCM2rSIJlmvcpr13KKKATdD2w0gYToMqqoeMrTJ
rkSuRSnTzOjJTioYB7qdBxvoKbkC+W/aeKcdLfqU0xWhgz+HiYjQ7EPCD58DMqJYnaAJefROwX1m
rPZK0dBkSX6QJRGM3oOD7XKemcHrMSy5LqNY7smyKoC2ZspxyWqHqDicfn7MuXhSiG5VmNiIR1Kg
xh0uoD5BpUmW7mnVS03STbrliy5zMy7wix2ZAYqN5dfucWWbDQJ7tl8USKquAMQs8t5FHAS9Av8E
PfE3bRV5kamC1lmM9m1BvVe59j/4mT5uTmiscN7qu3uj8OQEBfO15F9mohd6g0RPeeSO8bBH1wsM
rNdHc09kQPBAHrLZf0wNnmT89KWfbA5fpJJLUsMJXWnqvjia37NeP8SWmZhbK2zJBhYfugVVeIhg
TFxhYf3VfFcsj6QZL9KNQfpngqwXOEhEE8YByKijXAzcqayZtB17tANdrK65EjAtZq5HGjxcj+Jg
Re856DBrymrHIlV2M4yhtBhSnHRRyTzDZ3orGuYOyMsBYaxGi9NN5AIO8M9ysyp7pWo7Shzdzu48
kx7XS1oxOZbQG7oSanRQ9tBCht82BcUx5ju4rkBdLmj+U+6FgrXeil00TLfWFLP2HyXLnIuIgJoh
nABVQitUHz9mBmsn4kRzEDP69GYijWTMUXNP8CUzAaOd7B31xqX8TyPWIySZ2db998ra2cikWSDe
CwHZGAyQ/qE4PebIMm92r3VpRXSqd45W7cPDlbdZ177tSAi3ndfl18IF/ZY9AfBVZLoj5SppRso/
Dvc/x6VoJ3MWaWH8Rnwm5AuoaR6WBfEwJPGKCCzYwtQTuxYsM3JbXC+uFnxO/Kbh0MwRSTOmZUs4
1JDWXrkYIZnMRVG3LafGG/3vt/y4igMWtPcxtdYXYVsxXZSuGfrga2lQEvmJ61ifJZUcclG54cVv
4Y8lsAZjsjNBOnOVGA2Ism6Tk8oE1FitPhl4gzlTnIlP//MYP5bw8Rz1ZDF4fdMaK1xeZnyFh3Dd
OwhQbLbzEwf7U5CAUuhByyygo5/p6DCqrVIK34kUxrqocA9xm7qJ4bKRQQo0j+V0lnO2/LWXUUyR
+nk1eyud8K2uIS1cFvTdZL7UdlEIq8+C6JTXHv2r7kBaRExWW+DbY33g7bmYvdeiWdoxlUWFWBTT
ggQXAkLj4I6CGTTIZxE6ZAslNA3iQpBx4odG4fOdDGMhXH2UrV/yrZN3ROe6iZf5agJ1OEnjS/4x
L6oRXfG7aVN/bR6G5yE2ETzIyT3dbo/hqO4qq/QArunCjfbmY02c84fvXKWJnb89skQqIN061Jyi
iy066mEYlsNLVG20si0MFB9oeUNEcKUgB1gsJ7xbD23DytYNCHlS53+trCUKnIwmQLv4Sz045SzI
2/TdXG9fvbSEnCXoYjMeNP4MnbgvpZVBrYCbXLOyVxdCkTIhjndxWpNet/9jgaQeEYUe0ab0oLYe
PSqSvCtK9H7RPsKQpQ4JKWurUn1/8gVX+A67KYEurXzLmzPeVQpM7VhQRTzCCRBT7aApvwSxLC7H
jIncftGr6YNpfknklDB6hfx+KEoXSD4fpUAj4HIFhBA6/kWVZLvcHuqHIy2yh/cO4+8j0uNoaSc4
rm5iIBPGxdBAHD8FLgHOxlJnqp2CehY8ra0eQpJL3ezpTLiq3cFgi3GtYO5FVYhLTj3/8pHX+eP5
JN1BslvFTyCife8PD8cUgGOMTJcLUYSSVHW3r3bQz6E6wBQwKndLl0StyO1iHqlRXXY5guytZTQC
0Rqhk4eb5boD3G62iddojeR30mUxqaMuhhE41gwNH7drTr2h2EGyvGZlu8ytVewEQM/AMILJQTK/
WFLoxYaS1c0y7GBozYw/xq7gF4vbebqskI9sjTiUYYg9bJNOKVkpKWKp2GnbbRrrKP2jgXJbENIc
CmqG+kcu2+H/IYHJnapXO713pF1PHN412bEn26sLZ1ESkd7eigz0AamnLrR8tyBbAaZ1gzp7I988
+/YQBQ+t2XtH2LK4EF3eYByW9/KWf0twNbKd9A/LreJeAxVLrKWT7dZHxTG5/mrauOXq1HsKDI6d
n5Ia0sewJoKNv7FdABWC3oQHAysj18K+Kh6SoQtNSL0vRqB44oioBaMSg3ToZ0Jb+0Z5TKh/gUIj
hU1JPnYC4D2LNGZeGVEUS31Z9hHuR4MHESQGozFvpFANzrhYExcizsRwkzCKP4RHlikwupjdDkK8
9ZZXYYflU55nCwe3pyFPUwLQZqOlmZ0wD6MB6iezPe2QvV/S8IKJ+KfbHpSOXfplslQ3h+on4/FY
/FO/nJQxGw4g0hK/bIEg4vts+LncjpfJPGwH9zyPvBSk7DcPblzj7sElf+Fy1ckD6tgVfQc8KCAR
paXfjKos5UGhgZC1KycgrntJfC8XXEdkkivkrNRdvCPADmnxWoTVGVtT0CRYYbEXC8NkRpqYt/uW
u7jo+O46tdnOXVwTDWuLyEkoD+fcgt5YgIq7VpJYu9B5EEFKPVUo3+Ay8qqwN4T6aX6XbAEC/lkW
axfpWEtMHbUnVy4uPyLYKsl5qASiJykGUlvg2EJjelWr270BxmFqyBPEB0TfyD9+TS+dFP07Sp8M
3Pr+XimRPUcVi2ubWORPWGU32TH2A3fHykl4lNSyvNTAeVmv15A8dgAwap9OelGVbk1fXDXUCRUT
ZXQWhaZSDrQs6gFxY1JGgJ2xZBuOp5rOaXbZCNHW25RaXC5bqvX4CPBv5RCaDQ8tKhyuNmcMRGbz
3k1sO/r4WX6rwoMvush4fukeozd+vLpyrwQPRm13UGyxaOoNFCgOHpidAfc+W1JEVOVKnXmUDu3T
Y3u7Ea9t1xug7agmbcWgKbnYYYYPlHf64BTnFBho6Detsm+AgRk2GfRXog3Ezjqwd3kuf93xDMT3
e7caNEd3IRye1o4zB26JhtGSyNxqXfz9dd3Uqo8anIwVQL2OgF1kgE26rJDvQAdFxd8NQpumVBP4
g7whQFwowPcXIuusDnxOiHmX79cM4mTB7dSx6C5Fq4eQ5Pp+bwKR0BeG+mHkxlOX6w1gvASIyppj
tgYVM6BJDKro0hSo2rQX1h/5djWljmWjry1xIcX3kM7JUhchBXVq55/tSn361rh/S1xRYKetjag0
rULraV422mImFgZVBY+08WXqsfwOH9H6D+KCME6CK3oqwRV5VLDzmEa1WsT/PyYfM19VtNvkFtW6
f3nyjrTsLuFTW5PFNC9jqjgN7AYnTWEhZOGvQl7fqu4sTniel0cfK8I70iQIUfj683IJexPvX/gI
lZq9KR3tEQUsq5dP5IsbgSW4Z7lhI+FZ8hbJWlh1WW5n1pxKfZqdDaH28gV2hZqBBlmb4/wOp4Xy
IzIKdi5HsnpOO0OAraDlYByRmAFZL97Zmn6Gpdo34o767fZs16XkO3Pq6bc3v4nDtpY7+ML9xXKB
l8L8t9RKZOohdhJCqSFWJZWIm4dePAOaRoT3rdnmAi7QpYOdBJCdLfO8FF+Bswz3x8b6JZS9nNr5
7YzGeSMufoBupSTuYxJRDbtWI11sy6ERfgPSNuERPqYVPR1ZKNX0jUtAMJ41cPmaJsa/PD29nudp
fRMyBD7gwHplLI6rhYZIykdE0RzKxtMJvOAmlQFmA0x4Am0h7+ehCqCFO1Mi/kod+L8X1EhUMDBj
xbK1acqzZbL2nhppwnRFEVSNul8f6VdZznrT1nck0BiLURK93+sul5JFzwPMYWoZK48ZVd/QX6kz
yGESWUOUCKGz0LYmiPTrx4z0XjcnAaCehfjpc9LMGhartcLDf5kVPOS7LNVzdohaohKvmA5LkkDb
DonFAGUl+squvSYdVIIqgcP9oVjV57ntnuateZlRp7bdZqb393MLtZSoFSN7dYq6H7zi/x+h61Nd
uDjCmBVAlxYrvF9cB3wr83B6xNPCwT+HNNHX4znyqOSD9HifBe8W0J4g6wwtRWwRXeDxpFhOcWoH
v0jjWyB/mSBcK68OKZvl1BW7OkyL615dCKpYaNPnszHUI381/InWJCyZ2WOrdDKhPqbZ+wuwfPui
dDwK6JVMq7o+XlEYbwqhzno16yKRibPguVo1+Wh7THWhFxhiJk9+p5otxvYfs6rjbF2mE4R2v6SL
im72Z0LgKC3j/FkgVvrmRJGPcSGsSMvRZ5Cw6IjC9xqaRQNmlz0WlgvOpLvGLVm4mYGFbYw7i9V4
KLgR5YiqB8TD8rvkD6OMB6JJvhaMOY8Mbu4Xir0zsM81GzBIUlqiVGjv91Ic05Oj0Hy9CO8S8+sl
Send8vOBjO28yB+Z/tnR4srgN9ZjErIWF5az8+Lv3DmKukiPzhaWcfP59jLWPTBWBwZh4VbvHthG
RiTsn+sC4YGimIk77eGg/9T3pdJf5ybU0h0T+SgQsPUXxKceLBxne1DidyUSHRiqd+6tBpW6Sx/K
XP3fzo608eJfOMZuELZi/rGPCSRUEpQotTNlILbSW/EyDMztRlFfbal3eg0HiVYswWeZjvDSoOia
9se7f+GzZT83QO8/fCWXsfeA1Sa2V25JEXeerwnpkCUWMrcTN6ST/pT53BCtjty0bhbnhTYc+US2
QEha+v8T6t6BXAmPJlwqzpQ3dKBmnvqu0ZXs5uGTnbJ+fmYF1DvMQnR/vEj8LRS4LR5/12OqrddO
HH00QKZkVVqNG0Lp+ojeKCh6S84FnTptrJbM5LX6InaA8DuiKyV2DA5SfHHy5IA7sAnBiRWUqO0P
DhWPnn1Quu7zttMaROgyWUpWVc3Tp4k+jk8TggP761eh+mXtx/0Y4Q08ey8hoXbqUq1wU4AXRSFj
rtPprKWRdQPlJGYim+tk/MvtiI/D2DZhFUKgBDe7pok6RFMsSdsVNxquh9LwrsW1OOFMd87vu1CX
ghxMEsO2+bjpAPR6lq2G+ZAmgYlIeRwciP8wO9bSxUlf1e/5gWUz6I76VbJbKxUJy4HRWAjwx/u0
IthmV0xrMqC84R9Ft33PiwJ4Q2lK2ZjDK8dUjEFgXeOAtQrOcQifQ40NEFlZDX1kegLG3dXJBels
845bQ2cMBZYuyX4btJ6Bupu+IZjgM8W8VZ7abevy/8iPbg25Uo4tR9TUFb85OA3KkPDAxmK+XM44
umKbAWLDaD5WTWSg2Igd1XnxkRCt0k2bvTqT2cE1KNp/R89cl/Y6kFk6ROu5xetmuIYcw6uqE0sq
rDmK6UIDiTQvqJvxYJbZ6qbSlq46hTwYGwZqCSke5UWnKfDVcCniLp0Dg0vzu9+bLdpMVPNfFMpi
abgwxxsNHxvwJ827Q+UqKUy2XIEVScaHlj0uepJvSoZ8GxvnleO5uIRnkyZyFiri7m2koWgFVdAk
qkE50uOkvwGwlCB6sLk0lNrQWYQ9s1P8M4ctd3qgPdXfytl11ipl7ek0Z0K7Rb04bXVOanLrIf5x
//zRS/d/wnMRxhWXEc5Os8lb264zQq2TstaPP8J/KH5TaUdFrMDiRZmS7euj1mNRqHLoMvU9hjFO
TvNiJB5lGOeceSzfDKCoDR0YOIYg2lf2UeVWy8wXnyo2FBclWtMyMamUF6MJtWw8Qv94rfgzzBqL
jTcnES5tr9KEPB1OBNuV2mJmmIApFpXG/Igf1s/9hYUJ98Rg4PDpRcQHc2RPQwKNhjlkPp+CzpGp
WadGukJ2Q+Kv3Cx9whi3wL7Phw7Ng2AQ/iyMr+hrdyXo/HjqjLAEEY19VNVe0B5PoFi0nbS9zWre
Qun10BTZ5oo+SVV/ZZsvdds6XjkvZSGqnd0xrlWdNS3+kSDKO/ugX0hpS3iJaFGoobHLhU13DcL4
vlTsm73QAc+X+mAx7E3L1HcmRIjyBEOceSX63OgovXFPo3IuVMKweV2F+P6fF3XZJ7ENIg0LhCjU
/d8ozoA5mYBSOJTHCbB9Ny9Z0MOHetoMmqxFfzyY6mybcohCcaJgHrAAKE9RcAiEqa1QPCJRxVYW
rEN5BxDe8NBx3j8YSHqaP1Cp4CNVrOuEL+lhmA0tY/EH/8vKxxwsetIP3JwklV7QfoNFky1YWnkF
d/t8dJpAC5ban4V0MP9IfdHuDLSylvIDU9ScNu4+EgDIYx40Fr/sCWWKTlD4kTMXPHEe5jswVMtJ
WHCLJ1Gmt90V49iJzm0b4Y0tklb8EugkS5LpweK6vHwTo17mlXDTKyqFuGmaEoGd0q9pvf+s2CQh
8+eilt6rtzgCQTTsmOmXzuCLIyBLEjMyLeuhyIVJfoqltoO6l3w802qOi4DI8Y6T3zLcA6txs4oh
Jvp6887qLoMwIztgIzacICfd9rE7Ag8RCu8kxQGnLYNYOLFX7pJmo+QGREApA9xaROWsoHvzHxq2
+fAB+A+RaMmUMi9HwuTmQhX7SWPUOYEaYe3r7gVbtdcRejN4kgHqqTUZZPi+Kn6l6VrNEQrPvHvU
ibp4Pa/eeI0gwnTP9Gcp5OiWZ5VuVj6mGSHUj85hDuP3CDi84C3HcdR96glWh7FcPrcAj2Lxkw5Q
5qnM6AXAu4GIV5iefgF0kMMvKe1OaRFnLRzLw5BkT2JJvnJ5xr95ZE9diz44QcgbBtmMcqoPWGMe
0X+8/eo0uwAKNm8+DpJGMY9VYuREfULyXh3VFnZsBuUkLwSkvwf+ZFSKoqq5QFzTcA2BLo02e4lS
AwCNbHG7Q5n+Vk3hYP/a3qo2q7uiKbg0/duvINiAbxJDWlVSyPFmPLAv4yADNVlGG2FdU5pAIrYp
QoGHjkYcZG5nha1sDwdQaHeEWEkwGqJ9KZm7+0udr7KXQbO/V7VEBv5KnVLM+1L3LFu2gZ1kCoqa
jGfkRGX6iHc03a9eQlDtl/85D3wRtLw5uoBo3tPoiF3xWViATMDUlTwzKf0O+u0vvai0T/XDX7VA
mnDKEBUd09P2Ojfsm5q4bBJl5gPhc1HzBh19JJ+N03NbkTRx2rn8wx61fMpQXLaAjShFlfIIIw/f
BDbZc/Y/29Xd8pQg981goothKzbrJq9yEE0mGLqZEe/y1PWiyEoSW8W/yycN5wjCmVepZaNTPP6k
C5zlQOwbEDx0IOWwBBTGR4ix8qy9+8dzMNTvaeICDAWut/sf+FvXmL2n8RUcUJjlnbfn/POottIM
uaDiEUGK1dSt0+3RPQOdWvXiqx9td9C2GI11sGxKaMqymdig/KdjvvqXBbzB+olO7DUHD4EwjJ15
P8/0CA7P/KAKFhP03lY4EEY1qV3HHLjk/+KCXj2oA8Dml2jrFMZW85lpIAusOyEJAszOFXMtxAUp
QWs+FBW9SErZoGfbB9w8XUqm6XjKgh4Lp+MNi8b/nyEg1TqIeTM8sPiZCDDHnNQMKwQzUHNV9r4a
Ou4J3eIx4ynajd+pvjI/kCPo/Gdqu4237gsTL7Z/BfKbDpPE7Y5GHaJRSpQBZTSYdZml/1P8wZFl
Q8TsO+3cBAh4pKCtgp4yMWixJtNwZ39PEdh5WrXlUrmlZDZBxItvj449YWdI5JP/VouvIP/LOqHt
pFn6cIoZL9ytk15TIjj4/NNK6UkXlLYSVQleoEOZ0fy0P+La5wUY1cJqYAha2MciyrUncUGsx9fm
wGC3SkSZvvTadrG0/TpJicGx285Zq7qPP22leVMv8f84wKYx2XDIjbpZJfEzPDhdpvxtNWmkrT/B
HH8+FyPMzJ41kPPObKlg+EMPNloke2RtjBDtr2Yfosfccin0riHxuRwa3iQN6SSEDBM3rK0C3Xfn
Y5Ms89Yvx0vApMyWVLnpufqc8R4r+M45Fe6ePPiYQ8sKJdDQK+qDtxmCGAmjd2kTu3Yeh7U4OZyW
3Zl7YJFNDL+YUB2oF2MqY+oPwIMdRUJjdlEwaOaRmq2OOqP4v5Gp7xWl+V1PvWU8OpEP+GB9LOzv
iS3aLr/mnpmOfTy4iAZDiFMxU24bh0/qTNSNlCfG/6x5gui21cj8rdRXWkkuG9Di6YK4fQHKDFFX
iEjDrQcHR0sEMdCn7wi14QSn2FQyky68WowZUnx9mrDo3C1Jq1VKURMeIcsiOa37/Xnc+tsDZT3I
kWbip05STjn4J4WPKjOe/6CkVhGLaF1o+Xm8WErh/K7+szIu+UuQQr7lPtoAIMJov1FJne6AcnZQ
rblSmLWn7pJP8Uv+EiNjsHpzYskn86zZIMQKarCDkWUwQtZY+Gdgt73Tp+EcUomVKnRCkAQpbAA5
4csDivrM3I4RoMq8rC3+XY8+qGucH4ToInaCbS8L11XbI4lYmGtNLpSY9+Pn3H5ixSC/F4VuoH9F
V+E7x55IzLTwGhTJNp8wv8w8I5tLOahmO46RHZzlFH3V+pIX89gDKkK9shM2fnUbh7Imbl1G81pT
DJYFPJ/e7Byy0sMTqnlYRNbwq5N1A4zqf9FOivnuSFl8CeFcdjOlYun/7YiGwyeVaS0v3jmEbK3o
dSWoFPn9mdNEv4oRZz3gtPP23hh/+qyFzfS0DQUeqId7OA/kxPmC8rVHOJSkHu5d8SH+fB4rXqdQ
gXaINFGTk8zk9AFfR531Zhgnj++6IIao9WyIu4dbMYhsFDwO496bD+vdQrES3CwEA0KmGJHasTxV
U+DNflaG7VGEZLUWkX/VpCbFjqJgp2X55BDvRH6UYTI4GmMZyAWwFGFjZFizqWzO0lMAQfiC2rTK
osnaAc4mci7tyc4GxNEW5B8CBJ0rcWWGK8sCrhzcxKbjQNdope5oLXFxuTV2SIRTuUvkNkB2pqiK
61DjojPA6LXSQzJAgNP9kHnHOvN63bG62JLfKhAfAZpYOO1ZOcWDR3mT3uaBELIr2hC0jBJW+ccR
dfydMgaxXO6mtlItrYQ9YAYJ5tnoP2HVmgyz2QVhjDVf9/ajoYz5nEfE7qKtONgzd8c0O8jph1aL
yt/dyl7dxWSawPCBI3gEVM+JHJ9T5rVSSnyizeIUlTRppr/PeT/31pmOjh0IoPHTAubRKmIrJyyF
nlFvQZyly/1+reniStQN2lj39E6iDjm6lHMI/jbklR4qNRjICd3DpQoFuupUaoAvaXR3uy0f/38Y
AIGuD+PceJjor6/8EIEBDbDQYAwewkXsA3hTfHaBWuOf0+ESPCpq//i9F5qk7ZsElJMVuqumh1MZ
tV6GmGaE5xxgwO+n02fWzEMV/VC4w+1R3l9KEk1RJQaGuTEDWPKNrTdDT8sCUq31U8jUw2wvVwzt
T5jsa9y3OOhdhN1EtNnBNTcuBrxgj2fsLo0ihcITT5xqxKaziAYGFxqltsHtb0hw1J8Vxpaa9pXO
8VeGOBgOrXwndFY/A2c4bi10C0dIgwZKAEgPyqCXGGGqtSDSwBwFl2jxbBtM5uoxXLM4M2i3v1IY
SZTd7O4nzVVOXUbrxxQqGU+Pl85X0d7ZxLiixLkbhGH0QJe3kbkyb6Yb8FPx3/DlbfFFWiBrEmd8
YUIKQ4pXSfm/4hjwzVLKO4zoOiAcre90wjmwUlRxAHjVVRCCd34N44a5xwqNDNpGmTEpB8uOSBDK
HifLMKVy4icshsZk3VQoy6n6MDa7E+WLSvm3rrBUyen0kEF89E8hb50G7eFxs+KcimdvwoV59wMq
8xBFPw703IUie7CZhzWe2P7FCuirMlRk5uFiupLxE9Ym/B4lK+TpbdcQgi4ypaKCau+OAw0cQ+69
s1pkCBi9O9tKWLmvh1yS0npeIslZz1pTWsV1pIMk5GrPEfeoKhTWPwbRKLo+C1U0Fps3qqRqOSyY
bR/zAGrKy5Wuwe/0szJpZxki7cczqGZWd4GBv3C/SzPkQjg814h1VZvm8Eg1YZG8zkkJDsb6oBwe
EmA6/ZyLnuz6o9h0ATbFRbQLvHMWIZHJwO7WqyagJoE05lXqE82ZsfRgP6wlpR5Vv00IRGk9lMML
ya9q9PbIEhGh27iSL8FIPB6CWi0wYn1cTt6qfU0jmbuqjVbDggABwc8TE9s9woZ61R9iCou3hNWw
VFs0m7QjRBmjMmj091h+yZdLm59CK6gGjHDa1SQfHDvyYdo7aOncImjpUz+ansOl8pObpQhed/7l
QoBMR7Gaos3Z0XAX0g/5gacNqKdb9Hi6FS/6g+Oq4MldZm7hU1izVnp9gAc/j2bEvWe+Zr8aFgIV
2KCvDuih0Vlps4CcuRSpRxpfAQbJYPIMv7PDYRWQ7Q+Cj4xflni6rz7SkE4zKk+5ksS9CuZLEw6n
HTYks0O4m8kGMt//TXhGdGmmkt8WggXYPWFJQSGaPoSwny9QsaBSbVuNnPcZ5JBV2LXz/y8o/dD+
6JdojvALCW+wT127eAVUbyhCOXdUjdEwYAbjz1en0KX8qmkq8D1++nAHlnVxdkPOfUFKDxHSCa5j
vkv8SrMTGY56ZsMdVrkBIoGxCaHv1OTEUjyCKB8SJFpYP9dY3vVTpRSZ7WKeU9K0Rei8NN6QbuTf
i4GQaFfrAqIaoIQFkLlpk0ksAgV+TAjzhUsDuIHvxqhIzbSpNGKkE9mJiLOkJWKy3hodCrSZQdQM
YHi425S9tTebeHm9HRkqDf2iPSBv5BTQMOOT5COZXQNARhR5cAm1CkEYu+KdZ/bJmvGp3OL2GDct
ELDEfA/O1hoXwcnKcZEXGkcjpxcs0xZoyfXfGysyQkhstdR26SM9rdA+M9jq9U/GzX9CJ/Tg7hpb
2Lh4KDvWFWpeeyi+ykQT68wY05gOhjR4M6TkxBHrKDz/3T2rQpm/fQ0jZGZtCVH4rOLV3USRRzGV
BYyk1SsyfWTULYvrl/apFAAwCbi+I96VXUqUYejfdJq2fy+BMFC1DplMPelVXG2qTcELfg0sqAoX
nRY62tKJ2WX+Kw9n1Lij+lpCti3AiJl9tvTRW3e3NaxR2dll1gFr28bgHIwfBZ2GfYbA90vsRU5y
uGk1TU6tqrMEoONFdwBf8u1GptARK8+5D99fWSO6JSyB8ujlrL3H+Sa2k9qQq3S9ovnBZUqvhCRC
+g2FPo8Yrk4od6nfTX0dOEnzm2p8W6Mu2NJCpd08UGGqj4t9ukFvAOCees0TKM8q6TF57S8k9byT
FsKgI9CRascyHgp3xXbck7KuWsCaJdt6YaQg1xCL5z+cJyWM4hgzETa4LUpsrNia92splZ2brQ5v
eXUNlwZDag2ULIKeOJrYFeeGIC3N/IoUGkXdjKCpYISC53fGq4QK5Db/DmJooh51ak0yia4yZzXm
SWAs2lHE/yWpY/JeSE137amhVdqV5WCOiu37m6VLtHEiXrmppMdc3x+UhPyHD3xle40d3cQT9P+Z
Im3PYzWS+m71wnvG6qxc4ScMuJw8vclIsvuBPLsZ3AgnF1KwFKj+TjobUHzktGDe/G+ISs9ZngNq
R+K1jaauNAGSi1fMMhony+sUwgz4VPEek597f2OXTNUdpr/mx5msRTOzzTh1bkHrayZyzHBuuKKE
125rEwDMAJEnX77FSYmHy/cC9Pr3fMa9Scw6XYiTrBuJ1ba4jkOzCezgX1Tc7TAqCLXM6kG7pUWd
CrvrG0R7oRbydV4p9EXtOy2HPK8Z4KJ3RPcNLGMcvlpu++NLuXZia7i9QaTB5ifTGj6AHHvYcpO3
kntFTnkSsPgIcFmygj5pVdxJYPa8t/UdEY7tSLjiaS2wFDOnKN6WJvp0FNeF7XwDD1CMu0WxBBEH
7WER2WJ6okqaoF4D/jqcZXLtxwnSCZiB1zLwSgYw1lTSIPn59kEDZoQUa9xAM4IVLl71Frd3CCxh
WoptfVclKP/k2L7aY6LJO/MrwRh5JRufitzsDg2Vx+nlvR6pNPngY2VH/fydpP9IRLvRctsSP4GV
rTd9AHsQvkvMx6iz4dGtKcL8rS0ISX+hkYk/2YRhAIOeA5kA8tiEh6hE2txB9n12cvnkPyr8c5ay
N5GSRTAx9rAlN7q/NKrQWlAUjlhVj5PWMXGCbc+PBVeuh7PEV2SpY48/2XScRn0t7+r3kCIsyVG8
25G1JIaB7TkGhjh5sbwO3xpR8JQ1HVWi/K9/Ff6rkotC3SI02Rhb2MVliWSd+e/S3S/txmPJdDTD
C3or8rUQdTVduQklkErC6uR82TD3Q1YkcAhHuDD+pR1FrmMj2ddA8ydgoe6GTb32KgrUK2tSlrc0
UZUxrz05yxRgl9/IUfysllz+TRs+5lBFP+RGFv5GU9+pBHFz1N5CRv+y54P3gXWh1J7GGlz0H6+M
ohMngH4ZImyZEfwbA4kJgimcb5Bw7FuYoQCs5ITwwzgJMhuw+aFIpXOSIJC6YOpZ1VbO3MwzQ/mj
E5RdEfzuVz3A4aD7js6/lZB0lIf5PKqfnxi958hvE0wpQad5R1Df7laC5ZVxln+T3alWqz6+1JIi
aswizdHSEqWg06eay0wIfHJ23Cl9AFCBd8fEItACea5NW25rOm+y5jmheKLQ7nV3BTNbyms1aDv7
UftErogOskdsoQMqwg5THTsC/HLOJkQUc2sZnyZQdngVNrxk9cO87i4+LxRR9X8VcrhPwSoCMhGP
QKKR/yFg5+rT/L+zsyhRE8BTi5Ic7v4vDqCl2jB8jEm94I3oQ3KW5X/LvDahh3UYP2/7/xVfCL9b
Bi1/iIq7+L15LGoVcEUZ8EydV+WJCYnI0Z22sRvruYHv8+OYTaV4JCUUc54P8YCzxx+xu0foVuRp
iQfgvgO1/7I/aImCYbnbSqWeGZE/eCQ7q6IFdSl/LG7ArQCfUg2WBSNO6LxtX1J8+rMruWa9tSaV
Yuu6QfybyV1SAhZpcnnMqyIt03zUTOIflaWQLXSjo8Vcj0eXD0L888L4tj3e9a3NIHTAE49YIuPe
0IrhL2A8c4w9tKedJgRtrC9ruCSsvKBz3koKSzWD2m76rRqwVVgCrdHGNC0Tmu3yZ3MZ/Q0i3/33
vvdZi2t3h0kY8yo+1t6SzXd+0ahN4ZmTuAyC1fjOGv3iS0rmTO4rDS+9lZLbCapXf4FXm2VV3vBA
LggNf78ngW28kwmMs3+0GM+H5dg1wAFgEAiZ4TqZ2GwClDDIOx4yN9OL5asBBC2Uf86ep6UDd/Vl
rhDpGO3cSEp18F7O7Hrmo0se92wn24m8pizD80Bl8pA4vP9otaCaOQ5AZ3NY2aLKipSQwi57Fs0Y
8JuF2eaehJDzEEMwegwK0fGxHRz0vVx0TjU2aKBfDxRyE8Wp3VoQV5GkowVv7CODt8/ku40jEy6N
4TiIeTY6jExBFzquCK5r/47squiwS78BEdX+FArZLY7tQfAFI77CcjclLG1+1m5YJ7iKE7M95ja+
DZik1CXnuJcLD1MNvxFYhbWYTItIvWKLmyzKTSq2xV05snY9rvEPcGs2FvT7Jzz4XMQqu/u+NjZT
/b/WY4aEc3RbDihlMf3YJrZoORmu7/AfEO2LOwubmtu/Fh43SyEsQiwYYhhTDJ2LjRK+uYjzMm2K
dp85p8E/vPibwbmchscN2Q8JtDHXkznUmQvgnBJe9SOAo3geGFHc2J7G8qr/ysuh6jqdQkUv6h0d
n8/oUQlbTKnk6PweAFbp0U2QL2lpSoAEIP04+EbuYyZEnZRFSTgs2iwGV6PVq23LNUBtouzQaH/8
b9N7qjMtvLL1/7JJPw/9thwfthuyZHaDRNX1WvmK0g+6/9Il0qfOpmWsTkt8edA2AcI/nFW3+zzw
SAKKMk0fSSLpGKUFI4hJ7iSKt2S+6kd1FflKmhHd+R+w7xphJNRW4d2seB/PrNCtnZJof/bKqBQE
PvQieCYJFX9SckclhyRlg1foqWhjEJJM4yJUh1cBfKLy6R5FOhbwJMlrxVsXxPrll1VuhqUgM7hg
61WTKfvNeefDObDgqlXhSXxZ3Jex+pg4tCKowkB8PI9Y4tDmxB38awHm2p4MAOyu5YjatsUcpi3h
8QV058Uy7GbcaKq3e96ONsTLGh46t4bnSsQ/XxlpZ1okvfK3zTSZtzplqtClD7ySqAagG9KZr4Ik
KwJ4RUmD5d/B0CiPCnrPFdQTIqIj64S8RJkm+7J97noH44MY/iebS8C0b+SHRVgWpr6p9DSPVV4A
8Y5chnbNsmbYQ4l+HqF3PDMS2QsT+BwOztBCwB2fCmCl+XMHZBERW1b5xQYN88oA/6LzThrhC/9M
WC317JNZCHGXLZ7WrGz2lk7UKsEfCS4AV99+ktomyKIvTF3/aDjuLFH4qkwecZjOEP0FJi2MbpP2
TKLrIKGBRq1tgLcdXuy1atBb71vc61SxSA96mCVSCv6plT8MNmT9kvf5dLnJ08lDtVl6doRYMqjM
kJLB60+8AnB5y880OXJWrZts4LObUGYD1jsG42yUA0p/tcxLEGJqEKtBfe2G5gLpWrrERlqtR3JD
JSBK+OJLEdYtji7h2IEAIR43ILQ35rp/OIcR7i9Me1blYdVEUPpLeItXVivqLe5yCKUojD2YTd1E
tN4v3dsatILwJ2efYORZYG1eZJ+vlbGZT1fOZhUVr2byvNYrDXmctdYKvoTRB/L2+q6k6k1ZTzxz
/+ajIC+szZPLuJcTQiMGay/6yR2KWyxAohEkw7kpVn+PCFVEkZ9dSjUVVnfIgpNs+IhmsGOmWsbW
jjSUJ5iHgK7zzl5URm7TTsitC+zb+0HWG+OdrEUP8NHQq1xbXw8Ns41GCGeKGUB7bo4vO7V6fOCC
TOEb1+76sUwYPmh/Ws/qlsGFB61iwiYihumJBYczaFv6MtWWfn2C2cT4ITzhB6875dVp4ccVXC9T
7C92u8xaIZljrsurWoO8xkogbddB89SU1NKRa/vieLgtqezpfmktuEutw+gH0FfcoiytcnMyBatg
1uDRpReKsh29aTfoOR1bqv8Bc85z0LZxx4+069K/3Pc5il8FZMzeuicPEMqErTBB9uRk74uyYGc0
HCxz90RjmZpT/84aVIl6J2Tc4XT+8UABXpFuYIlOfnvk7nPk9UdSCjjmjh1EYKyC5InCI5F0Iebd
Ug0lxgNmwT9TxRPg9t0smE0my/tCdA/r+akQ5jKIq/6v4dSCV6uWpSaWDO56LsojJQPFuwPuMZAw
XI3U3fhePlxHRS4tT/ig0wxJJKIhVzx8ReOV0QFZYwSs0/I5SQbTEwMoqici6mu4a7nQYIOCPc+V
4pPjzvm0/w11ZqvbgYz51YtljpiJx70vn/WEcXWI1Ex3uOnLXU74ZYoeyM9fLqOx66EONf6y/2/d
lUv5YfOJqhRjkeqqCPgLFPxczJMMGJnocYXocioh35+gFDtXb8PI1ZjgxdoKp63IqOsPALIp1I3g
hx1QbTXdaf0jzf8C6N80KexJXD5aP9lfo3XQ4kwUsqeAW4fcR3MSQBbxMaLfGpONfuKDgBkcAnUu
wvELhJPxpwUuPaMvbRbBYR3Zs2Y6rYmqSNniq5sYjPIk7cF2eDX+69qScxCNKVCIEUiP0W48CBSt
5tFHs1jzzlaBuItFSygPR/MODE66E1yXKJl2WsRBl9LpYPsUuyG612by+AJfe3700E4sDimQaWAN
ExFdalRKuGemLWOlvdM0koQ9ieGdjoLbFBtnXFE2UtSozre6hzTATLf40o1VMHR1+0YXbn5i+Pce
FAaAzoGmbhTm2eb+2gHzuB9iYWcNTQE6s1NZMvKHNxcImL8KU7+39iJ39rrrf+LDplJpdbUEezVh
/d1k+b3JlquPQ3YtRDPRkfCbS2nSZS3aYLz4dp/lalsTZNiKTSyqFrIT5iWQtFSgNj1PqrRMxEfv
fGDwrlkrPEfV5rl0uyIudsKhXg0hOoleaB+4WS1fNwGIwl8crDEJVAnJwZ9yi34jfrWNkluUYKdr
qr3EBvZ/9bIbVZ5O7cxgiOr1E7wFDFEblB3C6qJOEnLZP5NczG4KpCysYGlIxgKgbxQi1GSq+57K
YV+kTR+ozYlF89EEWLdCZOE9TRdt8rZdBGvbmKdiQio9kIZ7M2UW6dJ1SUMIcoFMaSIEcdGFY4gu
pqUKIFRWcEiyHNkFsfZr9OiL3xkjGMlcuKAidAJqrDAXUIVWO1mJlGoLJZ9i3eGvkSmQbGEGjkuZ
dnJ+K7fAve4iPU6Lw+PsOkhQlJZof99Phv/lbhpOnRz+U3yjOugm8RBJT0HIIY5V7djHA3lPGcjR
abXXepbg266ssOHh6ZHVzR9FwZfjxHRI42BYVyLs0GPEwwjwQbew8sQe+gjHRexZwzn3GDdn9k1a
KzEnldlsZxOl2brEWNQnN969c9Vil0w2lHtyD6qNErMiJqjNggstb0rB1zj2xAWthy3EN9L3RTLx
jK/5JLHaD76WFBVz8ZB9pM2k88+N9VPb9ckxu7jSBHZUCbZKNbeBmhiXFJiYcoUHAdKvpJrSL0u/
dfUJuaztwn9fZmMXv7VHoAq7JI5N+LNWrVPVqMY6JI4FHloP4072UoFHJRERqw985Z3rVdjt5FBO
zzkTTzpJ1Qaro44qfKFY7Xgp54yPdqHAQg2GEaaOAbPwBYJuKPjxaUVMPaXBfQCaHa4eF9GCRnPJ
BKlMYBDB5fWXGnh7+Twa+dWxDbGwU1NvjI9WBJpa5nuU5W83yhHRYPjr66c5DjNNBAyrAgGKBAuC
WkU1Cnq6kkEUI/wF/gbKMYqenppeXevpOdeyp98NfY0LDxE79WKGD+bJ+MWHwZh9qbEjxr71OZHh
ohs0o3kkPhpx3kqj9eOsgcKtAR/yNZXLfoT5elWgvg/RirQWdyEgkCz1+mlnB7n2cBLPEoEWp79r
YL9T5+xkGmbCxd6qaEVWwc+4/lACFByoKUirUosHGlp94iSyaedJbDEBxJVQFbO9RNNtXWUjfJ2k
GDyKOgqoHwyP4cTDXC/pkIptQHVp/8udGjfcJhzMfNiVhY6Kxd3qToQu2HrWu202M6M/mki/dGol
f7LSyIXS7uEzifFuztCDMWnYaM7xwqVbr03aZQ7tuvQbSaj5wc35Hzjh3EHlMAa0bkvuXwqVwbt6
KjWsP7GCYJWnL3QVBWke3Qt4b57inv4i5oZg6X5kSJXjWntQeFMZ58ngj3VLJgysChr0E39+0vxY
joVUsLKI1nJv6lm391JR8KE5b6P7r9jLlyIdZ1WgRRpoWBASejS5qnGgBSigm/cFFRHy5J0H8THg
CASqpHjCqPkXKREBWUkwZG7v34e4FR6qw1iOto9M4Oy61xxVWNp/Vo+4gkffpIYzvDvoATbyze/9
SXj0SPcBR9ueMnIcGLHIsBLx6Ka6qzyp/L7WHQJRyhr6cnzi/TLuhOqEx3lGFS2U8qZwZHfH2KN5
atdRYVgH9dnY4ZUSKShDZh+cwwBTMTtuD0pxFuu8+lpGaOYtTCmEVfJE1cpGh2jnG8Ce1NfyiJzW
FGwLquV2oeJyUY7BcqO/jQnnnjR4i020DFGd22uo1ZUYxN5V9DS5LAMob8FHQl1xjdncoYdckjYm
TthSt02ihhGbtWcc8GZaKD1FPwQAa/eGvvcQ/4BoSLpqSYBXGIAB638y5pQusBYXxrL3VLdvJoNi
Q4Qm7YocT5N5UTun18JOU83pxokNyHrLbAT2kKDXVSDPCWwcvHOPhJzPJaWVnEKH1CVlu7doeD1D
2oVLe5VRE0rhA23E1Vv2x2HaAJiy2b62NzdekF2vWwcSikfdCqStJDbUoL/vKW4qoRyQSNh3XNj9
6+1X6Tm1kMpgxZiGiX7ClmixFOskqH7u//Yce4K5KYwiD3bkH8KZz0bFoFLP0R8B5dmsiEHpWfrW
etQUpuipckkVODjcm3VuGiosuOSUepWkH8T8pPdvuHqANzp2rKs9T7wv1y+kp9jArVt/EYvPX05U
mwdq8ZUn3kzocytj5Xv85IVakixLTTq+v/PwRa/RwCj9tO/zlYIO9EA1/GCdHOUuJLyT0QLGLsyP
Trhac8O5n8EfRncAq8xHP2zwUGwQxCP1uh47qc/rEA0nnoIVCBf3XHcnL79OPf96eI09At/eq86y
ZIjQ+U3bYjeyvM+FHAontatGH5KXhHC2kTMYLkUIYnSqjcawXzNh7VfALtIHFRehIbmmMuaCdcIP
tfW+Xcwlko70HzAFIpyvLJSAN0Rq+HoTkSE7XHJGIr7pQD8Wyny+KwKO3ILXSmzUGdS6qnmbOhcm
ABBhkH0uVpkewkq6UFrXRRff3X1qdypSXytNFurLw6lDSEUMGPu5IywaiE92LWKvycCXgiUSkps6
zXJaRRtZdGL3RRvqHMgTy28Fe0Qq8oIgEgq1U1tMIAu364J2+tL7MbyQ+LYkMr1dq17QrjficX58
28kExxjajwOtxqZGYf77hebY6coqhXLU1DgpuaKkVUZkVLe5HYsvf/T2qDp8fM4PwQ8O/pr85Rvx
4Y58Qghym7ZvRofLgYdz/cV00Bd5wIL7yxOEbU2EkaaTU3zKu7lGSR/SV48f4Vfa4gDTXpIxR+p4
dURWK0AMsc3V3Anxa+vtjCmo7YnCoLrLfPok2UbLqniFCTGNfxNIZlWtxN704WENMRgCc+ou/ahx
SU7i0VEGP9KZjaBHfwVwc0eRlFjEFDci/VyvkqBABPqtWNFsiNnLJ6ZPzlC+vEKnACX9fxlQYTMP
OIfUEBrfRLDIZnr5tGlRUzWo+ccCSlHdCsSwMY0WoTdCjddUi2kXhitNVzL6qWjIn2ctkC3sBaZs
BG2b76Ivtn6ZyEuReovqKmfd15dg63lvAFL2T87nvw6zb4IPcj11LavEqZLDaha3dNRhEME+oaTI
ItM/0783trpUYbhb4FMisoAm/bwqLhl15vNZJEZzQ27JSgCgl2FtIGsMKI/5np6rPIeSof2ryQtb
eWKT1uRMtLic3DluCqwBS5dJQwQvnYyf9sD3Z/0xo3zsG1M4MPUnbKk3mIHymXQTCu4U3eFJSmn8
HhMajwBhvOuODInRS/9Yw5NIHB92KCCvaj6S/h4SybaaObv0IUA5mS9suk4jCsfI7WJWoB9e4AND
lkT0n6xiOSrr7Ax5O36NiuqbmTd3pRCRMYJ8PlOdgsnBE34riU6p9GpEjyb9MkwUBRho35DvVgjQ
//+FziUQZr3I7Msje9Ja+0X3/GmYDPb6OwnglGqnby7OVRDXC/+jhA0Y/+slISFY2yUDtV/pT1Y5
L0e+w35mj7RChEX9NewPXBMpMaeZ1DmguTcRDLWOYfrnyA15M1ud5qrss66eYoRmE9URwIUsx1b0
E8X71RtQR9kMfs5Rgjpqk2Dk19lAzgriZxP/NtrJH2v27N2lWjz4Mgf4nVmp9JahIg2SgaoavuKH
5m8w8HsS+9a6MSSo2rhUrJbjIR4okfF3c9mVDTRfbEMm6+621VFFqRnSE13if4RKK/iq3zaJHVLK
snhZ3tGRQF2+DccJmX/2+x0G1Bt6pNlHUTX2AvmG8bExTy16R2LhK5lf3hR89YE2dEAl+2lXOtYW
0zzfcW5Y/eRP6u93JT44u3sRZxk3L8WyRvgIyuKSqmBL2Md/Co3ZY0mKOCIFeItxl28hoijkCFZ/
eN+QZB4ZCMC5NU2mMDY0JSAY6aeVuwMAbIw4Y8ZJaeRBVJVVrzWVO6iB6nSLgkRf6TxzHrBrJpYR
w8583tSjWZKrfF9qXdKFzmnOzJ21RAGJDSkdFwsuwizyqrLY+gMKc8/GokSu/VeZQa+PeV/Mksta
dSVj0bM42I03rqvyDu7xU840OX16VJR8BFeuFcuoA/QaymjBYV9XTXliTBBOXJAmqxql4KSyOPlt
0jfyEHPkW6TUXSDNVD76/2fW9Z8cjEiHl2qkToWe1SABGqJNV1vkpXBnC4j2ypU2u2CFZBFzpZHU
iZWfTbyOAV2MRokoIUl6hKFDtX5pfnc9bcPUr1cXUwuY3FSsnu66QNt1LgAQ7g43xWBmzFUAhtHW
q5z77WdB10wQiGdIdFVEvCsAvYSm8HSa0YZpliux8CGsLX2YkDj8uXamhGn69f0IW3pXT2W3pKRs
Ll+iWlLsKwkqVfTW4cSlAJXz32g95J9eVeRuwWCTWwXFDvtod7b98O2qiBxKlUzJANwI7Ej8TDLX
Y9yWufnNTWCPwmcdL03MqRHdxugMuxplW/aWi0rIldwvzkhlz2xFnrte327AtRI+N68HnMZl4v6r
AVOnAhJ2S4BXJ5Q3oXIQCWneyJmlktqyELtOnx0O6ZOoC0PxNPipHNKGrqajfwcMzhIgEM+IAZcb
5TKVEYEzv5UQmtM1x01N9AbCrJs4flAsP6nvSTPQOUbSJC6S0UYs2LCdF2LSGEpt16RrDKVY9Yt4
g+H9IWylaGOn3EXaDZy71PbtRfm50iGwe0+XBhrXbLx6j15JzqLWxDJpNKLjRqjorAFsfrUO+GqY
Rc5BtdjimDe5PBc9qqmjyU0+G9EsCPropTaXsYor3/37h55WT0a6YYS5rJ63/kaQVTA3JlL//hhE
eXbAL/M03AykabAr3KrOCNptg97sodkX/9q3u7CqwbLaQzhWHfrQ7gmHhnhhDyHFi5YVrFkhqZWO
r6bi6Udp2jqeF5UVmr1KLs/pkHmzNCEF16srMdBNH7EmUyzZJ1YyYxkFk/zvQvBreUsyq52LxXPZ
/sQF9gt112vgWS0MYg9dsnKamnbZRCdx7fq1yZ1/Qn360nYk8DQwSicyMxkPuPoclGJaZQPdwEbR
E+DhHcif59o87+R2XZPfEsj+bIkpe5ej6BCTkwTTc95ARTuUeNXHfq3nJwovxmSYFQUCZS3Ih39u
FcsR9t4dlXMtJe8/KUl9LlmAin558CRvHuxPhPye9YMBAYrKzXAMr8CMV4CC4d6hEvoqrLAt+D4S
tyoGYGDb65T8uVNV1IstkdGC9AX2b4Dg17egKE+TKRKjShbkSYkyLPoi5iZzxEWyvH8gYG7+lMjW
Ogrq/zc4P3zvQCPDO8p6DzAnu6MPbLT0HKvloD1SpZ7mV0uk7FY6afdXzPvyAwkTqWBZeJMkxkiV
eSlxD3s2IxpuGeoRGuMQaBkkfc/JggCRjjDVhGJsvuEUhuP22VNo62Z1cnTgQQ/N8pfvc6h4qTU0
5wy4KRaE3uod+AYWtvUecJZ6amq/xPvHL0g3qSVD90Boa4SZQ3aA1b3h8ON4ziTGN4v7MfWok35Q
O4jylmQAORbPcegpcVxeZkdToBKJ2msXB2emHoXiNx5hS9+ci/QENFFauMJvt7Nz6JOgee766FKq
7o3NYYqygDx+ndxsC9bdkqf5SXVOK8ohPTqpxcjd+0J2lxLRUP3mECQO21J8k4FKKAYINHkKSuwG
mjXYxhrtqKpbQiqPFvCGXGIky0MFn2aPT1AQXOfdLFFmeYrVQq1U/PbHMdx0SPJJlZ37+tq/LWYD
+CUKz+frHhMRjOpQCFihL62QpuZQoKFhTU2vc7/az6kPcgAzi7xA1WMXdy14Clkv5E8xMKFjddUO
bi6wxlYOK0Z8c9ZpXakSY7094T9J2XV9+04uySmaB11zZRn5TV328AxQqdkZnGkn5h4YYGXEJEr6
3o8FrVnbQNhkpSN1TdfjI/YXkzCUP3hae6zMOemjKI+QhTIj86M0TZWaoy9L+AQeVK0qUmDwI3Is
SiQsSGsBDqTAKy6oP3ZzpssLUKPi8vynz6R1UgnJQ31/gS/ocGs4Ef+GsUTSzQGxGEhXxJdhFcZK
ezu7/9xbT1U9ufc/sfpjOopu1uA9WTpZMrvd0+pmQrNKNPjPFzI7PYrz3G5zjBi4KcbyLivQ/Nsp
rAO4EXx+U4mYcwD5jJurwBkYWHtzL+GYNy45QpkOu/I/eVPUeeNAx4CyN9BmQtLSaOQnAQbcWgWp
C+un/4McIEvHrXOpE5bFguuW5tqd0M10rBhgDtvl+RfJYNS7Pi63ae5gaOziZcG3/TLfOWzGojRz
1WS2j8aSYDwt1DKoQ/BCHbmL0t0PFys66wgJLPha+frKWfPJZ6yXpumXLcgoYDB6baAnwnY3wzO3
y8pSVoCRz571u9h0c9QtZKvlC0ECRa4r7fmMBTEh8wVv32Uf6NjZ13EVe7zZSj0vgs0ejqp6cI5Y
bkAd/do2Ay9z4oVxdCGEioNmkAt1oGTICYS5DEdy+0LWrFdEHrWC/aBT0AlXJ1Cggdcru+cBVJUG
VaAU9v5wTQj68wHjWXd1b6VS9doDNfXrxRuuhgfF0vni2Xqf8qlriDhb3WNqbL8mV9p1QP/apFD9
4iY5f/e27e4OQysvmU5MJlvjCYoIAT1t6AYmAmC5yvxDbNFPOZVbxLA4amlWOdauU0owv2vOhi0k
w91ny8FES+x9gLvQxao0JR9Q4huLCeJJV5+BydoJC+yw2LklO03scFaBMp/gPk71ygZg5XiTd+nV
F94u+nTzzaOxZ8Wx9QjTPoa+b6SacdLQxApDDsY5uPIEgvnOgX/gjDddYxRA4sPB7BGtGoUMfti7
76jEIwxRgJvk59rGa/zrR0CcZGJiU1dfevPH/nEWoblkpZxCpfox0O0xMdYoHtrxF+0aT9WvkOG5
bSFfj7d6GUjG9n3F86ZgzaMXiOVOx6UZUpXgbrm3TuPdOG9EQGxg+ohKwqeLyOXkFVoefQ0JC5h/
DK1Lby86RFwIp+xV3FXbQIJdRT274c8ew+65lLo0n5CpbWboDaX4CXC2By7FDcFGXOF07Mn6yhPL
4tJP3dDtE/IsZC69xSBsE88eOD7FipO5IH6AdwyOh5icAJan97k4A2dlDQmlNpfH6i4tpf0IMZ6a
5F7vqKDbREgxOFB1Nby/ymVAu43yJe9S5kpiqCXV3exFVY6dp2qUdPcfNYUTr3bIfwK0SOL9xaqH
s45zIp64Bx2Luh4fwgnmJy/sB/li+EuR0bLeuFnPK4WGZjzqYcRRszQWTksRCuxA0AtKdDiEWsuC
RAbrlYnH5nGPopnsqeRWCIKW5YmDItZZW6ChgdJnqwlX7Oe2lffhlk1KXiskzilwfG4GaXxa/nW/
pM4UD6MXCtnQJVhPeuZv2w6A/3W5/59iJ8N+RFwh13XP/6QvPd1sgTOzc80L0GtrfjB/fVDHxlNo
3jtxhUQA+boFraE5xPu8nGMO1ZyL5/Znt/DYm56LVgU7XvMKUQ4lz3ZF3bOmgM7D9DmZAclkr2ST
mFDm+myevz4OAiKMDy2lQF8nJIKfWQ8HYkljpWfF1+wR8/+WLLRecO5fpMbrWS5BwZ7319dDs+Q/
uym+4lnBn8i6rNkMJ+KtBkJnXUSpyyIahoGE6hTFYuqRF86heF9jD3HoylIm4yK3UxKaHldkI5Gc
oHT7KN49ILE9DJ8egFEHL+z4Djitn6PWhD2oj89j1v72hCFmc+WPumfDrFAigGvqwJny3q4ZG3/H
UXXlDFLRDS93fvJ82MN8znX6CLetwkF0KCEWPsItYUJsngHP4U8PASPI57m6hCshglD5r+9zSo5A
k54uPxC7xxx+sVQ/DDgaZnpNhbpxvNeS3zNKPvHTlbLPqr+1JwwYMUQx/HH9Lx7e2dKDndPVZvhx
2mZcwIYPfS3ROcyWNNLrtuJ0S4670d1oq9keh2bP6DrrLK4CP8TsXhMPE8cVnQglotnK78wZS7Ow
8pQkalzStJ0cE2hwIhCDmJup60rLAvsuVPeCZ3McuyrYQgEdKITHzFvfif9TTb88saM4q5Gc9gZY
rJwvWCiYo+y3g7nzF/iiZvTsvHLtmchuqovrL8sP2TYKNy1uldHeFppupB5HKKMtIqKhUxhJVNbr
SPISqzethX4zpwQp/lILKOcde0WdmsywS3moA0DBbDLiqcsRkhJKeHMZXzgyMgv8jgYtzltcrgLq
XppZQT4nmtJFF9XX5Z0SmnOXL1JVG4xGIsYi0km9LuVffzKX01xLZiHtq22qJObr7UUww9WxAfmI
pDF9sjXKcpbZ4xEh1Xb/ehdTSnBszBD4YD1uXRQbBN0DSo/2GwEGbcE1SL86sjQrW2XJtHhMWVBI
1c8zLEzXZ89vBxfsH7iNWrXJCxGgdENJehuYGlj4q6dN5GkahhifZBztYszwKChM2eugCc3Gvjmr
Mt02mo69Q1A/O0OlkNYVDzIJLIA6bs8FWyhj9uU9/DRU0GlfHNc5j0G4W0F9OH+9IeiBbqZDdOhg
/n3HcfkH13yUOXWJwgp7XRKCTMZuw5vRL5yvwAEbkoqEI3wYfEUZ5vwbFr3cfctvCFHHyeLecdma
mfyVOJoMJ6Ks5jJhlhYsWWgBxaqdpnf3G6UgvbDxrPrP/qxG4xiCFgcpinAWf1V3Vr4kdaUpdzzA
K+u1BCSQjjEOi0oIROE0dZdBgYl5+sUFAAuawFMpkog+7tVRQRjAYLrlLNbgsXUjKWYuVcArvgSy
QWNGolZp0M4ebg/sAXUfLNQ2772LUp+4YvlRg0zrjd9998exKmkKiM9s81vLZLb0sUrfrf2D3ahZ
phY5dfaY3wJjp3pFzoNi6i9TjJav/I7KAlIXi4o3mm8FRRN32yJ6r8u7/9lRTeHYpU+9BvTzOgfZ
Qpw+S+ZyRmgbXX40T9KCt4QM5N2ISd2gP6zteDeADtMuGKxHrcpwFAchf8XWxUEdqdgh70Gp2hiT
IaCG267pMBCK/O6hv0l3wWi1SDxcqy1vhnUdWQf0YxM8gj3W/+wuv2+D/aJbOFD8NN/DKKWQsWIJ
+kkOjhXquwFsStQ7VAkyiOtW6sbIGG7bVFpPsFUEwAVbsWJHYdh+3rsPyt4Q13XztoYsI296/Oqg
ntZD4Cz51xwWJ2QEMkVA874bUVPZFMSG8UzyocBgrAzpxRGn7SMTbi+VZ1Xwx3LBE4/7NgZbpzVo
1YKTKZ/cdSG89yRPk1yMDcQa+DDySXXTMZFFKJ4a5l8KMdKH1UHIHGQ+1o/wMdHrHUvqJbCfzm6X
P+KgEIH9vNIRzRewFkO4rfoib3BgvH11nREq8xt4/PhzgihXNb7ZgHQs25+9AK4Db9cI13HavOWQ
VzLmmKf2XhFwcO7CiYgYq9hkoE/NQ/fCo7u7xa6mSW8LLFgAOunKq6LZw4C9Yys2okk8HHSixzxe
wPFqzaINtllizBqZ3BR5rHu+fZJWOMTBmJ7lu1kp9/ws1toXP4596rqkL3d1SXwg97qq15Rtu70K
4xdkp8lGb6UZ+VSrDVNem/fBZWeNiH1oNM01NxXZukDhw4TFtt9pm7GSaKuCRMx2V0JHtPRtYBy9
EgeV9JFWOqRjhHIeEMCyWdMAerDESCTd7ZVTlFAY9bnXDNPeSixvUuox8GtWl0zExlXULBkOOxhC
RcRcojO4XahCzpOB1X7GHUST/iqcN3RLD7eQzpZLiVSzINiABueOa6jiWoKrSixahnOvqJtaPDd/
zIsYunzPVFuXXRB0yTZv+WJgB4JG7OpR8JBOxeeOToIQV948fQ/isMCnWu0QH8S0Yz4Flvx7t0tk
g7ziKG6ai8ZpvuaAR53JqXWLDAq7BZh5bC6GntbiO7GTQoYHbpBEhAnMNJu2Nqc6FlfT6OpJGgTm
beL6gjtqn+i+m4n5se+OvtUsp/M4wolt1N/WI3nVUlRaWUGoy9SOm7jcLFOM1X1AnZeIoGbyyPow
i65l4BmCQJTQmGBjYNddkoRYVZjUh4NP0uY6z80qjAHPxp0ae3wFC8DtcPPnr26V4+Uw3cxYnttY
faS7HnJn7TH5Cu/B/QowKj/7ucZ41skjTYXjBFSsdjSWzbUqgsoVjO/HUwRMjSjl+R98XK7tXMEX
D/KY0F6Jui1vPEyGB7BNGypfeNpxASVBA/31tZDSCNy7Jqwiqe2flf0BGeJjksEH7OZhqATUa3DY
6iqm6rHfNpqJ+blSj9YMgenSo+vLbTcxV6glarlTdWTP7ka1CZKo2/euSlHQq7daN/pE/5ZfF/S1
dV6mWw+3BovdhDmtWCIlCc6SiAbSRV75qbrt9KFiFGhwRXA9Fzo6027PrklO44J/KSumrHqKVkPY
lEvD1Oc+NJjhLo6U4C51y/dx394Beav14EoIhvffdIQ09C8Bh14uueT2VLew0fx8yPTN97D1pU9x
GZpzZ+DbQNdHpQL6y9c75gJG/etOlyXK6b/Npt/o4mZxHdvNoYCE6PUikCOewiHvteyElFOfjaUa
afGc7t1S1te/M7tcebofGsD/PAzE3WwwZM2YfinMYQUc+EM4WXlErQDL8x1WB/JdphObV+qHbH2a
2JNZChYmWdeLNMwTaP21oCtvlvWQMW6cn6LSKeI0KAVaYsV/0qT8eLIZ607P/NcRfTwMTFRiDvfB
GBEs773I6fyR+Hq1kGc4/n/4c0aYI1Wx06MY3KKRZxOOlNpo2DniElOnAOvb3aOrVBnhWnGeMlSK
P7p3kxYk4TFPsmjM0JxJR04R4epAXk/JFJ8CJPA3c1GddCgo1u1qjRr+oonUoiF8J8olF1jsasgo
vCYLygSOEZUl1KFMiQbjes+7qPkqBHAMeBx6XgcJAmbgDyoFSkppsadBBEGyfe1EblINy40gEtE7
/AqiAXmOpwapq6hrsek1Tsi0kRDm6EbZpeWRuzI8wKxaC5yTxpQLM+DbGncT/8rqItFXA3C10KFD
mip15xH59V54N2oD8YwsodVqws0DO05/x7oBJC/01QJiwttI4pNjaNWpA9HT/PveuiRDH8YQSpnS
UwWQMrwkOu5SULyMixsd7ps48GwYn6n+hFFMD/gBYAWLpvYScqxbXPHbtfjwtI7GKSThzfF8DtJ5
odEkzYZojGRWnPJj/DZ0HYkh36jNQo47qBxeKabvkQLD06ikqdysTY0WzCwJJLXoYX1SfBxV/EBI
+h+N5IYC1sp2XTQb/ksSCaMyvnPx6XGkgeBjwKrBK8OqeMxCKNb9ijeNjSE7KNYSSR4sALYW2SWK
Q9Mg+9k7aqOdq6rTc9N8lCRcMpOUscywMOBcLnyQ6WI+Gi1JVomTd5daYSZzq0EG4kMsCUhWTXaM
hr1Mq1kGOEHcSrBnJ0JW9YW+OG+8SwvrBAQ/IAo6LckAczuvXxFOMoyRKZrOrxptlpv4mo+4skV8
+wORi9GnSSyDEwREMErUGPYiac16glw2batXdvnjWncf5kEvxBVYHmvA0TBqj7QpwR1PkTXXtk72
eguM6+fuKC8Ohxc4Opv5/FmRK+75a5gn3FV9fvfHLc+UqL9e1psg3tgyAo8mqVsYvR1RwvcG7p1e
xYv7SSr3IohONxog3J/KvwewwIkrF/IlrxbztH9tg5P/6eRHOrGs/BxKc4FpNdP6JB4cYZPxAsjX
90fVg+5UsCClJ1dOEgCfqmYQgL2p67fdW0M4vWU62QJyx7u9FAGNIArSzBg0KQO3pFJVhx8SRsl4
SlAIPllTXQxBj6fL59YxJCSgaH2cGk1x6NPC4WJGWOz57WoH7KFQH11eHUkrco/WoCmiB+wnFCAk
0+HjkCcc29LQU+bNqT10Yj303O67G5WUUJfBUR3mRxTVZuks8IaJoB80DVVqG6M7eZHERfW4JrRc
eCpnvdDr687CyJ5FvHZfik2UDNQwhtl7RZTMz2F4KTZVCZGXkq+M35yqGfx668cUnsdVpqToUAOD
uIyAPMTfDCUCIH4x0OvAUgX4lzZVWjsN3dPGJPDZqFTvb6ZmMS+kSZNIaGMt+cvUSPO/O2qdPQJN
Ml5jI5uRzwPOAqdBH7Cr6Rvl4tloNaenvr1rzUPveM0Km3M8XhesHYPNdCIDIROjVLvNr79h0UEJ
2drINt0M4/N2P7miuqd1Bi+eKqx4Ksb7XKPRxxDi9bjseZmaQ9awUIaV0TSHtqOz9z84qJGIKXkt
06wRRKSQO0Npf+cIcbyF/Xo183uzptXLoO+3HXlIt0S4VAy07aUEme+5lCXGypYM7JIC/8+ISc7y
nGGmFkXe2P6Pr4DnE8byr0yGAL4uzei3nBeWa0F7FrXQPb/ZSACDNS7dUWBOLIE6davrlJ2FcKAN
mggtsehg2GFByxqKemk0vCFwZjJxubodxlMLElFuLaI6n3Nr3o4ClQiF6DlWcIdWU3EW++7fxdsP
E49mecKWyHgPGULw9foU/pS8tJwHiTEbk/Vm6dT9i5iDCVMj00SV1w/bWlmBG78in4yV+4OwxyD7
x0fqqOCPLKJLFqoC0iOuPtLsFlJHwAdaARF1zAhuBpwjohyDZ7592QYDK/YKEltURze+BOd0kVgw
NMnm1O4DEN9LqZhGwwXg3jN1XM2vDF9z1I0TJXs9EwKZkE8sRa9T2hFt6UsPvpT7+CTuwBE7i3hq
koMC/KsODTLB2AQUMiMTPFntyMGX4s2I4b6UO6Ns9J6RAvWLQHo8lL7AsrZJJTsG0QDWQVRUMMpB
p8fiCiETdNmSAkPnAPtra7JgSDzpM/9I5ZSCpOKjq9B0Aj5rqOO1SoEGt5I0UbMGdvGuCNMy/2Nn
Kz+Bt1c1PZUrx3TQXCEwzhIaWuKGwbomE3oefEoHZTetIEEIv/nzVBJQP+qU6B1BZp5ZiGrCI736
heIqN68yUdAS1X1xJm0vK9saG5NQjWbjnlb4746TlUs81XnUEwszxCiCthprXS+esk/JLgtbHH0q
dhb1apunvZ92615T5P6V8kZejRWGJBK7Qu7MgPPBOPp9jTpcKAYmNoOalZQ6h6JB2alX1CIGfieM
rRoDaoWpWtqbwepJHBmDF2sG1LL+5xCN2mrjXUwCt//WJM8edToVyNrvCETD5QDYSCqZ+PLKOKVR
gQe6Bij2mwMnr8PpXbo3kRyqGC/lUdJxS+0GZs40Kvw9KPxQls5dY7DMXOPPSFhZ0VxeECI1jihn
e7fl0uFcRdUS/gzkkAmEq+ibeMxkq+1/QlTan3oAzAzJ0XTDVgFm7ayom2SxgXo49OoRs++OJM7d
Qon6DSg+CFNHRqkMAptOnfi3FmPFSO1Vu47HXJz+4pJ36fSpH8UaY+1CNgIwdJTziyb4r/hgdtzl
hDSz0QlvTr31zAY1MAIBmhpMjN2Er2Uh6U12iFU/YeRVhoPZzIzlXMJtwkZXmh8UxXT8v8SGisUE
0twT0Yb269iv3ILVgxmfWDzInO7Web4G8nvGRpp//tNdWHkNhT+m2C5lzlOOnGQ3UEui3AJnCtH1
qzUwHqgr7EmIYqu0PDa4ifAl4Khbrmlhii1IqZmhMyuaT6ZpI/oAwrtGYcCIhzWX61hme/2gubJQ
ILFOVzZBjiCErp4csBfX49xzW3wxA0olGblyuv0NcBCXvbwxoR0FdwzKTW7oiSxj1a/G7CCh4ddt
avz/uyxCPDQOe6rRPqVRSz5hOv73Um2VLM35wozPZU24jPsqJoC6Prxy/uN8AoVAiWiKt9LbRhW4
mNIVtaW9EJyBb3Z5BlGaSAvqQBi4nO56vk+qFdyqhHe+NSirdGN+wp1MyNUnUJ0Zo1RP/Tm8YG9P
lwD/WM+37R5mmYxb2K1iUKIHln8HHLuUw6Ye0qLz3FEQVUedv58S61+8DGOIbHgC4Hm4/sFRBiQS
uUHyjazhPE1SwKluTv3MDVEIEURUbM07WLCx1DTZ3hWVL4S8nZHyhaNaPXJx5TI3ju7cMTaJZatc
7JSnkUgv0G857Ko0MJcBlinF9cTS/2oVgaXKkKT39tt/sokpeogo1/IPwa+9vFxugMxDTZ4ugGBM
X14dFeWYLWlQpZQ2Jie7b+Tx3W8h/P6DMzvrfU5Ta9f3HmSgy4Opo8tI//0DTQAzagBGCPJHI0wj
hvZ3RDpJ9EXIIygZq9p+x8h4vrEftJQGPQs/FzeVaZFgUKUPQrz7Ko09fsoL6qxSEjhRhWhDEKwI
tH+AkO8lYQLSYTz2tKVoZRdvYRdidJk1qZvL1lbC7hmWEP5c1/eVfwOOMx1Rmsahn2Pt0wGE10VQ
2RjYTX+4HLTKhMq2+O8OiXfY3Wj5DNiKRwG8x1L6Tz4CkMffBgVU8V+k0cyevpcShIGpg3Vis73V
P2NKjMv5eaaaOGqzxjf5JYLpF/CEAGKRSV3tZN+k5MM/YTuMNnw0HYqqcuJyTtuijTRn3vAcN9Eq
+6AqKwrLzH+liXQF9xmvn6e7BjnHWFuBH49tRdRE7NJyyfkUqKk951dGLpBAZ4dEK3Su3PbFUCO2
R+YU+2rMtaUqkL2lmeI5XlDaqytHVC3+A5hKUhBgDGdJq8SovUcheO9ogdpl5a7gv9f3zSUwQU2H
svCsJkGVpO7ktZQXL7nFe3JeGtlp4QnRIfrEd0QhsWEOuLPxxFTpwxKAFOkkZ8hYvSx/nucm8apk
TCtOkFCQ5FRuSz0iDf8fioHF+MC6xagWT18a/RNfvKT8AufItG8TKC9REhK35BTfSByeg6BYcZMx
sOCmxKdt1Gs2Gr6uhJOlHmEqB8bJqc83jTB0dk/QKdEHo0tLOP8ELgLnTxodWLuMpE9AAi/8QbLG
8XNDp+S5iIX/+m5NFDNsypBDpaagyWkV1k89h/jxCWh4OIVmFRG9D2ruBGc7pNDdg6rZFnXAisud
DC3kEJwaQI2G3UVA6VfFiCLZ75GEhIx/BT2C1IhELyw2D+srh34UgiKwvkybWRjJSogDnWAjcO6E
P26mOMpujjGT1k8PjEvR+fNsgqHmk7I9pd1CsR16COTUtlbPD0+NPsfwnAFHWUfNY0Q0hVSeqz2N
/vjYd3cdiquA+ipD8no4hyaU6gsiw6U8vrskSYB4CJ42Td0ydzmOzTKcg/OqtJRCwBrlli16/6f7
oaKmm9wFvDpbkIJ+jQBOGPXbnp8Cz6TWBu7EBPZaDrTG3TxYRwL2GH8FIZUXVEsPvL826kQZE1UZ
BNsLPCMmiXxEndsywnlO+JHmIPWvYUKtAmyKD+cPDdoYmOmyyfVetwtdqRrrw8WYmI29sfjxXa3I
+vmOzNPFYYHnt/b9vf+94HYtjx5jLqrseC61P28Sh58JbyB7s9XE0REhIv7ZymUaKOMvCrwLii8Z
VEPMRTBIrT6mGtGNIFFuDAXTrIGMk/4RmkxFuHbjvrgiOpUVOlIbm9evb1wcqV8pqJajJKIQrRiA
UdydeYsi93gDBgk5yQEywEE4AeKN91g3IDztwoREkkclIrvrTYXtlU66UjqfWupgUimKFf16M5RN
Ipk53nzFJhss8QlDSfp0ZRkmTzTTtN0QIm4Z5K03L/4FlHlKie3CT400LjN8XUT4JV0vS/LCwNoi
KM5ZLkSGNWkWrEP6aZEIIlt9nXWDBgH+b6fjion+RVTK6FP9ftB/Z1fQ6tlhqXulKTDZATs6iOeW
nlRjdErDRYKiQKlEC+PxlVYBofkJTOEFbdNEhKtzFiQZaMfLgqIVurNmtrR3eH/rJuT/anFXEE4d
oZUIwoE4LMxbh+Mn0lZ1ABdj2PQzAWSZYmP7ANDCy+7puARb4h8y4yOt8T6gDl72luTVUOlkjsb1
eZHJwWr7w23bgvZX3UOXeCoVmft1ZZVnvAfzBCx5C4EejlqjNLqXcM0Zz/DglhRH1GlfgzqAEi0e
GGwqizoJg+kIPAW6FGSqmaHyIZ4vCrjZ48Kj+YyOV29iRoOjGL4oDmbNj+wXDqnEA5O9qc7EM+7B
Du93BIXxu06WL+xi4J/XS2yEMmksppY9KAomazpLGxqcrrjr0hScGVwpOWa59aXqtMCiSYwpEl27
Na/buhchDJ9OlElpGUxq91Zn9xdsA6+cyKEv85rWijDSxOF3bIk9TFns147AZYbLTFiQkTDnlDE/
utctBMN7SP91yyAJPJFhDPILeNLeTaoKDL5WrOu/nBsEVLgTbYiLIDwg+M1B65QrW7HTtEpgo+0I
mwAGbYUZabGra46ILUlX0gaAqaQ4+Xeh6DnXSUcMk3B/ez/0sZZyA0mZdWMzx+PdnBqlYiNr4eXC
XJxGBu599HVdbKOKEnYC1ZmW9hv8iXOebeSioBrq8RkXzTQYQjcsPZyBQRRcpN4LHHk9SptjyYzP
DQ/xfEKec9sTaBAhh8Uh2HdbexiDUxQS3jBS+ZshYZySs3Hd6uiHjKxoALnN9f6r0lTv9I4kWELb
R7278vvj21bLGLB4pkUbx9R1Lq+znNqTW8yK9GrtQmxUC6Z6DHlgG4VT4Qz44qX1s/YoRLejcx45
3DCj0t4ZkOoTlZs7MKQS0ac6qAmdE/d5cN70TRa7HqiiRR8PHKASZyXYNfhZVcRHdzWwdPjkWyWT
hc9AqITFRHXMQRW+dQVmvYU6mEDo+Xd3xuBdpiuh7iDgyoo4w/xzgghs18Mpal6cmHu15fq/si/1
ZRcBzrxxy3x4+11h/D+OX49ukjlKVOdaaZeuwhgzQa0PNWuCKmDwLAeGpa951gCk44VH7q4HMm8m
C1Kt2mCjvO1+3vtq93y7R7cXWZv+WhdrlM4g+HKHtdh7CXI1nKIl1Rd90u7CoAHraTS6ouKx8gWl
dgMwFmwPd25kz2wlakS58vco/UVxlF9iey3ThHrcNGY9GBSZSlAJXfksuNnWPQ6lOMtAbTpTz0hB
vfofmcj9ImOX79HuD0lbh9P9faoX9hOqdRaPQNruFwT67IBngnYSYHOdLM2Itk6WM0v+lhHdPsmY
3TlfF2u3FvI6Dafrg+gZmuVg/Vhka2HFQpehWyUUK47tbPa8W/CwvRzjGVIq/88GWoaeT/+Jh9nW
5u/OIRGKhwPNs5OGFaOjb2fP62Z+EqX5XvMr+ablNc0Svl+8usw1RzSKXcK6JA46m4DtniBIOh/X
XfmmmGINN+zztFPNkbutoPlDm+vn9zNkzehrd2K30T0KaPc4donu3d1Fcb/Sw8eRgmr5/zzuRaJd
bvI+Gg2hR45GjVAFnGB/jA8bYqvRrqFdUlYUZa3TlQu+4UUeRkjzVsogUPQm/SfeDqjIYBkqM13D
yL/t/tQSj4nkpvP0RlAcKymGwIMZ1RFrliQK0kAlkkKbEhXsA5B3AsIjEpXx1P57PvgqTnWOoiR2
JVCvVZYycQyKkWmibhOU0FRviZG7LHQgsXGYeC2WTktkVf6f1eGkTwCEdh9XIirg+keMufsoFq9d
sc72EcfJDQtYp2klOx9fl4rj1bt3QPgPjFIK6Hnyp35kCV3Oxk+7a6kVFlAPvbhvK24BO3LDPTiR
rkMwjuqr1ePDTDW0LaG1Qo9ohZJEKhp1aLjaH+6t3cOEKTA6gYp7JDmsjmnL4Y/rNzUhT9yc3120
BacxHDv7TjFJPInqunWJ8fcolrVZt3PtrRekWL1dlZhRdWTUNm7O+3uUBNxXQ9ORaem5DCUyJsyp
MkXQkNcpDoPepTvT9qRQnOfu79vZI9+H+90JsP6CJdjlz3rbzPeMk6sjm7n6fsNDwmcueG1LFXWY
cjLemr+0/tdE1TrYeF5Ew+95QNZlOP0jbBIBfeCi/XXRNy5OX6pGYh20FzhaZtOXeBrD0fmiZD75
jl7C9gKhqQ9/mtqqScluvi0Bp6dsfZL+NdO9InO6oedeMkO4Jx+GkM+BfDz7t8nmnVbK0BF5DT1H
rVwFgoqgiRzjzrFTrZ7L2/Re3xMwi3PKkSXvpHRTeGFjwSChYZcDjekjqn4samDX5u7vg9vPYcub
RnxigIl//HezwdQGEfC/9thiA2loRV2c/vYJ+rYNv+Nw9BKoGm/uTDsIt1e1uHMrcfE9x47qR/Lb
69TagWNJ+5t4SkVelZE8fAIUldDei74h9x8kdvBfngybriUklyMgDm4DH6s/IytrT7NEOHAwlyv9
kfJkAx5f7YsSAUawvSS6VldCY2ELzKnI4fttIh3ml3/bnD1u0yr/C+Nfta/CuiEYmTH55QcnIwvY
TUeZXM1ck0MaS7kB970SVrm39P7uSQ+V/uGr5Ah8quud5JeVNx+wTaBw6LedWD/ghYvHj2Tx521B
eIz+FLVRjozT5MS6Vt3LUtmjFj23La88clbfHsU43AlLw9i94MrdT02rY7lOAreYnRqZeoP4yqgk
NLvobfS/TWqPCjBNXuU+qOOC3olLuPAJH+a3XpteXRVCuUtDaWMNJ8mi4pNfB4q3RyTvVaRlnbdF
e4MKtMhhLCkUkKYyTy3iOQSDZ4Lt6K090k8zEivvCLGPvh1L6HNJyqGrFjurdcm6G1O8ODgvInFs
aUMD8QcvQZ4G5dhQ02ng02rQYBfXcOo/4Q4oPAMIkL2AwuebgR2dGBNOnv3tWD7+9ltYIDXebb/Q
FaOVcDcRnnojuLEsnjn2DNdmVtbmm/g7Gv9faGVhDYy2e0oqHZdmRf1pumBzalM2e7+vLyU4WCcd
32sDESCCTfRvEhOKS2d34DP3RRh8ljJ9raA41/WijBQ4VdjyH2XXIpT4qlEa6Jx3HIsv5ZMR5ST9
0wwaiEzesR9nzJ0vZW2jl8+0RQVGHfgrCjj7F3FSQOkgpw7XoNehADHTwnEMjyrj3tqhy1H2dkyk
Y1HNVqZ7nPpJpErFGF00kvA+sTMc5QHjtKC+U31ZxKwaIVnc44HqbUoCnZSsC/RfLJOgD2kU41EZ
F6aZ/bxejKRvd9b60AzJTb4sRxq+oHaQNdvPG++D6u0G30B1u/XZm0dwebIVgtkiqDn/9eQ814FN
fewOXads00ZqXw+ElI/eopY1IdvrUfBhpdxy3bW5aMuM88drlqs4T2vjk0NaoCPaUGoRWpbnKN7u
21HwV34NsUvRJiS5UHvczBYJEgp1AutGntbHe9rOyGgz4LwCOMEBXzcDmDHxjJb3mHwXECeUQby/
1PwuDnmTpnE98twENFxd5IW0n0quy7azLQZZFAowvoUxkAQ2ZyhVfsHc0uaLDy1OxvPqqqyFSoCv
LofgfPk6o190TvuRH/yAh155P3cwvB60TKgtvUUPW551UjQYxkdGGgg91xV5KUnV2HcWted/+jr5
f4cNq6H4zvo39ZUcj2VeKBzMc6sBP/YVCo04GSVrp/NeP5QAHW6cEJY6Q7sBatfE3hEmSdNm/HUi
UeDs5CA9nbSVAi+9EVdLy1a1ibh8TbNTlgZfpC7ixpbSj2JdK/oOF8mR9I+kDkS+f9CeXMbp7iy3
USgj7UY384cLQVo4SWag1Z1C9WQ4y4EIJTu3yb75FaofwXnGWYNa9EmCzuidTbvWhHXk8+qjcrDr
fYjyKer3n79vjxZq3BoMaTnoJOd5JvHtnSUk/ELWKbiAttAWue4l/Di3MgRwd5zasGOVDQ7U7CKh
B4P20tOM/nkarpMINZ88Yz/pqHuWHMruOKoBB7ZMW3bbEGyKOph+sjDQ9ukhEjwTEyOMyY/04PTG
RgVDfb2WxcBIJ94zPUl+Y6JxoI9IDDfe2HZgkisHlYcrCo0MYO0s1mr29SaSC/Lssg7wvP3TqpSI
N7agoYQ1hEYhsaHbKlcL+La6f1NCvGFMX+8QuwPRKGm4sbMvj18INFFnrBBDkx6jIBPoDrQzy5q0
vMlu7TD0zXFg/dKefEQOKKwB9F8RNoINn74IWjQL8E5uTVDrF6ptgp5h7Rv4JUYkA9XPt0T5ZElN
M4PxVOCX5OFDfwJzBWpbrVvlZzEI3f4YK9eAbWXFXU3knXcbmTjKkCjssBTLgdtbZKhQAe4GGiOB
pQnsTjF0G5crsmUGE3vQHXhzbBz3Twv1TdI7TFo6Vn6Vat92kALcrDQ8GhIE93rsR136PDHPV/vJ
zdFLG2+9PNTB2xJnOZvu0CF3j3CvjHQ1D1kNfiMQBLgc3BW+Wh0ROlqTa2p+oCiHTHci6pNrqJ1A
+0xWFEefJSvxPZRhSsCmeC22/Y/bYkJoM/ssNBsuqck9u/oucB7a1A81r/o0NRXT6qjuj++bxck9
cLGFOA4bup0yLdq/9kZ7DEdB/yDTfO7zyErUa2d972qh0KP39C/LjbU4h3y7BZe0AZ4xARXwWW0n
64Um1+BdbBkl8/ptvIZLlj3K4lNEM2n8fGaZjGjiEYak7lSw2d1guNC76PjjyVhnxKkOZwpmaKyY
ayUaHx0TX4lCUAF7apEcUX4LTHjZScw+ocVMrIUrU30FLL22yjjDeYH9IUlRrxc/Rdn/bX1/FDQZ
qD34esahVpivPOPtCG6cgf9pXjhlPl4skJX6po7ZJ2SQO4iZEe2WBV6p8Y4wAQyu7r/EJPqnLOhE
ITTiKUvkFnTgmmgMmxxGquGmPDJO+eMEyJ33Y0XHGzCE+cOM6P+oEz4JfGAdsgQ4I+kWp25Hv/qz
Q4FcCLHAp/Sx4k5M0sIxSnUtEIDpinEwo4fznq3dyPy0zFqcQ5kCY08WYW6DIXmDQ7uuOUueCge4
Sk42Ot/uqKgH8LEfsWEJX9gK6cVlozFqvYzRRFdBbpjfPWrfzQOAza+eCJH/DZs6Qc17a0yV+JPx
VC7lrFqbOtQF4f1IQtHubaswS3Wbzd7oF6DM4YVvMYUdGalP5t8gOOJbLEp5S5O5+W3uZL5JOMBZ
H4y2Sj7CUACIF9LX7kEPpSFlojSiX34KWXHEAY9V90WZdzZ3HYRNs6g+Y7bMytnRiICUyRf7GFMt
w11rcTspswz0QKvbmLW0BgTOKBrkqAwPxyWT1T0CIhmyd98UtqR8Wf+nXwfr7KekxS3Hs8ZDb47z
uIRNTuWB8XJmHHAR04tMNVk7Fv68drAfP92Qn3VUlDadszGM23QfLGW4wtk1/IOITHkTH885Ru99
1snyAPdHd48czHRqe8nv022p56EKYJdw3aobPujN9gR4w6X20RFgyfeGKN3F7l5hYaVrcevxCuom
SVfkNNhgANbtgTeyB7mCZUrQHdqttgqx03Qzs+dVnYlC+k13b3D15o1pBlX7GG/4fv6WmoGzN1XD
EeYyqhTmSlncyjiHgpuvkptSK3RJFKAbmQxQbs37mIFlCTB+IqY5+HjZGVnmQDWicJumauOvUbL7
FhF58efKAPhUDojPvE6CjL0XYic9B3HxJM5F7ist0YYSMbfcmnQ5ypfQkr9OXwtgwHLzyzeymOUA
Pkxu8qWG/Zgd2mOAwaxz/5saXQA4A8FAU2iB+cMV3rBfAU6KjNhA2nelpHkqElI9oawAqD3oBPn5
8M6OompHrkaTTkSn1Qq4MZTlLe3y8lO8X0k1V88IH5lhVGGh4MdiuzLRLjktpEP5amAB+b2uVmVy
QnDIDCd39J+0pFJ2O1pS4Upxob/f6SD2KkNjtv8btjx6Y0PZG+T9AY7niIXJbdH3vGo/3IBA2ZXc
VcpC/3mQoEQbaG1wIvhCfJu4+TxWhwj7BmNzHF/TzlkmFhW4O6VdFBcj/vqZrskv2cQu/MWmbQes
oIpo+qhnMSw/KJpml6+mpf28GqC7zFBGsLB+Mx//asgFvh6tBxv+CEst0P730Kj9DgraKGF/JY6I
cNU3tzilwjs4tBw+kBdZa7gfX+AfxYdgeIFz2i3aod9oPoeER4unWyn0eaNhXs4msQnpw41plnx/
8etPsTXvaozwSaw12yMn+fDQvssYp7YsW1IZLXZaIINOLmwLsckkLiIphctEo2YpmbP6GoTWNrDr
DVJc0kO2iv4TeZ+Kz4dAoPUfyrx9ftHij2Ma5nHEkMDunzSSFU3FgP3ZINkbodYJVP0PyJf3LOtw
Qp2uH906C7m2q53cy/r/ZVwkFx2gqlQl/9ZbenI1z4s5Q/KRSqUWkMyZ/E1AG2f6dsz4uR0EnsMM
m1uK8XS6QDuPbnadYTHIMrFI4SIfLv0f8UGfjA/g0NJ0zz/OI1VkRQgnwhRYtQcsYWmJKXR4dhgD
BdZ2siDNzRBtKk4bbS96v7b0sEC9EiMjtTyl649WI1UPWBeARBYnA0x1W5cnXBXWLyrh0BFcU6qN
X+ksGV0h0ghMnBGDopVD6ARnIByQmZfqUcMh1/YGlo+mbtI5TJdopkIzg2sQAObfesbRWL7/7Pb5
tYGNgKyx6oOLsD7fFH7G3NAR93znEpl2WqlRGgxVjEUrbmaBAXSmYS3oRluuGtCqSiulDMQlJeE1
nHnsLPJk1Zt0iKFMLIVyElb6vEBn3y44hwOgO0VZ/42sAjTn1q5jmJrAV4d88v3k8Tt1tmtMDjtI
WCDghoQrwmLH9VkztcyuKKNk/BpBgB1s3gI1VJphGL2ZDZT0Azq2C0iPCIkSHn/IUBWNBp5wvU4Q
KgV6KK0DMICL3/XOoTsi2owCrDGrOONRVyzYRI2dF/V/beUgJNRdMDf5sH6ZuAV1alpu1oplzb0P
WF6cLWTycCPAZl67k9un8Wo1/El+sq00frqq/40jbZP9o9CWa76qVYYcpRcJXG2D38TjU02M5aFE
u0YzSLpZ/p49kM26T3/u2yf96Sqbp/wQHrDO090nD/sY8mg9QCjyBF8aFq4eCfbnrvUkK4/OH7xq
DFn5Vc83BwssjbFUfkRQy4R9CH63pfZyPwXnNl3eGdh7l/5POQrqtRtQpurhaqGQuK2NctzR7liW
/SyEaHjVLie3z9C8W135Gc+PIlikxX+5z5wHWCC2MozKY8vrwK8rqN05oXPWnYmsfCXX8HXxxyWW
umHswOQLRpalZcCuflfoR3M7ME2IFBTVtJDIYDp6T5C7hKjxvzNPLVR79r2dUWFeBpH6D1rCA1oU
z1XNXSroYQO00QR+zRw7GSpYCLZUlK3PQ1qkCDYIKxIibBJvpK6419GWX7ULrfAJzL+6/IEobAl/
BqOlwlZvb3A+9gwRdTT0furZUiZbk3XJZMiH49Bl+YtAxMsALIJCbYn3Kp3BoIugNI9DkzHubUrQ
n87hgNisPPsqHiE5fkD+qMoHIw0qSL4VHhjgJvcYDAIY0/PqysrALYGlP74eC6u758fzNrAP6yJ2
UvQ54pYTuBeVoIFng5b07Y0CAluZNjD0I+WOfcYO9uuiwTUcCJrdaQ8BhdztNLMpjYbUfNr3s7jS
/tgdt0wO2Kqy4QppsaSBoWcYMVBUEGngBmoh8wudrIRxZ7H0lxjVJg/pwhRyGlxbwTv0AHZXEQ7A
Sm2XK9c54tXesSN+ZtHrgkbFXSe9yPtYAs58EDYiJUtugkhZ6K5AbJrH3BxkHkZ9KZ/EWhebJZE1
xH3N6Mi/5EnPylWoUzLDQnrrso/kip7vZUUbS6VQBh5sSEvnMfAZgv8weV4EKodbyrLEGKgcUcQj
IoWAHoCmgr1LQi9pe6gR+lSGF/zIdJ5pUPxI5Gk+tTDgLzSuKTNNf8uI+fOyBggXdckSmFh/kbAv
LxbqL1u3i1+zMHgLg+xgs4IsSV1hh1EPEGq5l4rq1FPDJqRKzC3TzVGr5BZcGLa9usBpTAb+ru1z
VqjB5WNxHpB+5i5be9OUY5Bwwhjr2ICpzXzNDmLrR0iA9vHoQZsxf36Bwe9OkQvJwJVlVLC80s8A
G1IKMmpfDnmFlSVJkizQQF0l9gwSxgdQeh7i/gJiAL1nbrMg7K2Xnys6BqwIm6+jkDAJ42DrtGko
m93tpQURJox8yAWMHbIZ7upsJ8ojKAZlZh0VIzczYut9EIullqSYsN+Pk2TL5Zs7hSfDFPRirfz4
TLT6U8dY9ex1Z5iLt2JFgkM+p2CyeUASRUY83x1iRUEedfE63RpmjtprtCqwWxn0rcAqw5bHkE07
Uvnt43WLgNKqqjX+kps0rpfBi4x7oqjmKy22KmKZpRV7KXlBxKhdoBj9mt3Zr80Zk6asnUdJT9/H
SjR+Bnn3NIQ64APg2FpGbkUy+hYLFDPyhSncT9MDzKirsMkUxA1SUdX5CrkvXNlUAM7Mxcy5nnwh
ByIouX3GoD9BC6rcDyvhu8o1vK5/eNjYElqulSqhkVXJmU0cmIl7Bi0qw495JrDS1vhZH5S6JT8p
Fmx7/y632BAh02edBo5TcOMSmBYazjsWMj74sfnB0kUS5FJzUUgltkaCjlNbIIgGsfmKfmtLKu2I
f133jTrK21zLgoXOHxwBsNQekde2uMw0Yp++NMLv459ISdtMO8i2nxVKpvoMu6aJmRVUlX4sxETB
rEbq3SsnKM3mDCo818Ex+PJJu2kwdYxKHFZ7EE20OiZFsN5cfk2tKuA83chH+QtYNH286RVy3kc6
K+hmzu3eldrBPXfvUC/AXNawZiJGUFY2TOhV5+/a3nnR8u54D55OOeEz77MBf4XFc30AUOSinzJY
usdsnylkPrvuEdpzyXw1n5s02xiiJCZdaXigEMVHM8KbqRH9xU1eIBnxHNYxv+pjcqC9ntrcWMFh
knEwL8K2O8ITVTe6cTPCWDiDQOmjaCKkTrAWTo4kplR9aKEqNiVc6ZqZwVhVqheJSrenucwvfj2Q
nR2p93Er7MRbBJ7p4zCX4tMFpoemamsq4eFyUarlH+dHKNi7TkAvJ+M10jghvIBLReXplbN87Cf1
wA6KHgTsL6dG8NteYVfzc/e2lqmCQQzjrxSApLr+4ngiNhLjFjyRGgmfTk9bdX1UUrIySUYPGc6g
YqpkLZlUSOlDoWpn4GU++gf1unM8FUHW3Ugc6h2Dy8ZaoCamcepdTiGeD4KDWvhralbH2sow25dk
gVv+CiNJnL5uApyyoLtucjLyZNDZ3JiGNItCtIdiyD6zn87Sjvv5YAQd41OtuGdwg4p85Deywcx6
z6Oh0waxVIpkCR2i4UHbcaSZ7K8UfiFsC6luxRDGJhoPITJko+JrfzVj5Ed+vjSgU9P2cj9Guiqp
KHPeYtK6eRBlJT/YGG0bWqc+Ll/v9Bei0cRrpf26EHFkwG0I7ZUiOeAM5AaH83jEt0xviUbI6Ldf
tMRSnMRoi59svcmxmisfkcjncw9996MMbpPQdM9wVUW7hn2kS1IYvAogpNGrY7ao0sI4oFefjU54
qIbqt8omkFoirPA4ahLIeO9fHrriautEE9qay61xsPS9i5+Yp5QtqWVQ0ve6zRnG8d02cepm+5sN
21jdEtNpLvb3zet7QHimh+lgRQ4bZBVUMt5Tm2hMcRdVftiIinTWqJlzwBIZZqD9LLRRkmp9tg/e
xezsxvI396syNEwpdhPdH2IvG7O0QTALR5nYmWctMdtndrUBMPuEbAZjXuGPiS9flNS4P7oJ7YXV
U8CppQRYDTth2Pf36u0NuCX4JBx1oZR/w9th6GGrFMxQGbzaYXUS39+cDY1TCEmchf+LU2u2iXPX
L7PwVfAnZP17lS36FAjmB4zf+pDTlmjuFdJKhhbyJLKJr6oim7ZFsuxBWFouN2E23cBWTGJ0xB73
0kkbmFHqQl/uEDHQOD4+lBl/YY9kiM0pGXWDuyh1f+nvMBxdJHEmVvhBCYZrH842rzSBgbNR20Qq
AjJNxI0dpisdZxGubyiZCFEGSNk1cZwvbkY6P7uw2/PHNzwOxmtYKtsbRJMPG64xU1vKDbGZKYcR
1RdpxYMKkZduWsymEceyUcg5FsJvLItfSne+v+ozq+vONGDot++rgLbRQ+QmXU4U1dvt3b4pzYfl
Hn66+tWRCjm/6BXFyG9TA/48gLDWlcvjqUJj0nNLtE+NmVuM98C3kaIJbNvZ0sIdaYPLqKBLtEqU
lrBw37bvlB5QZzbpfR/kH+DpQYFxf75a58LNXCkOf4Ejkr+W9jCCklZa+emSKL01XPBNu6EaoHil
VKyPeZKmoVoO6ofWYidlu+jgjzaDTTbFbN1/3lbIt8iS92NjScTy+ES8OJAH0mZA4b8ANfu59S9S
rFKNkbXbgPObOW7xWgCQzr4mdWP1r7gJQBPLu/GEbxebpFg4fDfnFgeB2ka/L6srLEk3jemcZYU/
IAtJEkzOxFZaKbASE/6tYNf3Pour2iFa9yFFjPr2ueLjuyzYj6Y3b7EqKDY3RNSAyNzqVy5fB7Gb
jmylXr2vCs+L8uDL35ZkIy07UYHdXKPUzt3/Rxa7r9gnDyPZ9WZ5fSSxC58DARuc5t1QRKNGvcB3
8KmO/QDc2sn4TUM9FfySDvuxV0kLeijjbBD0Mc1tOmsQORjEullSZ5xYVZg5AvOi9KFirU65XAgm
MH2BTJuY042v8UWlv/FxsU/sL+4f+d9UbN/IpgmocA2xbNE6HAVVKJFceIsLL+xxP6NyT211CzaY
O+0XcrSFTFSknF/CxOZIZ0KQmhGbOJRyxzA/Afj2P+nuvXF1wdF6ypU4SBj4m4PRn3z8zm2kC5KI
+bYlFgmY0KB5SequzY4dI2nXLz60nEj1aVsnHOFM38aCl7OgcpZskHpTnXytRXkZhrQ6HlQzP7RP
6y/bA6MXfb5HfWCNOf2vx0zLjgsZwv32eKvvWMeDFju5oTkq9mOTCguzyL3lTlcofQv2HPDaQE0q
NOKyCZEyLcaTFy+rVRlNmbPAPUoo4kf67IYE6kzTij5sKsoRndMiARFnFoKyA//By2tBw17enp0y
IalQ1lE2ZYCoLV6GdXGjcLgDm/abXUG8RKIKrczu1iZ0vyXmsxcgj7iSiJ2NnQuXp6sbhGpCN6pr
Y+VsbHT1bZRg1NRvAH1NAwBpw7+m2SXdfe3V5PjBDCQNos8HhBRDr8+n+XyCqAbMOcn8ZRXB2u7G
Gua1W2gakaIl3XYQiQxojlEA6rEQ6+oWQ+soPQFgzPf91iRZpEYAQAlPALR10OroqEfsjG8ItHDB
zw66z/r6kiLKGcMc4JqralVXAlVHylk8uEwETa2yIH0M4gxkpRa+kMJa1rcOK6OnqWsOvoVjU1d3
CkVG6nbou2TJhpDWVClQ7QHEEniWlrVQVlT48O/vCrSPQcTNlZGFq+gf9mm2IyHf317Z2vx9icSH
TaeOrD/67w6AMDixhe7yBC4Ed1zYEdeVUYjsPNwG4DOYuTIhzDjUQ3MWkAKjv619aao3ugyYvX3w
yySBf2tAIn2xFQAnRsb2WpUzJuy+pzS5bM2zlEy5w6pdw2Qp7LXbdQKMi+vyh462dqzjAVsT2NdD
Y7d7Xwr6OpWIdeRmv3NB6WXqJQHLEk/lChdrAAcWovB8t0EI/jmPgAkTjmGrlzhEHONyjY4aWFmQ
logSE11nT+7KCzZBOAVhKAjK2zgEi0BAt1HZuGXDBYL/7Y9k5oca1Whd3Fj2GOdCjbxQ3DL4tVHD
FwU6T1ypGoqN7wiOu4NF5CQ3zG9WM3/1AcBLCNva2GzDa15hqCtnDwxwU86R4x1N7fGglAU2kLcz
RpCiiXoPk1QDY7AfamRTq6mnZFxn6ZRsOJiI7MP8Rhmj7dgL2MIcDz7iD8OuzZxpPJfqf7fHYfIe
IPf4n3kwU+S1RwIvux2og/2c+2xKDFd4I7bmupfnGZaCJy278g7pHUw+nauEYhoH38xujO8IqpHI
l5GQMgWwp9Xx8uxPTZ0AdlR3rEr4HA4HC5g+2C+W41tTgBOylvWqjGle5N/aEnj4ghSfGLIl0JRm
cpBCON/xS6z78W55xSok0Ht3ZrakuAJIxfjkVZnitwTOzJREgt757VXzrVZWISpcmHlZwES48/xO
l9Hms/6c1Rs+T85BUPoUB8pOe/ihzNVR56ygSZhafBkQBSBuZ1OKAKXYf8S5nQ34RcKlEranpwHS
cGYSbxt6bj4YJBEP8yMyk+fw0b5Xv8AomiLLJ0Qvc6H3t5NP9DPLwBbRUHv0PcEFi1WjMpkstoca
R4ApCTwVr1RoSJO6cvijKMryTJQoKIkLAqfZZmF0qYZ5tdrLV0mTDWndE/oSSjku+Ic3Mzc5nnXx
yzupP40pKt0Jp0tof2+BbDixUvUjMowiFi2eZtbCuQwKVzwwx1hi/p1+kKlpa6rq3ZlbXUVK9Zpb
ltxYAjAZrDqLI5X9xA+z4IRmYqv36DPtg/tOAXtyv0sTQs5iPNt7raajnXBKeMf2gzTkXX05rlNY
3o03PsJ8zzMp3vgcSYY5RXN4cuIowdvzXHDIZIF6pasdNhGq50qAxpa2Bj97bWG1jPsuR0U/iU5F
c+BWiMKy/iFbixgiwRaieY7ytK68K1jdWPbMRIKOXtIRL/r5MI74dkJdH8FFnEiMPrbr+ijL4lJ+
GBuXjqgARxtGFuydg/ARKyU+C44a7TzOetmarYustpPfSzfBP1TRUXyqojFbXu+GNEBXXpAiSoGq
6aduHK3v5+BeA+hs+hbWPSIDp9DxTaaHZtY9/z28T/VeUycLUDtXL2sMeljI91SROn9odhwmcF0q
4mZr4ZT8DIt3tMh2VlRs6XjilDO6YVHsHWYFgopgjD1NNpiRzk8DoX46GgUcYtw+7wAuTRIU+jkJ
2TUDbSlV8qVN+P2NZtqgNY10TmC07DHYVHLm9gMlsj9SrNyu2lrYSMzUwB9GMWUIBj/IegjfkHlH
rdkx9MgyROOGIcYEcJwCoBgJKnDZW1W5T4qKLNWUH8/F+YbQWO2TeBpcDQWMFOJiidhlsCt6T2ER
ftRbAEzsBpW4x2rRmYPSvhOc5cTsozV44DX0OkzbKo1R0ZCwWDt+/dKqinaiCc9RhO3lH9njQrqe
VPM4sLTHqNflHbeHyHb9qKe/5wACDW2NT1FUj4EvjZVF7HYAQvhXMi8RyxbINs49To5ZMZV3wEAA
VpdnjE3jGWbSDqwH3KMfQdd/4eSGp2uZnb9fqoaRu/TS63oPatRMxbIsuoXCSgwICBo6tTwaS652
SMiVbqR43bqACORSmFVg3VT5/e8543jPUV4Tpl8bgMIBev1njLaMKmUJVUt+fWLQwF367Co56NZl
F2PGmpj+F/tdkHCWB1ubuLLDrXqjcrLRMNwxhahs5aPQapJR2brzCDs+JGDUFoABbMM6obE1XmKG
hq/urEpjHj8mO42IfUSfo0P86zrI1AetZIGWaXEoPFYea1SOP52n2Rp941gqiFn2MrhaiaF3I0ko
jtCeQpsaFujHuUy0eNSx4feKADVN9ePkVUWei5xTaZ86a4eV4CJe6rXq1BMexmxExq3P2CdMBBN2
9Dps8wWu/FyRzJak2I7hr/ZS5fw+ZEgQ32Wguh1J7NFjIQn9hdFQR2/pHgRrC7xuqoUcIXYA6dEH
YGRCjkg81QpkfBah/4XAa/LNixUnAqrhSWYLlm8O2m4nNmLHm9ZurD0FqBN61EAy9cLsUud1Pyz5
f5ZBtgACeKbAI21hHk0EuBuGlmlh23y/DGrHpFyeTOUQ4EpOrzI/2fnNYW2qBuzg5fUL2MlqZ3GU
S+X2pmxlXcF6y0QDWEzk6Di2u8BmqXXo4QBaBDfUq0Es0dVuDbcixakDGnZn4KnkS7gdn0fSH3bm
+bmXB9hi/BJYU8CtHpJPL/Xpb17H+BS34FytUgFlX2yjR1op05qGBB6dad+23HzmfcibHrdpSieP
aIjjK32KFp4wN67vRNfXN1gfZ2sSb0raov8yBhwlVrX1QUIqXw7CaZZFL9AXTfp84KEyVU2Bv1gF
kS/2z/4KX5uRV169UsyImNq7F7t+hA3togMoB4dvbZTx+D2sKalNLvC1L0xLXq3h5717FTvx0sLo
UioqRcca7AdRtDccjd/2rCXd70bSsRo/uIKiP4b+UCoY/L61ns1EBtpTbyzc8QkiBHTi4jK6mjni
4Z5Du45ImlppJNFM6iHVmeRZkmPtT88RwTgVF9wxfS6ehusKWU94J6e78L1JiQR3Zi56cB6XbbcW
96bl5Iw6m/YbWgWkobCt+N9K59gGy0HaU23I4l2d9HwhTJNhXSLsDL/uLXz2CfYbhslvhMbz9FCu
fXhvKs+k7JlGT0uV6bwGRUQPLdbqgvZJBh0TmZOOKerby4yr2shr9B5Aayb8vm+8JQ5mIkEfxSoi
JFDDsNzR4jDXdP52cplljP0Z4xEU+8qDbgRRjZbLSCPhFM2mmw2cJRx6DkqtFIieTnz9vsywg0m3
/MxO9Ffcyw/gFtfdBgc7Gc/laVWthFnoknVjKZEu9NRB8vqaBGxXtHRIZhmKiI9G3Z1Z9HwWc1b1
u9iyjRrwTacYU7B7RkOPznKY3KeunbF1z1s44k804vOBsyW2guvzMhnuXi7EkIVn/kusgHP3KqpY
uEoufgbtSpenlfAr/UWZeOB5lflE/f/rO37p1HxkZJguteDEKAiX6uQ2gzjTI4CtvBAp1u1N8YiI
2vFKNJ/tp2xafgEvQDL5md4wf8n+MLY4tgttg3vCoFg+0j91RrzEQTyJR1MU0cv6a6Lz/oykC11l
c7R0X+hgbQEcEr0mKPuYM+wMEyMrY5ZZiVRqkiVTyGidwo9toGecgkRbQvqcdMlHcrpMORxpkAxD
rW9T75QBdXOJEcNx2RzUhpouDof5xUV0KNp9Ml/Rtw+tp8CARaRsjLY/YENj7A7K+3TFWZXRWueC
NVEYL60rhzeupY5TuOjCHisXQDFOgFdEbQdsmwGqfESaZ+CKy6GBYkVOLyD1poQ1334B8GfjYbKs
eVdr29bLiseeAgj8ocou308JysAzleULGdWmL+UiqHdXv13LYoiWYCa2KIA5U/E/KVe74T+6erTC
SRRlso8wzVZr4N6xcTn8VfQL4iHI1Ji7JEy++vFBhkaGXzJwexIe3YH7JA0Q9oUHzKPpVH/b4Ioy
SlImH7pjhkQobChh5ycuJb3eOqvOpci2vTtD2u9G+06H3wsg7TuOA4WIe0iKAYNwA0PqPMVQvT0O
vauFkUOzKSZfO81/3sQwh47yDiClwXc+9RGFBWXuBbC/3IWIhRJeIHiSS9PP9dNvAfUhkuRZeWL8
SLN/p/kQiq5MtRYex7kgkYzGtcawwQ6YdoM8mI9QZAsXwWcE88Xf6pHkfTo5sillIjinfQ6sfd6d
hnRn6joS5E73pvA1Mkw/sRQ9QQmtOaVP9IkQAd/widAXfGlwxTdvW+tGlqfzvoyTyN9/aEPChtTu
BGeRLRLfMy9KdJbLmJGnRbuyohM7mau7JzHPxNiOFIqYTaL74tiyZQ+Rc/U3LzY4KJe99u7LR/cS
L4V+uymTtzrpDdpKOZb7LO0RctzkXqR8tzMnNI61rwapzXq/6G+waw3zEq0Ymjuo2BTOUMeRR2pH
V2aaPzFK9riM6CCj+KYFSympECvXsPg9zjpXCNLZx011dZOAyAozVsP+dKcG/cBIjZgo656zbXbq
4dWj9nXOJy3twa9lpO9+1h3ANtg9xzRR8HJcvYL6k4B5LDDSX8ZyFT+r4yQ+fxWamsZio/3DLBkB
4mhtRyeSnilV9pCjjwgYPPp+IDjLRg1U1NNy3VThIxs8m8eC1VqMSy5imMBWDyjDu0tYf4xXkNAZ
vTWhjRYchJYgh+ukgHVcYUPLIZzJkeIjp+PtkpxZYgmNSXxH8g2Mb+Hq7zJ+sTVbU+cj/f/2znNb
UmQYgqi/ogVZ3toFXxm2Pr/wtcfzI/1KqrI5F1h5qXGXVWShCoedJzz9pdyXwmNxgpz6ZvwEHL4a
pqKV8bVaUbbiMdDYd59l8Z/laeokXGSXZxVuN0N+FEhhhobqahWn7FsA6J4N2CIpx1wpozbDO6f0
jEPnkyWrAMjcNRQraVQSDJtz7DTqsuiMZFHc1Suc8zq9e+5jMbAyR+G8xhT8KmTjcjH3kMTA4SZL
/bxlrEl6+lX29xt7ziigFaO75Ofpt0oResmD4AJDn4z72HPTp40EA8y62Oel4pAwc8e1VEtB/vLV
OaM9NjEQm2oPzT/3C8NeN8FM7rc1oZ81UwY8jwwxbs/Ug40PC1pT7Vx2wsy3aO5DXou789/rNbkJ
aWmDmYs/3RD7Em4lbKXbDXHxf1ctKat7uy1q5uabZHONtH3KgulWcOhblUaXge0h35Ul+FD0dI7Z
nFgQN2HVUNxdgtNMumdvKD09HtLERmqEbb+gf0DTvxukwrZkhgQijLEoLN6PhP699tPtwoPCJwSJ
gfbuu12uKo+0aBWTilaWi8p4+6nipDRCf+2Xf+Oc2KQ64zcwJ2GfHZGYOu8lTqWinEexbJ+1YFIa
w6Uv2JMGq60dVo8XTHvztxSrong7ZuvQx6V7hm+lALOE9ykcGOa3Gd+KljMVK5fIv7vLIBId0cFd
oowYU4TudRqns+WQGWq0AaczAi8xOm93YrHFt9LwvH0d+tjR4B8kpQZDj1f3QYxWcEoyixVcUZZR
rbcsnJ/XIeLl509TTOqKZlbHIoyGofBnF+3K2KcZhhbnZP66VpPq+1pMYW5vUT/xquGZLBbcZaNx
/Pyo2Wy3php5GCzcQ4jTz47qQIXTnFDqU5aN2FuUEx1lLcyjpBBNYz/DCXfAUoOanjeKSYQE5o3k
/agKMe+0mslNdmtmg8YBWm6G7EYI2wZ4xL4imB9vkdAgYfNnOEo63nNbuDq9l3UWMNRb03Gwdf2G
vYxVcsx2o7KO1Yd491mbQgVdlGrcrgr5kH3rbTCP6Fs0xjnENBGuOFKnJgYzkc4hUfMyAQVgMMjE
gh8WrmrxOEqWNWRFSQtk6bzkjOJ8M6dXxsjgLipRuTiTjSz68mQILpZkr3G3Yo4niALSpou6M3Vs
mxqIigticbkfqsQdqHRB+H0Ig1uVnUo20m/Y3UmM+PIRThfRVuZeunjnk+E2Vxzqs5DXX4U4oBYh
np/TYdMhrpWVYQ6xkeEt+EiBCgF8O/h4sxBbzrvJnu3n0rtC5NVSmRvzmSIJuih2OweXIM2fGdDD
LrRIkZjHIEhzWo5wODT1vOwckmSuKymHr9PtgZBnKwpoZQ/7GKMijU4RJ5JxV8rJYHG8TEkxncHq
B63A+ichaIhwFzFz4qo/KBOqYzx7cKa7ldqAOOc/rBRw+L//bJezdr9I8e/JzfYhgQGEjK0z/wrk
7U0Ip7nqcw0WDYHb6VWIUVquic7fDZoFmgZR94LSi7VtFynm6bnUSC1iuTj+wNPT3NXCK1QgIeyE
66Zfj230K4XcI5/6wDEqs1V7QK/i+TWRLxwD4VR2NEKad0dfm4+Wz23YwFgVK3gs11Di2Bim9ywu
Pz8n2ooKGynZNmHyFbxBj+OQ9Ay9IKjlmZ6dnNrBswnJwtjmKqzZraYN1o7/quB52IfqRRdnSST3
IaBrKDZZC6Tx+Ef81l7G2NZAVGd5p6lwBCYwFp2YtAfU8Rz2IAOqerFbVWFgAAh9xXkKjTiHPYwN
1vNzBSeCTAuh7NTGFBdbUjKY/Pjlntz3kpMxpVXSI6jjLGW6Y7HAKAdxB3RVSuSh6HWw9ZPNkc4w
EwuoZxdLR7h9EA1ZOt7fz2c8G0bsRxgadYUJqfd52c5WhCwgbHqsPljXzP5MfTsoucla6nUPOnb0
ctUB2bD2S3CselkKe9ShO/2RMXPB4RDUU8bocbuW8+aYIqJhZ39uWHYSs5kni6YJFwphWaj6KUxC
67a+Hoo7VbGZfL8StwF8a+vPhDbm3113cvw3VCeC44WvF3ZrxghsTHVAyyU7bYF0hVdjrpZsjDNe
wTQNuQDmXbG/IgJshW7DuN2TvV8eLzO85rHEZk7HmDhli0ZoQSeKABTvsI5/OprwDE7BaDJX1qHR
pMFs1ZbxoHEQLr1aUaVVTxA4g1jIIMLk892bTyIEk59g22k1sOTyVxNTvaxzvmUznAhxz803WKk0
zyAduEgOTChP6E1rGAn0sHBF7Eh+1i8r0o+p7LJS8QfKPZ5XRf6NLv1XA9v3Jtvb1jNhjrpx17/s
8smB2ve345+7J6eZmKCzEWnzRMQXZoP9b3oOJjlg5nlUVU9M/JND5tYmrrQADfKBgFkSWWSqjJek
ii0hvAxHiZdkL0QGqUWgH/9ItMe1orXPqq9cjXZ4v8zDcK1WIGrtC/tfLJZqzZS8zsvM6B+4Ez/V
KAE5gEJBrKQue1LExax+LFrZBKy92b1vQCVG3CUi8m1Y0bsozstrvtGqf1gzU47VfmfmMK+KpZ11
wVbNYm5THJpaUhSR2NJViiMrdJHT3AC6RnWf/LE6zhKAseIakQui+kJ5VegXB0HTPC/vmswi4B6Q
miHrzUu/M05v/vR7UjxWcEuSsDu+KQPms6Sg3Tj+66QgWF94m/O+Hf4qsfLN5tZANaqj2YxZyUJ3
w0XxcLLw2rB6MRk/geF6xm4T0kKFy83SuvBIwfqPzPcxKunGRpl405MSGSI5zlxM2THPk67BN2gC
+DSj+6Ahwa+atmLDw9qO9ESWz4XdWhIg5jP1GT4jpDWyTfbZVG+2kjBsmq7LgOcNC7L7fbjJHQcK
rUKVLSe2RqFp3ahXnQ5kdoTAKAxTJDvvg9KUNY/XS960XWiwGKeSAsEyFEJobVMm79aF1Ez3vjxo
fVARFsXbuAUb62rpBlXmUBzU6hb4PxApIlfJ0p4ul7WJQEv6dH6tcRp+GJeIBQtdNghSSFSU9lrR
axc8M/NGEwEtOBmeYaFnsZ47FYsp6+rwVZ9SI5V+9vRhQQlWa7g1gLE/f9+oT7ygfH4AbqvUZfEi
8pCPV+ch3F+5BQTPpzWiLt2t1R0zSWCnEe5IvdrhXJXKHpVukiN44L0gzIPv0hX3HntPJuJOlouU
aXBHXw1y7izv6v73Ge59Cet21OQIOIVQPyEWMGuugq82ABwh4atgG1R9iwykmhMahzTvbVJKINin
I8Sy17Ly6cM7NAF3bqlyt+FqdUyv+dfbcwF+/rKu5kyel6A3C6SkWDzPfiG4jNb0TmL2tI4+62TB
M7e731AyD0Q8/vz3FPboAzpVCB4h/+aLd8tzG/AUmU64Ix1PPbXw1qUXKIXnpyeJ8Ltxmna5T2+Y
BmJdHR6nN+VRGlYRjthJNI7OjMX+oKOVWBMAsrcext6jgDxuj/B4URP5h0jDGlaazlrNsG4Gyd75
84x+dL65vOv6Srfh76nrDLOB7mLgz9hckq+51gWB/h+g8cuiYEQwY9EAkVCd6ZnslYf/c5txQJdI
I01PXnDudMifH0xLkFqk+drHqUk0w828k+qJQGEVtXLSFmy8eZeHP3AnkxMRyYdbzZpdO15WtcGk
QQrEhrnP/OThF182twxESTuSzsolMp7Sqn5Jkal+lddM5PIfO9Jigoq4eM0GwQ3z1BKN8RhObUl8
F2NGEpPw0EdzAR27/HeRSkNeXMcVIXp651WC34Dxzrtrp732GkNYfYYs6fc/HicJs1OLzddEtLbw
kqv26u1wcpZki2gds0P4STusmrG47np6M3tYOW0ATpBKSQRFhgtLIeqcvDAuG0+kPkUUIkLcs5F4
HnBe70504TVhB3dG95LiTALPgzc3iyJNA/f8jeUr5urTUc1k52eOrCRRzKD1FCC8px+xyMbqKf4P
vjQlkpX14gaeSY5xe+uvriDaveapIBruoXo/e84SheYAETRYFK/xju2xvdx3eUJUQma8IAMAn7Oo
og6dP91vbvohYQ++4oGNleA0uuhnPQvgSCZXrWHSXpau6llt/o1HD81bs/OVgE3jSiZnWJ8wEiB6
a7Is1xH3ztm03AbPD1JlDA4M4vsWNL92FU61DMWzqEpsWSauecu53thHHrog8UB47rhmb6bBuSpv
qdkTBIvRfqjX82LajPqubu12N/xA3d9vrL6n0wIIaXD6jrLKk7bEx2yLw7I5548UzzMT7HiWSw5h
evhXRR0QfcRiwwu06D3kzNy/k3ADTUZrFXZuV93mTcUFIqbB9rpB5wktL0uTFIYW6l6OxEq+kpwN
OvVFGcMFASVT5/3WQSoUQH4s9vMuvcbnvaJb5iyit5/yrLljJ2Y4LPDdLe+x+47WIhzu2uBs+oDS
Jz3FLpkTf/7JqlzafOZ+4XLja26RJlK/F2Dw6RnyrHBe4wMeMN5mGwYtu+hecAm/Iz38yh14/piR
SoTIMQSb5EBgQokQFiXWIGvemlBb6+Kp5hMvlFI6FjDPDTJF7bpa8nsDTt+mDuuV8YcOxsy3yFc4
W4Q4OOmfwoQAhJXH+IXKPXUP6kN5XcqQIAgUs/M6r6WSMiJIUYV3PCF3AYgnA3x6NwTYYGvOsggD
fOxq/upzqbgVsfDYsWYQy+4/cLBQuW8D2rJgYh6zhltqFWKE5TtWJdwdbjgsogkjgpjSz5hJMmo5
pcZ8aO+e1Go+9rfIOzTfA+XCrHQ9ktBN1TUtEY8n+EoeDG/nudNpd2JR0TVitnCgYTsp9WWDkiLj
344Zi5rvKHy0zLRQqe6YKLZ6Aku10M5o+upmY8mXoRD8ROgs9jKxvF+5SQywT4wI7m665s8b8glz
lnMS4GYq0sbbA6HKMyqseq1Xg7M0S8k//brFiIewsZPpCI5HKa1vpepppIvAmaln166n07WNs1nI
C7Rn0/1wgkoHDgh0XYmXf+WIMC6MmMWGinMXKEfxYLhe5wQBMUM43y1tiif4nVPUN4X0oDpVxKKf
ze/jdtBgD4b2s7Iyh9WyP079eqWK2FVNkh01ES+AZ4b9GTFEjZB7J5wh0AdvH8QVWEfu0nwjo2Cq
zuCX1UMJs9j1IJUyahQ4iqw7LK6HjyBbEzVz7m2JnNYeuWgmO+LiSkfHLTp1gwzhWHalt1luVuPJ
YQE6ziHaabZxPEBTB5XoKIp7eps1tHxDgUKXDr8of7xwom8n8RnXKlNR1jDlOkxJQ6+YMwUnkgEF
rNInYoJz+MK3aCuMpfDAMHkU9m113dZJhIOMg2Z0ZNB7JVh7BrvYEzQTlQBGijF6hHsxfwTyVEse
Zob6jEZRtKLE42iYwStsYswN5lNEwPbj115BYrl8dUnWz1oLS3LTfC+sQOphgSOWKzH6Xb2W7459
t8b2FrKZtg4guTNWoBmRSpImSQvtFAI1Gny5I0C26GgWY6pKQgHP2kiw1znHSheeoNkZAL0BW2LG
QJ4xLtnKlVngKSJ1vfm4I15IOBVGs0R9Mi07OUUTZFrVDGXjcOmaaHZiO/mfz9wiuhSrOlJWYpz8
EJpdREUuyAuzcZBPUg2Nog88KaSNDclg7CXNjFWr3T152a8MwSHoJhj1cBoiQMSN3mR2e2Ic895A
wW6vVWaedxbLXwDMbhIyZULL0vvA81aVjkHWNb5tnoSzQsRK9B7+xUz6iQKXOrr4kNBwmMRJ4f6H
l/SKrBpH4hzufBKTHa+3E6JuZQVK0RFDNeWh0Z4SmqxXHzM3jqlormUE91OysGkWhmovt7gALUW6
TaDCwzgU6Ayig8NU9tMesTM+Ph9BM/bwpE18SRLJ22jEeP4i0YoDdFBYMm/t3+2x8M7xm8lJAfMk
x8AtUYd6QKBGjXXazcBHljGW5Qh9YzS9rzBeVOskAHAW6q/Kr909DznJ5P3xUyY1EAt8HOzELrRv
U8xBjEg6/CswvMxfA8JZ13+7oqDJxYjVaezQxvJ8QnWyBhyfwlPqDPeDvJe9Bg9fcuS7u/KCsEc9
ujATlC92qJm4x81jLHhl9nvlpj87yh6ElrC4CMoxMxXv8Bd4b3osCe8qg1z0P9eEwEZU92mVunuC
Z9tSun1vT3yMMLTpb9rHNu9i+S9SSph0a7p/V0PUo7rCiWyRr18jrm8ID30m9dEw82ULeQiaPyyX
WkV9vBjEIEeQ8VkxwWhNEwOXye24d5WCaJo0sIL6HuDNtYYqF/whaTUVpAlZl1fEucqrSSxe6YAM
zBLNMVUGFY9qCnK6Y3awC/M8Rhkmc1/QiZav3CQhVDt1v7/BtaElokbEPJLjmKyw7pI004NaTh9W
UgYt65Lf5eXGzeHYrM/dgbr1sQk19/hZ56wYuX2QQpmsqz7tjZhnElpmlNNLOriLRFRclh+Yoo1Z
oS1kGtBrT0w3KKvap1KBwxHPRjcuE1WbIwXiOTLNDFJbjYgXuvCBeKCA9plYj8btnrBvPVcMpUvB
6Gh8F2G7LvBoVeMs5xfw/GuByNAk3FHywZrrDVOPqEpzfp2Z/j4NdaEGVjyib8tOyonxeDE6Uluh
bLhWfJLoRnVcJxc0Bmwt3Vv8bYBjxT3Sk4mPtUOBClNzKgKXrCRQ6ZbaGTL/zGRcElRKKuVqPWRb
kfcAAcmTMtWwnfo7fU15u5daSNd6jdzgPeeXDohip19uyBBOexXyBqdQHBQflqTBhajVgCFjPN50
ZMzi7kutYYWhvK0vm9IMQ9gKRdQ/sSyuGJZbQmWasAXK7QS5RJJ+drQIm/j0wMnNkfDFptRuDemq
Evggip+Dx/CUUs2VuN1A2dYrtoG8nw3zzAhi306G4PRYmiQDep3UBZUeYGcwrDRayPDIhpbjHygH
smDeKRyRNCx0+0AaPkAfb6o57RhOY16PWYyte7LkayorG25PMn3vbmzeyHFUz3w30Edxs4AZ4iyq
/YHedRpfYD7d4R5uuV59w4QM1gjymAT4VG/B+k9I9bbu0/SLPZu3KsIqgjBObQOk39x4bNc3XnJy
MKPdbUaN1gf18eEKXxR5lTx9Yf4tNbJvycN4UjaNAU7FWPT8Zz/dAHxtWzsFp/bxHj6vMqSFDjGs
WuP1wxpLrJN821xubrShSUJFnlYWCTs/3aL06xxgBbFdbobdTJ3mMiS/4ngjjAKupTRPe0QTSz0s
w7Q82/uL3bEXsiJ8X2D8FbMabotvr8Y41K+pmz6/mT6mWrY4nHlfbftJloR0CCZH2Q6iuayxoA7F
zHQH8Lm4Prky/2buLsIOKBS4XmBUK3daX7dysiLHfR2P0uz5Gdo7BGXMqKJaU0aLCx++mgxxnB8G
N1psMCQegLgUrUnMMtLrgUmSErmoXng8W9NsU5k1/C9HGGBdH7d7r1PiBfKqxHv0tsRewHdfamZo
PaX3hoAO5T4FSI9jwbvoKsE7XsDppMFJcgzkhO5jF6KTLUlc+XKBA1sWBXZxsy88/w6IVIy5C+YK
ONhhSgoQr9HbM3LHNOyiy5/l+xGQ+UyRLKGfUUXxhH8akUBryZQfH5AD6BqsYoVmN3en+FKAF9tf
3w48CaxxJ093/O3KK1O7y8SA8l2MhdwGQPgbDPLSCcWxQsGjNAKt8yFLp1t+Uf0cwqdv4X4VF3nm
T1aw78b3iLz2pE25LugCey9n+vNGOGb7oDezcOcJvBlpr9yzHY3Yd9jeBDs8L6Fq5FHodzwo2scU
BiONc2Cdmp/0BOWM7k7/nt64icWG4so7+r9WdsQ8KbFOBwizUfQXh/kz1Z4OofmZ4UHHLR6kL3Dz
3Pxi0IFxbMG2ebQAWQR/9YQGi6mHsvrbJGcqFLJumRJvR6jV6qQlhOhijBOBw22ClF9pDWPCEYU1
dnKHMpjIvEn+VzSF2lNqvpVOgcdr1omkMTUIkRVtWnfUBjp8SNgy8ByYWGxyTLjy1sQIFkeWlOK4
25hyrhQMjMcPic0dio+933/ZsG2j1YMDWZro4rliozLRRgwOtjehmHENnDjk4PQh/d1ChU3CH2l5
utlYeZ0o51aRg1jQ2oZK0o9OMKq3wP2aciIYibNkvIPbJQtG3sDFHCq3l9sbyL6vBsm7F6bNIL6E
iK5/0EYo0IrO9RZTCCf4o9jhHqiHtwXGJeVPrRVf6ZVjRciHG2G+kCjFurgb51sMxaGGRJFNvR25
bLz2U98A8Aq9Nj5HMLb3qytZOrREJBwUXc+hJaZeBUkbnIznaPVHDOT3wx1MTzaxlYNqG1nCMpWT
ecy/F+neWRdklzbnYAJZcBmsutaiF7x2FtCO0AD6h1fP4qD72HCRAGKIkgAERrYsqK4041wZa2oR
a2zADMNGbmNg0c622xjXtfXkJGBwhhH9PCkwZDJb709r4tbNZ8Trhe9y9PgRbhEjpP4O9vufTu0m
bdrNY9Ad2f3OzAmmepMgfzKx+sShcD6dfFtR3AsOPDLb/EFd8WHaej+CCNhZztjO4/Zd/w/XSiUO
jSdWUHWLP+l2B3M3t4cdOsx4457iALnELL4L9qPGSidTrcgV7ECpFr0kR7xb2Gk2TPwFHx0wbC6+
LLzOdgs2K++eMQZZWFonuQpPMYfKWtGuZPGz0YSQYEb0zAe/AdmFa04Hw868PKqeyF7I7kyFZ414
ZeutsHtIVAijGeGAQ9qnx7lT2V1HmqnJpNBfQcGGG2ifPEVMdC/Fs/FVd97tx6cRF4EFwv3R2FxJ
+nqCNqhFFRw5moPsyaSp6Z5MWjdALxe1T81Lw+qMvAGjRiaPTzyPC1oELhuREybKHQwE5fWya4Tv
tIm1YO1c5bTAz/BfqMeI8PGVJJQ9l0L8/pJU38yLWr7r4H3mDCWaAOYtbBz964CMAoN9XiuZNvfI
Yx7EuUB4iKYGE82oVReOSy+eI+APQvnkiedQkYmiYG+DYR7IeEnIQi6cp9MvN0TEXc5b2fwHjtgv
jOCEEeTMlj9LGDxh1K9Cbkg7TiyYOmkNG6g/xXB7LuqDM1mPD+cEhffwJ94w9Bet/vEPePDGpdfL
b6KRNNor1ieThZtRKYpeHEqqg1pb2tn4B99MTD+WjUNkcyuwqNBrLDWUMiTKexjAAr1KeXJzd0TJ
Ga45UYRNmwe+0ANxvfDoCEamfJpKufhZ+hiU//B6TWOyvgykDE+sN2mgF8geKnoqVItSLGu+5CKN
fm2mNFK13DmfNILsI78dySVU8LbRdhIUuy6P7UeBMtoyWJzkEzUvmn1HF0uYTlNNUdtVa8brBuko
82E6Plf8QTKaoxqmGqJQECAliapBw3jrZckQEk3+HkllbWvPo5+c0Ipm1IrOXEcEEEB24xGnQY4b
hs3vWy1sdjmURxQjSRThl9TTP7VozOhNn+YSwLR9+va9QtWtgvbofQ8h3/S5Mle4pdQpXrenZ4En
vGouxa3HcBD4KIAE0nxmT7wqPEcszZzzKV9ZtAa1oHUr113CFnsUIJfhJ2n6qnAywjqOGaegIsH7
8RYZqduNNMbX/PnE73hR/SAvdXwFNXQrK2SQXTvLwa+mdL07D59OWyYs858JEHzTrzsxf8EaESQz
53nssnoP/Pks6Q6cjoI2KogDRsv0B2l9Q2jLAxP/pFLmxgl4ZW1nyLQuM8yYA+FvAWZJQI1tP8i8
nTMsiOnkLNTSXGD33LyfZzxO26mIfqgFTrhWtdgvu9Wvfrxp2GBgk+1SxGT9iIMaOB6MEhzcg2D4
Ge5GGSdDtWUVXsvaZ8Ey7Fth7o26pQ6ZWMHYwOBkNip19+kpcIssa0aZ09hSRah021djjhPfQqtm
DKLhW6+4keVy3kRpV3BJTkMKvzBs9Jvh5v1jP0Ha5gS2m+uYd0fViYpMy8FwsnVvqy5NL5dOm9yj
PjTLJq3pcANRyUHwO3Sdih7sNOJISy3I7+onkDk8cdxgRQOy3sAnKYSh9i3KBenum4r5ePuzuN9f
UM9lnH+JV6QoLPiUS0Tlw1k5WviRARcO1Xpzne+H+S4TTRY05aFQblAddPayr/AbXfdCvOac9lM4
XlW6kGjTP0PwMPlMiJ50Q97A4QyexsUlpfUCYIhuH+T3Ju9/iBVYZ0i/qx40VRKe1+y4W2gTRH1D
xljbjGIX4yWLs5QDcN5zdFjFqDNTYvZ0BNz8akSIXx3BlTrc6J4M8vuO2w1C6KWqshmyId4Iuox0
1yhW0CNg3pmnNKpM5h3z7JvM/a3tbxzQG6La045SllZZ39w5pig94KIJMwIiAtowxZTqMa46XcZO
W8PRLspv4IdvVdAKQkHEBCvE9zu1O6N24OHMMA7ft32cQzm01aiTYVIxLXr2eMkWTYob5Lkh5n2Q
ZtCGQSQjNkPlSzQbHR9G+g0SQKk2zUpgmNrECxLirJV6TgAMVsg5JM5BaoQn4WZO+HK8vIlfd8Vo
sGU8C2Nwougi7BjVJh9FoqKClOHeCAntyXDZgUKSburWa0x559ZCs/uKTU1hAh7HHN2Yys9s4hOD
TRwykPdxWTVHsY+4Yz3Xrd7d1N+MuvmPiaCLkGymau03yUxJUkpW9ON0YV8BuxvqDbJCljgK5b0e
1hdSMiHQVLVS07rHlfiYGyv+opUOe0UAIViM15CeZ+PhSiIQXIdQtXVT3xD4W4llo4VdBSC21KFu
jltyw63CWL8JF53X0X+WIt5tGrUXP++768wA0bjrmsXX5E4YzRIpdDOSPbPY8a6gkhV2MeJGKLCq
mTyXhXuUm5HTBbXddMjMSt/8NZ7XfDzsiEwWmqKEi5o834KS2PI8PwSgNCOd3WaHYKl9k3MzpsA8
ij7ak3s6aoijyismnvyZwMsabzvqworc+xb4hVhpHjw9/KO3P/2A3LdUWVA5IgnqR5D7LvGNu5Xf
gIl9xEt9/A/6lWw/EdtaXRGC/+pDBRK+AO/YD4/6lzjWZeRq1rEtxstIXkuzZxJ5tZGVyNCwyZw/
xMbPnZXUrK/LNNnfOhdxsdIzM/MoXCjE0KAthAZUuGrp4B9W1bXtABxkSlaAoFUaBQyP7u2wfy/v
ZATTsjwzps1c5uY/OSFSquqc0ZSqSCrWXN5iLgdvE3QI9ul/3FLmTyMGzla4bMJXdyPa5PWPoGFY
FodNPBUQDXRJ+WwSvAcT5MDmIgzKkNMQ9EcZDKnWGzRevQbdu5JrL6vkahwEGhWRAd+6Dt6vzMe/
eO+N7v2hBla3qE+k5wKnvQ46cXlolCqfOwhJWCWYdQ9jVisdsQJNbX9ttv3VpcGzdaAP+ezMFWeD
JY1ynEnoYzuyraACpF3IeJkDmrpOD0dIBx9fmcCG1lBWkSvyTFG6QPw01aLGesDDdNeUz2D2TFzb
Z+eRmktmwtPWE/2mjuKrARTbmz2uph4k5SRSjkR0x71HA6YjnPQW35vCPtQJYoQqwC6E1VMzaK2P
Jmf5LkXusMnKW5LtWNRA0BPJjdmuk2/vjBF5n+ctsyoOoTibNeBWgWRTPVIgEaVIEAZG/jJzRoUy
C5ECx2czZ0VNCCcZu5UKHR0jBQD1uML7NW8FpDgxHukhcNI04+coE+vyfWo0kXt7pAhJncOtVM3Y
cABZZeGGXOTPZkr5WU0lIsb3EgwpxsSqUg3Wvxr49MRoBJ2KxP5/njA/GtFQwzBOwLXKIjTZe41T
mmYJbQNWpUb1pxjjxWOUXDZIN6C6QKFvo/0cLSOnFAoA1KBOV/+BA40ikxinsN5ttzFHAayeYIdD
qmebpFiSE9RdgWVB3LzyXoBCfpcLLiUsaSr/FOPNZq1gvgPuHBAPgJqM0v3afAVLh5GgARb38CRG
y6b+znogn0BXyabIptgVPqZpUog6+TA0no7+RtZBIiapMU3Uv001xqX/cJIVelSi2qgPL9VZtsxB
53iVYU4tvwXR0NholWSHxU5NC8aKlX2UFy+SrJw1lCW7nGUQqeXZkZQUdIdYdp8DNd14NVNEC+KF
/NrpERrJ56mJCt0STMSyfiHv6nMJPAIDnfUCRdyfiFBqphkSo9PTxN7f/zvijnmU6xce1DqQKJEb
9cR1oZXNG6nSd3KLesalilW9dB/kCW5U0kXqy4mYad2aRnTQlWgMz019hfwvhPpLsTURp7BPVczE
+x/rMWirAjgqKO8kKMIsWLvKvfHjgK92EbCQcuJXZxVg0T6+COErUr3N81hi/LVEHw6KLof11IKE
1aTjLxCemboClNMtTrN0McpqeR5/LB3lVqc4f9mLI4snRG2jX6Cmcy4DmDWEC4tosMJJzTOpugSu
UHyC+sREu7GhAi2uHEYReAKzPf00K7c8/QJmRaDKTSsQLcwws1YETklOPl/m2nfXAtwOIcAdEfyX
nHtCO70dDfwUNPnJNDK7GvLzU3Ns0UANXpt49HsU6fyyc0eOJgmAJV8KzaVVbeZPVWSLijVXvAY6
aN8CIcROrdQan4GRtsp4qPDXnaDupJaiCNrb82hDIp4wwS6F1FndXJJRFKxW1ABU2+FfiTh+2NSM
WOHrCJJHEKA/ktuP8hQGAht8LSXgxM+5g0ngt8sEBS+HUZMz45ow8eNNwsQiNYefv0GBXy41i7td
UaEji4TnOE6GagVOwlUsgRerW/lvw4EfphVSo9kSr5mCGSBjztBpTg5TqW4kBDozwT/7QLprV8xj
rGrdE1VYZ7la4kuUMtpn17rYPhCipXqLUDjXZO/xCaeSbc9cgjAdJvOG3cWhjV/cuglb9U2XDAKL
WHyBrtnzhJVjQ0TJpSuqooPWNBN81M167ISJNdMVwLWxlo8XaQsFrblPhm0HOyNsDhZ/Uuu9wGfw
Emf0FsS4WAJJyYNJsm8Pq6mscHxMoDw5BonvbelK6Dt3VWO1CaQ7oNfY9OpFev00xON/U6qOia5X
IzNzOMypPQwcvUEY0PMVMe4DbMEKE/7+ugXk0FvjYjgSc+2uxAIvlBj61MLWY/2JC+HnccOMDaLT
M1e0aiWi29m7P4Re48wFV/cufwRZA7RJyXMwuP2LPktkoSyE64Eyn1EV3tU4zKSnHg9mIhQyzxXm
zeFWkhnvOcc634KWFmQAB34PR5uc8DqpIrfpk7YEUw5YUaXA8mkzbh9Uyg2Nr4wtqWER0bwZQw+x
r71uKK4M+d/PdiJYgmaCNDLOGU+675QSObPwjvc8pWmE6qrZlWtVAPTZvboG+CWGo5YnAxjCDdy/
9Pe4ywZ+LBJV5f/7ySLFok9tuMElwejMVmzmfcr68RGiK12iaEruiKjfpbeCs5FxU0kISJJhGF4F
IrKev8Yu9lahpZXCAfr15vYb++RZiYhfihM7b7NIJLcVxRsX6LLSmxkt4dh+8p0A2e5VljQEfUvc
755qTyNyUXZSZmMdht1cWSzlDooNoAMDNzisy9ry2ajpivIA19bmAUl7xuVpvS/XQc+PpgsDORf9
GxQ+Y1+1XPco3upo8gBl8srYPkBblRegJ3XzeCcMi+LVNrLWcR6PN6HMI2II/M8bLYluF6nEV9BL
t0CidzdzzA7igL+ktC6YlZtTvqVvVskNCrlbq0aekjLkrQT9leqLX8n6wc5WQM3vspKRmiWmE68X
wT0oX6wCQyn+bW9YREGibDwgvn/rGQxrWxKEiZuxsQAQJ/2rUiht+X6yHfrnGOeGU4e3uKZV+Ogx
irHp7irtqmJSVty5qm1ju5l20bHgxlvBq82ULXenRDQO5zVXcvyYjcyeC44AZTaxzwyaKeHIpzJZ
0R1ngtST/ZMfMJ0XeI4kyIL3OMq4+qfBwW6wbNTIulhZXMF00IEQJyrraV9ByP2WZnUsjIiyoZkS
iWS9lqHdzqhErxjWSnJCIHZgYCNYDNq3Qp6q3AFfCi4wHjJQg8N0/tyWlR4QHjqQ8QVnKolKrRFr
MAdnf+UoV6URcX4twg9FwEyJVOIj7u0tC6fM5+5+QYKlX+FSFbXEOSzyQYYQ5yx3B/YZGY315eAe
egdLRoutB3u2DO1wQK89AkZI9TXdVK+PDPdNtbQjapgJ0uEhbLGsWnikRtYiSF6ecnCkDXQ/qUGj
WhIKsgh+WSPHmXiW9HYy5UKk4Jq3N3kEvRiprHNzoE7YoDapSzlUnYrwcnKx2egSYKwayIk4kMwQ
LzrI0nB6AJBtKTDc2yosCdLs3h4MUlDBxeTFM0Nv8aMEqbI7Oh69JcfhyQxYnAm5j3CfAhlzXOwu
ZW1eUephSN1MbM8JBzG6BY2ZnOGT0QA13VGFZ2U1Gzx2/39bw4gcd3p/7oTLKYmlHE2+X7D1YWBf
c3+37ooWbyCBNYInIxNBDPqdobteA9KUvLy/ryIMnaE596yoITCvDXwoOSLLLeoim4HzhgszDXXD
vvqiGtFpwp9Zd4PiztUUPVp/KpTJSDPNVctyUp6V8gf/8tukVxvrg4PsL4s3DVjJ0lrVatMOrt4F
m1Ex+ATueEPnVjemZSvrBFYFQTZxrydxUQ/vqEnDfDlnd9G9Hh3R/zFh2eqQr0fljC4z5Butje2d
Z5oagQI1SihOgxjn36ZiqbBF15tG/4xkDHx1WXOTxyXc/z6r4zd1e0sTMJxxKRrTeHhcluCHvzlW
P3Td7NJoq5noxJdjJB1Y/EQPFz5rgigWkYBGmP4qSHq2LxLzyWu4G7E4MfmjxfIwSpaP/qZfo4fT
OesPoo1UGdR8bMyx6QJ76BsvIfpouOlHzjf7fevb5br6bNkSGDcX4kpdgeGPhy/wEAkgCMB3ZTgO
RKp6KGBrQAEYgj291m4CQ1UrDwdJ9nc/CLwF3WXG7G1h83514l2HF5urLo3BeZQUsLdne3/sElvE
9i8WHujr2/H2CIi9aLDVz0otrD1qKLTyQp5OfajGjL+dPlI1Q31bBHOvW7ODQfNxVzxgfTzetXqa
s/i8ceBIeK5Sh2bLVc7JwHu1BKt3SgL7qZsSE2XCM7n7RZVvN5gM4P8IdNRAqdT3uAyVLajrdgO7
QXmc0etaSW2a4CFkct7sxF5z3Ivqm9u1hV2UKkfVfpndHijAcLqoiq78p+KPOgY0qADrjLJClcMq
TYCdItrJ/jaiLCv98BJehn1IFTU1mAuSlYKKza2MGSAh1NmhoJFXMwyfRRWlUoihN2bqPl4flDLj
FnKj/KayCh7uhXA83rLY83iNzwSmgZgR9GgBMA64hNItjnBL3c0p6v4kcPF9qjtz9PVHLHCd8QxX
v++Lat5n8eC8cYKeKHhy1NzeQirDf8gLyU1NH/Sea65/miZTI1fgijCe0WxHpSgM1K9RsbqF4f38
mN+W+qA114M6WeyTnC2drWI5Lpc76tWaetSrNaSmfXSBzms9TFNzo/wt/+4HlDIq4HeCWFNADdBh
QKBHhkSPhqtXl4dtVH9zrAhAlb11bWbQe4ZbNjSuuw1Ao0XrkX5ILTcvpcFCZeS75sGRCt5i/nga
1HCdfZMW/LraMiqv2mw6ItE+Rvhf2+/pn+YyumI5zxt0jPU8OUGzPc8siAk6a6r/nFeK2oDf7gxA
rzOw/7CfziNO8yRhaT1/J/sLEfusmg9TWdPhXSHR1g963QFTci6BqeOwHKWWl5i8rWtFMx/xZhmL
ag253/U8nEnbwr8AZLU7x0Tl7FqIyPWJ70lFzd0DzaJeSXYfQkjpq8HfaIRn943RghpbW49fU77+
fM3ZznCPro5Alw7uVlZYfQ2Hb75mBbf1Hq1THgnNkZbjIidnMFr3BjDKdg4AO/hItFsAMoK5og87
PZc9Mo6F+SvnFt6XLn/TfWkGvGByVfZzTyAMdBdYlluvtz25wJEvu2RYRzQ17/XpmuvNHR0k0xjo
nxz7/7G2mZ1FQc/3MM28CrTmT91BCs6uR9Gylwoy+rGdQbpFefHI8PbkJB9n2ftY5kvfNGz2OCD3
UdWxd1j7LLnYrYHG4wC+6CovcCa3x2uwqw78afnvvX0mFxucDfvAe0rP0dyftH+qt549UrDYKPZD
qhe4GYRu/vdQ6Iej6vAsoSWLzzHwajEGGuuWDgHsw7VOP2HlI6hMB2nvfZz2WPhX+dPzkkf/JA28
qJBEkbJ4CGHMvB5fCxy/NUFLNqBaZHlI4W+NmRpFlk2WULb6B8BQm3kf+b9Eaytn1CIYjMt9gG4J
6wLSSA/p2Ptlw821uiLgqLXqMxjy2PzPHkDygsS/uryDXndtbtYqhemuMOF0ck2VLIUEaXYpmh3s
v2ivujKU9CF3WvVYZvVQByaF9WAMGK9uGvWm2qWoDxIyUlb3OAyIgQmULMslIygIsA4T5z3SuQ5L
zNyfHrRcO0FhKx4P1zJyqciyoTzs1K4g5AWDzuWVPiekyy5qWM7BOpRUjiewwsRCTCxsRuQRIZqs
RUzNVTkTnH7wcq2KQJGXwU7mlTHPd5ZfriDewSn98XFgXnag1zdaAkzXtxSw7rqTggHbQFRyIdou
h4eq6bF/000kM+OqXF5EqkkiUpDpSEynBXcE1MIF3XI7poI6CitVhBttTK29hCEXwHQMC0rC+WNt
Kc873WyV92g+zXvU7aDoD1GItSV/jMQxc49oH60Pio1lq7gIRz9qcdqVlRGkTqfQw4DOVFwTGbxu
i5C0PvHMm4BCXhzpKtkQ+a6jrpawYob4gz6yEO1hf40E3eoIX2D5zy0fKiTY0W2mrcCNxynADeYr
FjfJ9cpcn4Xk7HWssnGfKjVbIMv6+oXHaPVwgj4jRRITev65Edcm+FREdK0U5CI7oKuM7ci1Npv7
EjITrg8MCh96Sh7Fjld1A0SRKDtON8OBmbr///6k0LinXYv1Bl1W3cZGsR9QiV6vR+zyDv5JorSP
cT3T/8YPt1K1k3+AxxSAWrNZ4DJZsqwSVBEEQ8Cy97LGbrsHn0hhNTDw0hYNIlmlD1pSyA07qlIE
5vH3uNXuag/97k2rWmcbSP4MwLs0Vek5sYyxYmO2EyGp6KET8OWAQPM1r15w0geVozo6EZEBKQbV
H/fnaHBm4rF2WWhT7/YO1wq5rQOOMa0NcT4/ycYdmOrdLIoaUCQdiFbyG34MfNzYamgMCS1024Kc
Ks2rJQ4ff91Z8qFUCwY5GGsPuS4a+Q11Ya2HHlUx1gxuySNa1ZMRB790HmtIQcgH09sSRdmJJrk0
qB/wTG2Z3vbAppTZuJbbmOlxYKaHljCkHp7KUd+sddIib4JcD/vhvxrq0HfPbef17TeT0zIzsLQJ
nIrAjfc4RC4i1wKyQfTzmiLbhSH62ot2tKGWNBINIs651/0MgYqk4DpJHoDtRLqxjHUFSYzChC08
w0RQHg4VON6v10bxdRtvqMGHNIeI+IlURR9kO5+bacnfZlHt4Xv3zWN5wNm9/hYldaqOjRzrwZXw
/VO1Ajun+qc+XbEQ9tzb3ODhnZ7IScpwg8D1RX95qY/WKfQF+kTg+FLc4zIV3274MDGGfktrVrFn
B/DiII40Me2c/2d3hZyCZvitVgx1wJpzXR3NVMfPua2EaRQQfzHIB7IS3u/SpiYwFDdpyQH0NE2Q
Yq1cqzpkVmRvr5PMX8+909fHdDkeT9w1jkwW4mZ+sKAGkLA5+LOy0Xlay/chlwt/Y2b3ucAqeWSU
e9I56wpltSxxDqqZscySe+/m4wY6BW9xvvSGZNhBPwU5ibvs9v1eV3Q0A4KtR5S8xWZBgx1ZEf6G
b0K2SVl5uQJYCEzAb9rq6BBVm6Ymu7qkIIJdVtsebBF39OAo45c+7K/TDnmVvUhFnSZ16FEXtZ2d
CHhXM+Aqjzv9qeDGn8Hu6NrAmnrwHyXPCIMifbO6OWy/zy7gQQME5cr2EGyctbQqdtTczFaXFrmq
4wWiW7eNLv70GCCi3ILmyWO4WlU4MESIiAkMxkrW9DbezGBfc8mkF8/rc3bzKgfa0Pl5SaZIq79Q
FLYn1sRQ/Z9ZAiwCeuP8Y2r+uwWDdKlotQZD5e+/DuhQscJ198MRV+jxU1yly5zFuF39JkfzHEdz
RQYYIzk+rjEhalTE+TH6bboOhEW3aOZay2NdhnhxqNxEobfgQ1miQpcHsln0NhcoI0298RfjjsIk
virrBtdHej+qodExzNIm8yj9G/ZfguuzX4VvT1W2AkHE95U4RAQbza/sVvYsuihVFXpR+QviviT/
z2iBRILtncMxekTbv6LFFPXTOeahNBZrgLatxhvcTgerb0AFRPf3TtQVhVD6NS/cpJBX90OABftM
uTiBKqvlGjjNGTqEPc1YGYVgU1MWS/qtCv5EH6wBUSykG5xpDPfZqak3E0df4z6liQDTS7e/aAfn
cPKTheSLBLPj9pUSQ3tA05c98NYt/W0WNj8JcMLMKhrOuLDVTwHkMksskxGL/k2XMhHQp40CZJNv
aSw2DGwxsoukPpvZisyiuPdqtyTE4zyEJvuN/HS0NWX97IKOuXxHWHl6/8sjzc5KkuockTrhwgcW
5y5mPyeLP1+n95/JGIHigFfQABVbNFQGEeNpSjzz210wAOWcLqc2qcIMUvPlbQgeTYaU6HJzVYUE
P5Uq284uKBUHNQ5e3g9YFJeawQf7VGOJ0JzEuqyETkUfxifmfhKVo4vMdHCO63cbPHL0M86m2dyJ
vy4th2iHAnvPtWkEmG99SNrN5oBEvzANVSkfUxNEbC579ULk7vptOgHSfuScXjVORqzaRyqxiqxP
b/G+GskEWM5kdWCT7TMJgh2ft/tU9bKUIiUFc6ycqgkHsmCvEiS+S5cKJ4GRz93chsA5V1HIkWXR
AdxrZOiaSEOpsOxmPIGm0AduBolQ7DBupQQVcqQPAna0OjGgS+r8xEnn10JPZggVPgMaQsHpTtDM
cWgm9d7ay3BGEFX60nFq3UUqIAchD14aD1tcdNi9OeVSzAWzCg7pXSYbUlzOoyDYG39R/N9y0l31
GbgtI9hbYksqwFI7Wx8HwIxbOSePZL/EkbtkfPmJayJZmm5Qs64e3KsySG9s8UBYoRtYu3M0tjxX
ghohojQm54XazRPWYXIwToUZmmOPuVyJcsPktonb+Nny7nq9CiCcpmfJqHZu5Yw9YpV82L/SVpOU
tfmwCiThtM4iE5jkUAn4wKMUmIZbA2ooU46zGQqvTI1WG8jL/Dvu0FNy9IKksCsYwHN3TZw64P2C
4A/Y4GID+AiUytMdIECmfazgQdUhb7KPrbWKmSv+bYusFDo3x0kHfIQNcB0i0o2FhQ8L/wTTJNSX
MVwo2qtX45eJv45mMRCwPenoMlAfzI889kp2ENfwt/OIp3ZOzblQgdZRHAoUds2fDP6qKJzQKzsv
XjV3ogEUFnl0tHWEgCm8aKsskQ6kum5j00dxJTa1CzukMXa+k1GLBfLoLCZPxE7RrN7DOIayq5pS
Fiict2Ax9ymXnEV4OduJ698evRtCPTd4RClPM9TuKodFP/LX0ANWgyHIwJsMkz16heAmHldFSsOQ
1pkUoczH+TXT1wqgT0CGsp7QBQNjA+KQG+1oOnxQM/ExRc7lDxc3rw8VreLetPNKdpPbMHdTLNex
AWyIyW88OmfDfwE5D3b47sVTiSdXN3f0fIti1Zpx+0MaFbX37iQoRGQF/S+S0A7VmMc+gtetV/as
hYpTrJD0GueS+8lJv/dIDFKjfp/PM0eJQed6Xr8SOrDUTWEXR0nHJ8hWE4XslLEZuQdTvz3aN9dt
fEVURRGs56P1FTjNRWP2+gzuI754jXLHTrj8H3VUihZ/rPWS9O9Tclx+YRmCrveVX8HwxmgNM/5P
IJeEfxilbYlmb39iafSIaTUXonBlqFyQvp2WUMoDMzEFNBH11l5GLPB+POqJYnCHaN2KC2jRH3gU
Nrq2RtKBSQ7dwSzOIWwgyvRQZbQz00MFrqiLjVUAbTcRv83xM6O1Gxoh4lfMmz84jQgLOB+Y3Pbv
eNwbxrQl6WPKrVHkOtEtVcIupoGbObvzDvyqwIMJESbVvQJeiWsbPzTGhyHIqzVcjkjO5hyqOWV+
K76Mpvnfk7GScDke3tQoNb5Wdy8mECgLzjD18MNk8hS7XoI4izwZk7bQ5OAyZ391zFeyEVoATEg1
EHvkMgYATlCCqn52Iz7o4ZzGth2oQDEp15CxG5tB1mzmNtaslyXGUh0N8zG4526LppIc6L6j3SVL
pN/9aSDvr8bn5BD5fyDtYEmK0atvRITlPjcmoHN4serly+Vf2TIPdM4LQxzWOmVFFf0Z+sLWTqvf
cy9ocKPoFH5cZ0BgkFLqCNILiM1Tb59QJaU3cq4etx1N2yIjkyYWZTNDOXqEEsX9HP0HZAoYeeUE
Cs4DvkFL5Gg96Eo0X44zlHg2giG4/JPzj62hS/Bo6G0VvAzhnZ/eNbVNsTf/HrJ3D/bVwKroS2e/
EB2TtA5PlDPkircW/KvJBe+cRDLHKiMOMisuY1cubq5PoE7Yw9KgrnqJ31guUc49+natGe9e3uOC
MdJ5Rd++gnocstWH6+drW5r7oItEROwi9SCHMYOZkXWOzdwa8yt6snuXsAZWShrzapB+4/lIKj6P
9XTe+dest1oQKW1IQr4X9fN6m3+k3smxbZ7ISRd1qVoxr8JiAxm2qR9do6u5y+Sp0ZE56ZkD0Xqj
8KHr+vt46pqWUXVjH5Jw6ZRmqrHxFb6jfYZUJjGqDI7yLX1qXgXkASWMxOywDQW18UNH90DKCJTf
qmCAMOrE+Infu9dOwwpxthYOuYTOJp706+3gJ0zs+gmek3s6BdNAUuDqyCsGQ+G9aesUXk/0rGUh
qMsei4gggwXxCWcDdcnjdNVA4bq+a7eJcFFtroeDaMIjeRlAhO8XzxKCl7kW0tN8+eF+Z9eyNIQf
lR3h0Ew9DkmSLDax+Ten3ZxwdEwv0BoPomtSLrXXTqL6DiWtrJHiHHA5pR8uUJh5kTMmwHgHun6c
DSLkPxCcFzSapXT24bWM1hsPubaCzmmtpnEbzTg0m4si/kfyglF6vXSt2GG12gMnm91Fkm+hQB2v
z6Xz/cSTEXoduZojWDmG955DICgP285XlnwKs2EDvKZYioEpfQtfgi4pLFfzv59DGP8VbpoVTuET
piyB1PdQJTSNPgOT3IztzyADFovTgvZzlS+FYF+AVKgfSbV5AWhsFyAH/5PeI/MnjRlDrGv1WZeW
R7lnEtJNpZLET0mEHDDlqL+sO20ntjGCslgVdEnRkgdFii8wCIsVoFKauw6f2/TBOAjmzxIMwwBT
ZSGKrTJMt8bEFZdpYwXtz71Q3xlRXUMFcdBazeCiXZXosEUjsFcRtpy3FuNiY4Ec/2VqAUuOV1Kg
ZjxBJOnAtlAaiEhJ4rht4/t0OFjRsU21gtmpN6pRsU+qBBR4uhj2t++rX0LJJRkHB+Oj3wNC9jz+
R6ydZn2XxUUDaDaVAFbQdrtOufYmfEHgFyOh8tIpoduI0CrzEWSzoTqkvLydd5jrb1N40Rqk17wi
rsGRxQ/6yTjTA7HwbbInK4VVRsimBg8G+2ubJKm2MD9PXilX5JVGRll0Voy2qlebKsMGnbEp2zz2
HAKu7nay1FlB0CeseATSLFWoeOGX81Omlla7hw77rO2ck2wzqnLw1OWkE/SGco0neO2+fxHeKsfV
b0GooepRxuDCbzPYFd9z4n0n2PxhpMQ5LgpyOpIU5g4IoJEjolvVUDzSpNBl3JtFS389p9FqjXtd
3vtHRQjUd+D/N7/8mi/rPNaAe17zZrAU5Z351iXV6xfu5mhO+fehSfxSZp/HialbVHunXWBQvBY4
iol90jgX6arKKsurZR4HBYZPRZQTq6SpM9JgZRoE7/vskrN6mgdjL9SMalXIKm9JqbGjIooWks7c
7xUDerEaEpDnVE4rbVMp4mSnQsAcw2OiyowqTvsQil3w2I8XIwH/T1NoEkzerutbtKk/4d0+nZ36
WsA4gBXpzbgpWNpGwPar30SpITZaISkW3Ua0mukdTFYzVQ9UG1LrcpsJMO7kNlTp/Jg5AiqCRqaL
78JAxloxqhVVkb7OmUw1adh5f4DF+JYkBHSzm6LbsGzUtOP7B/6he/qdrU3qqpsk77OLIGsbjX6P
OB7KxMoT20jgd6EneIEmBzvX85yHEyf1fZ+C2mqh8GPVj5QDFp6onDzz5kHIIjg+DfvPCI3j6ByM
s+/JkeFAR/Ttn3YXcwU08tF5rDWMQs0Fs1f8of+L6/iUPU8jhiDDc6T8YFxT6x706kFmyr0B3m0U
zZFS9M/Dz5Ovtadr1Y0hWdJecnh8y/Ye59oR8abpJw1TuZGGDJiRQeMRAxNM+WzlyhXC8Z7YNmNn
DzdQKmegOTWrYnO4j+NMlLROwjwsutG98vTOGG9xjqMFUACL9srBvlwcVWnnclDRgRvu7tPb4XXY
o0n74S23L0dF9emEv13t3zwqfyzByXQZ2Sc6LCIGnvZasPPTbs5hI9FgDW5Bziv43H9zT4uOoa8T
oR6MWeYIYw628HJykuVK967EpT0G5oy5THnd82/XirncHJwuXlJhBT1RzbxVEwMIEjv7XyMOW9mT
YGiiq+15/dl8vUR+GNCQRRVp30B/EtnupB5U3O9pXLRnR5x/lIGkEBMxvUpqo3s6uW+kYIcSzx6v
xaKNMepXsvyBMx1M910RF8QmA3ckGCNLyjl1JPA4oWfD3SYrksuVl/Nl3J+OHcHylOEM5v04Yq6F
b0xoy91K+wighWjdDvXQWPoPZt0h9iZrXXjwYbSISteCRjRO3cVnvDpIzkCCpo6gdefKZOQv/WNU
uom/Mvv6UlZHVp6owfljA9VveMozVTAz6dEOgxUYBWPzmT8+CUxKUu3fgM+YxjjGs/24eS3TR3b3
NFUDlnpLgGTIVBlQayLD35DerISwZ5tFhdMXu/qh34uEkJFvDy/RO/Hc7efvuy+AgOnwRph0RKnf
qJKnECm5n20gGMFYBuEmB4WgH8BR0PXrTXAemVkFgHV7PoCCuMrpJnZwsJPZDP9nObrIqFOkvI4u
iUkRuCXaOVGGdmlNVvkIcgazVQii0Ds6NyloXL+rSwCjl0rA6T31aXRNRw9xDD+dOYNp2zn/90dJ
8GrymgQhOCKj2IGv97gSiRuYAgpuE1V9Q0Q1jdp4RHo7JtJcSP7JHgve5vP5n6ARrSkNFj9Ys2AT
yCQqiAfMYyntuoR7NPasko488fW7SRxUFJW/PTE0gvXOkjV8rkSwb+HMwEArHzPpKbze9IguUIhP
L2Ibu6szmz3cwzQ4wFOZlrflaJ32MdkchpuE19JzKu4cyZcogtn9ur7E3EtnZTMN57IqiljX5dMS
SrBwseTeuJnb7R6kBWFxucv0PSDFLxp3gNS+pb6+b7S5UT8D6ZPwYCHxmuPJbORx+aTzXzDuGeW1
gRyi+f7mMDsf2kmCxiWDVqpvID5nJPuIdK9WwStg6w1ibYGZJWWaeV8layaSIl9cZpCF7M4Zr6UB
ZPrqiW2Gr0P9020Q5IkylgDFTk0vk9qXzRwFcCTbniJRkYxRZ1tqtB+VME/Ht0aTj0rSeKk9l8e4
aB6JjX4wn0RQrVKy5g4o7Il8vDeqg7tKIxDzuG/ZfMUKx2Nn1I0jL37yarOVYBcEFMYTsmkqaNMx
P++Fe4Fg7KYe2OUcF4J7ZGKJW8PFgUbLqSo3h4D7+NfEhgMDXje9iA6ZKYOi+cbNvQdgeecY77HB
dPDCqj7ydnHyD7BbpRNiqbBU1bck+2ptt/fxy26Q1g7UAZT8X81pxlYck2n6ioE8Le/EkauOHd1q
v5DxnnHl2jT2CX0z4x1NO+Q6qQxOAF6k0J440L+/qB3VfH9n1VMbG0qVyWYfKsL7UXqeOPSggko+
SeE7n6cVBRc2+sUhOoaqWFabaP9LXhimmyAzL4LowQNEYo+KFZqYdsFUwvWrl6ge8yjgrMy2bWyB
WnBQllNydh0g1LHsBWylsU3CZlzDxjhhCnoykRqkwMlNAcnFm8xd5dOZ/Pzm7E3O3dgTh48uFGEB
u0nVzehiUjNS8EnAi8UHOb83AvCq8kB1OgZHl1bkJyXeD9qj7axhOxqB9IyB7jP/dgwd0NELEwYA
aTiNpg7zFbskwiXNTM3O8jSA7OHIV2STxsPduf/kFY86fTRZu69pmGWwXKr5lJBRZRCBgp25jx5q
hxgw6cJdUGo+/p1ihP/cmgtk/faR5gV7uwZCUjQ2wgfmc2ztZBm0XpF0dCrr6V/x2TfU9TrZKQch
74ZUjlLtWctor/x+avhMkK8R3qUVn9QgOskF+WVlC92s8CTFwl1wt15CWRqWGYU+Hdzx5HWxpE3W
rbWkhdhiFrU8TYZNOF0P+0ATLkC959BhEpOFODoJLySTjE5RF6Z5Vi+3bC+0O0Ktq5Cy9SLqdKlg
vQfWaaDgKkeEEhmm8EICmifrRhGZuGl9XSHpaI1ro/096BouIUjFYJ/q3wMtCIi9FernhEWycxOP
GBGk/3VgbsPjEjatRZoXUeSvj5WtJr/tlmkSSmlYukL4YuhMMcNKJJpZNe3U2Zs0RLkQVcANHKtd
x8sjAWNNUtmmjbHB+aAz/f4qJtOmTj3im8xYIYpNt0Xy/LP6NiapOw9OQQXp6W6vYRdryKHJuIZT
O68Koz03xcwcqdrkg0z0fWXJczuRf1NieAUcTMXvjeWGqxTcN1lhI6LGQMjWSsS9aTZ53u+twWXr
DWkIBjoVAiT/Gcjej3Ll9NIoOFCZchOOILyh/RM2PUqeRBKEASDnA8Ckh1ZLufUmKbYDslrHQCQA
MuZbMKnvXMFRCRWuhSjGnUtGP7MoVtC4/xNMr5TFvAJOXFkht+osPX3zn2GPVttKnVlFzl3X28D5
oveTrsVMmJ6enncyPbYh1JumytkQsztEs9b4NnUpvHBm0J2JmKYASL5kk2wwDNBeRe2PYE8dZiJf
ypl9mfTfXbUzFymWjFt10XWCWdfVDzqJ4iNQiGoL4PVTO5p5jd8ZUs26yu8P7IZYIWn1ORYx4C4E
ZbITPvzc8EkjsEi5au8d9g0tpywTI55Y2o00kT/fjv4JHv4rsQx4VpuuWvEnRC+HLyAt7W6wkIpJ
zdAfMFkihCzKdtseVgyRYu3VXLS+7IHuySVsC84JMT3qD0MhBIIZKBFl2Z2AeHFFDQE1wu7JmT6b
hAwYWBpf3O/ve/DoSEd69Isp8wprNK3T5zfPmTmnripvTcQbnJPZEdUkdUrsp4iMOVdsnqMbouN9
V/Ys9xdm/rtIKorbn9/GjerfhD8l/VVa7vbiXtmW5L0U3A9wM87c3dwGua/wYDxUTusAFy/zUVvA
p1fUDmQwBUUb0PLMUsq4iLZj+Us5AcIjgMOj/NBCfXc+HfLxIFuD6IJpaHksdU9kS1osgZKjKMw/
AzLkRL7ggcLVdzqeM97SJ5qpZ/I+QNjwlU5uZB04mGpcIxYvlVFDLj+b7jJql5pQJgVW/qZDkDN1
IRqcVSjEVbSLiWAgU3qvTY8HXT34kF3dvT1O4Se91x1HDnUMfvWdCJlYUiZS+0U2GKZrtDbdwPNV
qaXJOo7HnBRc+c4jtQJEvdKJsel1cShcWpmB1wWPgnAWCnT2lrNpfo8IdiR9lTUu2hPMdLX7BCJm
/fhyhzfYvk33BQo1IrNXe2Q0nvPqUlZ8O1S8Oat3VoiXjKgfMVsvZ814aEwzK1SctWKpFvCjCj8z
DJBQ3aC0vAeozMSQUMgG14T3yu4OW4xUVrji7j5zLXDNgNPKK5oy8fDqsm61y2QwrX1MO5Qd9iAb
q81E6AjcTCbzTiS6ZNIQg9/0ckFf+aDpekD1nQ5eUyD9/meYU2l6HU4ZRB5YUfa2VYL6L4aFvXBQ
SqUbIkZpmww76dI0HAnoz7Hbal5UoOrx5xdTgPOLkTguKUlA/5ZabRzrJemgBDtscPZ5fPMIJDJ6
FqqIHdE+fNXtcxoxUQzcq4uQ14VnkqcL2SsGpjzu22XzuvZdvsofmBNjbu+stHENBD4iMIgZbvel
2EFXtOjM8qWXxDrK9qirafOYIAhtRqz5MAJO907Fqpm/czU/CJwD2P8/1lom204wIDwbw9WWS7Hr
bGSZZr2GSSFS8apIUXz+4ftHcI1KfLlxivsGzTnvzjEcJyh73edWqL90l7xpvyOPGHNgAvCn0ByY
VSJeCcYG4d7TCkK/nJ4VO+mFH03Vrz1YTCAjnEh8nJlMPjGUt6YPP8IkHpn5K3t8+nVmqp1VzAk5
RBJwXSbE/ZMYW5xqk9b/ch6S5oYSUDmfSgrn+VaycNqPBLrD1olweiYksCD+xYWrLc44NDi/NFN2
P5YAws6jY8nPJ1SFxkn+ByjMt8l0c94esrhhl2ToFjJhC4zoPWqrwoexmKOlZF2LXvBITi+PY7d7
NMQZoR9C3nx0KyoZ7U5Qmx+BEyjThwdmiB5GWwYFL0bnvlkkCSx+pHSgz9m/N/6gVYXXWcVTP1Mq
kPVUtjrHclIvRTQgRVQ2LHfb9hvNToWB2HCj00LXTSyQ8ktzbSsK9aQ3y+YOOkC2M37l78jIf6PW
JgELhLFxphW+t6CZhXaqYP6tsqUwgNTEPQIJusyMY8de+IlGIiXWckr4iDwlRtroZNW9+9qir/1a
bOe9+J23Cdv9JhVrZifR8ZA07jlOqBpxyiXTFwyFeubxfkoPMw+ysspI889BnD+C5zSMpvLVtWH6
FDEQ3LY+poz1AuQu4bzDVEZEhnqh5TdRsVoY/q6wptcBB4lLoH00im76BmXBglAfz7Fl5d5g88DS
FYXUpCOJPhDfE7BOq6QB/WSC6xuQxDA7ZcXsz3T9/XcAXUdywWR92MOgMUWRGgXmt8jQ1szHb2IU
vGe1Md4Rf6WPm1D/he15NsqD0cFmj8NQ46mb7NYY4rzJbSTHuw9A+GnZJOAxygRZiolCCVr55qMz
CrSm0insy2AkH5xgM5EgLh8VWlfPk7Z66rH1cD1mHk9N6zxH66inwZIsQgobLmMMXdnGy58vwFcs
VZm8fRmJ5UB9I1IKyIft5feEoRZc/4EItWS6jeXIV5Ts8498EadDpttvzuhqY3F8PigpdRYsSOJ2
0tW48njBk0a2bVAwmoqUzr6MSUPA/usA0fsPeBZiuX5T5S0nq1lOmIzZEGElQyeCarwOM9PZ/mXh
00IkzO4bIn0xfKSS4qKh6KOFZwaizAL6iQjLjVZK7P7BxYyoLFnycrt5FIKZRHzghpc/IXS1BnVJ
BHF0SBMKZUdg48/6QuRZAoCMQX/p/svE40RiTV2PoypG+PZZ2enSYf6aL7HrxIw5g31ON9uMmBNC
LO3hzBEGW4OTapfF/l2CUPRFHNRd59T/ZbodgKFekia9IefDT6VQytmXp5pI4IZ1SPAdTu7PIXeS
iolZ51/+Zr8EwY3o5l7Bcdz0zcKbmyNRwMVTvdhMeACtX28gLb28Oqzzkii/sxc9aw8ZgCozA8hF
PYO87xwKd1b55CmxQoUHSGLnGUBJCi4so8zvfRDOWWRtzs7R2JPCqDulFwH6hedIkvn2E6p32+oR
H224X1pmx1CVkX9nqCx214lEt9lFi211dQoxrc0HhGB6lHnQmwgxZefUaZhfKTJOIUAXz1WCEtiY
XqEZ2ZIJtY84mI0JJwoxRwxy1eW8SVCDdFHnS6vVgij6jVD3PkflRL5nn9hXRlcuSvh8a/iVD+ih
vdeiOxdzGKzPQ0ARmPR2OMaaVPKAZdh5t6oeqRS+5i0YpZGFEvkJpHp9mqmULFr/onDOhDkuWJCE
gpRtmEZX+8hAceQwA1T7Ad8IdVn3ZM/xHL/GzJ54aNMQp5wg9erYJrou0A7ETJPyB5MpFA8A4ciw
wBbvyanFFxjzviWCO5Yjgx3HrMBiP2q2BdEnJgD1g35Gr9YZYxQasKaGeRXkXuRRoyVSKLdWmx5c
xI9k3GfCRVYLq3uZtXfaezAnt4MapuvbVS4x0XBVXXPJUtbDWw+mgho76ftKvodpOwh078uRDzDy
230M04B4zXn3oVGSHdLkaEXQadehxia+DbJCDsbcr6+2zrXs1EF5ylqGu+n+gB9YfZOyNXicy66O
b4OuOFxwIDCTnptEClcYLKrFS/dOBdKlGTRImNoPowksa/b3UiL1YV7CWZPPK0BZ5Q8+4MZO9f3I
Iox5cjrIVDy4R0+zGU9/GxKiL8Wnx7kTBn3l21ccmD50u+CESZUJLPePIq9fUO74VzopGU8qmQE6
ttRQ7N+DyUwZP9JdWc7sop7q8Sdj8Tur5q2es2WIyaGf2GWm+3rX4XpfO/m26ljIlSFSz1LoZumy
CetwNXSxinwBRLEgzc5xViTH5AhZ2bUzITCMf9yQMelNFk8kxsivJiqluLOF+wsSVBewgSIybfBG
xl8RLGKTl+F0UFbn7H7AxWYf264jTA+8Q5X436BPkW/DNz6NE2ISHBsVgmEhbJvcJZs3CbbH5+Hq
Y0+q5irnj2XiC8SZiZ6+hhiWhsOWdbGxOU8pdhFnc+Yi7xRZ+cZ5hSuYlvyK8CBUgU7GukusNAkM
fSF6nuxAp6hagoTWLEuMJa/ZcgmcRJznvRNKgkShP5lZNsf/z5O94OErqN3z213BeNvvAK8ZMW7i
Ujg5UAmnEP6P32gT/XYN62HwELKJ4JJv8nWHLR7mwX1OB8gBaCBdU+rqKuPi/Hy4Td7xyZMsZ6Pk
RPb+AjutUsA2PY0iBDIl4KxVuIW0Tp7ajOqTuh8wlTuoDky9LT7PXvcADy7DSeXNwehbTHE5zxP+
V7XGr+DTxp5VTPmrdEKmwsl8eUJygaP8FDaDQ991Mk1Qk8euTNaDkauncCyZosxMG06zYG/4dgJJ
viW8Ia+2cxDAE41yfOkgF6i45seR9l7Kn7fj9DG+KsY1veozT3n362SILz6LWAR1a3dofucIbkPV
NvBjybcqrYvGt89UMcy60X9doitultzchc02GhgxeE0y1OcYcd4WoG6YNcEiWQKw8mCW5GIIF20O
6lyplJ2J7/I1imBZF1UV884PN2Q4MbT6DDVF2JMuDRt5/KS5hxYBKd0GYBvLOGFI9Xh2t1URLoRl
FsOjqWnoaZJiE+xjovz/ocXGZrp7LyjIXcKiEB3dBMm+C24NgAqJ0Iu97mtZK/MKO4Nl4KHiPP60
JWMd2TiJdeV1i+VGJmIE9KI0eGu/dzDyPAAsMNyUCyFAib2dPQBnKIXf2ZNDGC7bmds8G05ChgoJ
rEBHaOIVAEqEvj6Y+0h8u0qTB2ZKcnm5UfXiypOn/vWbLVVt5LJx3Yy6Cb9a8vG+yCEZcpxd5QVu
xtcPLLPC4g7cBOJdwko3YpXVD7aFa2m+qdipdKyS6dBdBsNbIc67jtBDMeeo6tL7Lu1FJIK3eLE3
cJVmjGvTELD11Tb/v1aoXX/nBrfiHVpReuP5qmzSayMcjXG/lIKVWGiF8op+I96gwTkF4nknbbx/
krU8Rj1rTh/M9pcRCK0+omP6hIqcncPi8uugMZAQ6rctj5nAqCFklFPB3ZV0artZwdrePX/fiQ2S
3r8u5MvjI+pxnRIa4xJ8hMb+FMuSrMuHo0akQ20AkfdhYFYxjuC4f+3AyzMtbi8g2IPV0idSe4lv
ZYvne48i3faIxrw0DaRe7ixr9mjx4iL3YceZWzXLSNWX+YGshp5FSsOWU+7XT6vI34v+6F+gtBNV
xHGPg116qaKvfhbV3/BcAeuEI2SBjRUbZlUqh7luhWBOiucEKk18meRyimYr8NCAoduworccfNAe
ZRxBXBpbdnRBCIANdYRK6n6emxmK27bhAKeCLWvUPeos5L0deyPRw8jTC4m8ZOR53/zTouE8TXaA
DG8L3hZwqVh5PUsYrbYvmCLyq24qhSXGEYrDSX5HSWOKkEpQPWLtSx2Yst6wwYbd7nPsLg/EPQBV
a7vVMZ3bDRcBRtch+9P13ENG6IP805QrR/4qNaVP9c45vwu9xcYDn3uErGOdzfSrX5qgSn67ODQV
V/A9M8oj7qHPg/dwvdSCNj+zXmv4bvZ8+MddDKglOnHbvSsn/7+Y6vbEgD6W281JxMQirYtGCHhr
/8cT8gdgYe0IQwlyXPuTmqQGRezjkm4Vh5U3tyW+wjIzZY7qxynSFO/3S/eoFcSGbInGhiSaiAw2
PGFhyeKDF2mhKIH5SsV/7w3DTUkobxyMTTpLzBbOKYRPayvKjmpSHUc/7t3juzF9pX8Myi6y6bBR
CH3ru6rM4cKmSiqp5Sezu/78lbACts4O9NurU1XMPGTfkyVsxErsnURJ2TLZWNQWLZSb434+Ll9y
LEutTb8Mw/3D8jBN30o3gXej5n0YUcDRdtSdPCNbm7wQzSvMd5IEOtPBmh65Hw6pdVr7NrQ6PdS6
WY3Ugy3+VNo4QoCiD0/zZWyroVgwai6ccmISzC2Z2ekkOpykExPByr6p+6IdLHVehMg5Ogp4XIol
p7REQaObincU9b3CiKwF/0tEULm9Fs8VJSM4GjUOFP76s9GsBKA+n+5mcDkVrz93VO+lU8kQhJsG
FvkZ4/x6mDRpQ2KcYQa/gMfAyH//hKwUJylMrHVRvDgS5M5HXEh0lt3MpfEgES/4wuC1sEpqN8mY
koy42S9ZV5b+Re9gBftuqvYyJ3xn3rtHFdmzsawy8kb4Vy1bBDSSE//T97JUepBCPQMo22rbWG2m
NbdOSzozMg0hfhPuklppLz6/nIamNAzkPfsTryREGBP/W+jLUQz6bhz0kUSfPk5QwY/3PF6Rn+pu
fi5dhr7LdijfOu5EU7puKInX94Iquc9aWMxSOAqsw3TeJzfq44+Ok3lL7WRNXbqt88MTM3rba/7A
UM7EUHcQxOv5c7LODi8yVTrFWxn6rbbN0rPCsHVyZOur21uMtBqGwl6ZXg3LhfIVkYmM01lfcei3
dwM+dquEdGSVoPzUPIIoGDVOysWmSq/w4JCL1RsT3BGIyeEsev+nlNMygVNviaZSw+D+BDmTTUBq
pEOA5A7v8rRRUoCQNEEYxUKkvoRtFBl52hl3WjlBrEPrwMKcV7CLiXD15PcnzoXjrF6LW/bP9uoQ
M69r2DQZlmfbZHksGWJ1GxJsZ9TplVzBQoTZe8W1jWmXnXl9g7XGNtJdVBCz6X1QTOxFcJ9VKbwn
WG0Nzn17uoggtgxZM3LqQ7Eyv6r9HqfKtq0sw9IUYOwwlmBAhBH4gfsnA+dxRi1wZT41ip/bDG2n
cscw2wDVXRiibrGsZbpHHhp4nCgEQ/f0LPNMtUMx9qLiA109HWnNyGewGrJUHId1fKZ43ducSvOp
RWnmG+0Z8Z9Knag0mp3NtfuGTeRSZl1LxVEJNw5Wl9boLUq6Ih5WL6eXDQc1PBe4W6dnnM18Aarg
tTfMxVgPbhZi1M/Xr6JxesWhjg74sLJbyvqvA8F6U1T27Xxmoqel433XDF2gYBYKPcXQ19SnI4vo
uHBlJCEVqMyno8jxtFE1W2uXsGmxXFHAKHtEWXBXSW1SpNvIt49gp0skaYom7oo48K6H35Co5pV9
WVQyC0oN/5nnMZtkUW21BEvERtiRtpQ4D9c+kFP6fSkbj7FzLSeY8q/4YP2tD7qk0XGO7wEtE2Hb
oAxPy6TlKDnrx/Fv7JJpMXrH5653F1hSQSjdQIupkL8+fsHc0EasoC97bIgwNk6moVOd5y2UVjTf
N9zr7yzfPZLdDTA7/6140MFXZLY9eHWFbQArAFVHG9qmby9R1ByEpJscT6wA+R5YZBrcLEsHzZzG
lAlACAjWHSRP4dOoxOsuqgIZP6gCs5VvGz7G6XacOHmnLuj/7kok9OWgxeoSHn0etQYgeeF6+ZpI
jhNx1W4TDgU4NuMiDJGaVoUC8Ia0Q/yIPzkH5PQts771wn37jBZmzvgAih1e6sKI+z2bCa583Kx6
EQMG3zuxYaneBFlgfIVcIWdMI5P8spJHLAg5wDiAzY29Wo9exbYRWHW41u/MH4S3nX0zF1ksvbPV
nYOuyxa0t11Uev65C0iSD9iMbpOv2x/uio4kKb56WOxBch3e4Mx2mq96GIk6xUZllVY8lgz/c+Ix
qE/DwTzEDJJJkhuhmt8jkzoslcIpgOPrVikMeQLjeSOkZo/zppk9HTNTE8I6qbSo//wAqu50GEJR
KKIScX5QEhtKNRBxvUARVtpZTfcUhIvTNOAd1iLZ1mLMUObosTgnUkqgkmh6GzBulaisYmyZJ1iA
KLvNMIcAfkXpmhSBohn0RTtffR6SKWyyNUcyaI5Yad2HGaxpSSfsT9iOeIT3KAHULDqvkNKKf7f4
G/vWSqnLj3KryVwBJOXWbKq2GAwh+YKpklYET8THbk76givrModKeORCb4Saav5bdPRfL7qVxbkU
lfuUrhVO8/oNNBcV4kwK1Lf8z4lyuiIsI60R0XaXRE+LGQ+r6TCI37HMO/wTGtcag4fJYO65XHB+
k6oSArwgTySc4LI0CV259mCkdLeJQxWOnvGKxFrt3bwq/55uc0WVtOBSBz0ZEeLBYHHIAqb+UcEM
8m4/I1+n6C3eXemmesgef8zZXyUg+jtN6/Aijj80pVZZLTUkUSvBa49oHZqxcHWiVNvagliDzdSq
rsenSNAYvx+li/o/isbv57nDhHctPTWr8N3HXfEobCqWzVYUmliG4QtnfCrOs5udJJuEP4U5Ffo4
cIx5efQwPN8RkJrSavFqdDab9e6XCoZBhXE64etAkqUZPGQqPe00LC1rdsI4QxZdaSwpf2Tnalgo
URHgMdKTMxkpMBKoj+LZJRx9iADC76KaPPvEvRSLGXCLUPpwGlgM4JXjxQmVd8WnWmP26kp5I0Kr
5o33s+UFcYh9MMFISkFx4sGPJ9OtnC0jKG6e4vNfnFgm5sKKvSdgyE8N6xLg80haCpjpLsQP8dZL
qYZkJ846kTTozsx4AMKF9Y0kJsZ8E2x802gvN+98tfho4ApqDsnG7pBE+rKcAysDWvzrJf/sIQlm
SK5ilTTp9P1fqUNVdlG0GS0yLW15OZ6ErCfydFv+q1bdBeWbi0Sm+G3fVLdrTsEanxqT8Hxwec0e
RrQYhw1XCHiufqoALl5di5Tp51pJkvS/DQtPsaWyHk/XBV6ym9oCJGhFUAbu5JfRC0PkHOH7jW4Y
9JtCvLo9aMeRLjNbVnIDutfaGQI/QLuyMbA1I9JM281ZwCT0Bnlqm4AmTIfzCSnvGrbu2PNb30LN
DY4z+KXEhUU0DiRqeInnEtr4xAtMP5PozyGmdljosnxTz2SVS3OUOQCOcaWiW3Y1ohTHObJfYb0E
XAQnva4J7hIXAD1P483olkarfjYc3dRWHFYNYOi4Zw3ujqRdJlYH9/CVyY4G0RdAzqnibX8uzKxq
WbJBGqKhENmpGd15E7qYsDyCOxdqfy7qDO95HogmJbFQs0q6xCxSl9dAMtFV0maz8OBpjcWOATf1
+NXSUWwtcjvrATjpdOd6qbnGBk00GaruUsOU4KLn62w9RuXkDNhWYCobGY1816SfDQTpIkdtssv7
KriXhduxzw8rpbzwCTYEWTu0wIWuHcDQHTyz18SXlxt7QtQKCVDIubOG2RfTyI+FDXuaVo309R72
UWcwVma5PPEUQUK1jltDVh+a3olQcaQM5FheyZEjnYZE64ZIQGQUY4gyp2SIA7DLWWEScRp1gkDS
IxYmiNbu/13a21F3GGA5GmA/d0hw+VLrRIOOByREMbgSTnHwSDkiW3kadpfIwgNRk713qBDc67Ua
XlIB4RS609gpRduT4czsj6qyhPe2X8dKDzft/nrTkmPSmfZ5D1Nf60nTdF3FqF9VojKrQfPT6ja1
LSOemf/Cf1xFZH4ty/Wy0VSls8Dm/FYQKOw3TCEZcPhdmGn6VEzUM+4kYsa7JzYKslSxEIS9x6vk
UfybSkLrARn4wSbZTw2OxR6SMbHXWOvFaF7ZcYToqO2FlU0V+l5lUm48xuhuQuX5eJ/Du73tByFL
REUMJWhpHf2UrpDzfXSFDJlJwG81ZndV8A6LHk7zOZgfNIVzJgDJfZRdljEKIPZcuiFqipEqsvyx
GgJz/U+SMz3UaVQlqrqfjoZ2Y6qXzmRMB0k0cAhqzrIuhg6bZU+qDB4GtrSgOsYQBtrwVHgaZZVk
J0UJgg2YoUkEaUesPL1rI6FWzAZk57wUinrdkuzd8YkpLqU2+v8xoBZHzUhOpeJNcv34uDPjBWJo
XhlpWIwc5yRcBEtqKMaLR3pHjtKOAZ4FrIVULjFIIvM3vJ32da+jeJAJI8WhjZpLIVjt+7tD6QSR
FgW2ygdEmkjBAl7p+Hx8fBMDlozVhlWUcja5fCo37hga27w18ETa6AAGTVRkunlbJUwADKaRtznJ
hiRtUihid3FqfrChXNfAV+RpyLcHLxs36Wgxdc9dYzUfxDlWWo8JkvbGI5ZUMAuPKzXqZvDR0Hhm
BKoGPQbMbGaGxN9W0RYjdUTzCUM33h8aAsBkflH5SR2ofceuUDSjaY6rMkMfIJO4h9mvobsE7sI+
NXVLqBPivmkke6+icPqUijzkCum4GTXGJRp/8YDa6l2HOg8YOl49A7S6XE0H+R7wL7m+Oc//NBsr
+vPSvEeAUKjahRduawfpU/cUmzGsFQv4lVZ9tSEfAhdO/6WJTjgDk9fiP6/AcFCb1EuWGGUieKBa
nKs1MQ9Ck8h2tS4z+AUSTqiBzNxPXzQuifHBxDbDw/YR/foFMfJaY87WatRaH/mAqjqHqi3wsX4H
Kq2xHHUkqMhwyqPROqG6qXi/Ii6ynxt/ZsPbY5TLWQqFd5CSzW1x9uJkhV5BlJO57TCuVyLvKlzA
ZQVn5pmos78LBcPDiMBX4d+5vGA2PXnyy1azqspqnhB0ENilldLYqRUFjusB3IoW89pJEkr2esLT
eT7trGbrFTQ/G+uJKcTOrPs358NMR/QlciYahTFmPq3jvJutUKqWHC355L/9q2HqsrlnuuX7Q3zq
uVhG/smmglxR5ZePewRLXUjBapI658cvbU2CGshqxdzmDqKofSPEL/A9WdFW7dVoNOwMn7089JSG
7JtgJzoGNq0LgY03c/NKwLtBWwzm3zykAUCHdOHbTiq7aCnK/rkmdhUzldryMPzQQ+++n4DkIeBS
tIkG22BpGh1VQc0SiyRnqRG7EX19ZPK0539x0tO2TDoOFK8aTULo+rbWIgNWJSXO/I2IDt9WWgV/
+usOT6TtwjyOh88udS4svvKqMGg+MXKNZIqUTosmStIYqMTwJ0EA+bFIdWrV+Bp76D1mSl9EsYQw
hOIA8+6KgV9f1fY7c/QffFlNspHRZ0nn+pt0ojJKClVPu+PeYLIRS8AIiTKzzJRZ0My5VHwosGEL
Krs5ZaXjA4FSBaCpg6nniiM1QiiExuVSceRsmgcdBWyFTRI6r4t+MhVyTNnOK4nScm9Saef3Qe/E
c2ddWfNdF5ey8H/oQnsoKjSBCL5so+7SXZ99b1kgNMTzhxZgN5uFjbQokEW2zcN3ullsKzn/7o/n
9XryYIurTXU3VEbcxZ3kmf3Jy3msPNxu0ET3/xp6M9uyskvdc+4/b2N7Ngb2Q+Mcm1n7s2jNodMT
E4abKUEkdGyaknEjZ+xfgnHrKjb2WTrHZ5T9SwNGxMHV8/6dQoQ/DIbxVUjwZ0mxRskjUmanYI2L
xBxvtkjoW7BnBcOYTHo+fUSiFF625/sfMfMc+uDllU65x/lW1PVmTktqNfhOHd6nqW7htfQHuFXm
pDd6cJjQMrnzAaZb6FzDxI4fNRKzvbQDp86rqjm6xBfvHGaIzi4I74efxgbX1oqIG3nXg5u7Qgpp
kHDCgdVUYa8dbAzuHFB4qdo1m7l3OaMBdXh2SWqTtLJ3WreOfVh4O7AUF7Xtpczx928Zko3XIOMg
GvDxxgI5DPDujJg5kxFR/dwpi0Jko9QZ3j+lTVC9QZb5vsxHiuNoA5ldz7+b17P87lgpJZ0VKc/5
I3qfD/8c0k0FBt6cnjxIfzfre7b9XOC1MTMHLahEOAeRpuGAPA5tSnK8e/2VWP6vQ/LXJFOX3Myb
HuFqJCxgSnwaht5DeoqHKQSHvMqYylKvB6ZTOq/0Pf3uaKUwKaHKqAKYNbTclic3AI2jYkesFKNA
Ri9RopX//aySi5u8kxv4p1mc6jE2qj/8RA0qJoGd0Wyb4fEGxJJEnG2ZgTRZqL7zKTUaHJX9JGMs
bqgvT3BSfTo4S6pwfaa86jIbRJ8cWYCj8wyIczz6UXCp23NA0uv8yu0Z5u3Zd+iipQYnNoFJJgoA
TaiL70DXpMm9omDj2RX5XM6nzrXWSZf91uwA2JPmZce6ObA9Ut/oHSDx613XB7Q9aHFG0AukW7Qg
x2xmzdL7SlMnaaM/XjuoIIN0JcBdKS7XaYRFHdiuv8m+8n0qlyV+dbNvRMQGhP2UQObF39y7dgEA
sNqM2FzbC1twzn4fmzWRtAK45eMA+jupnnFky5Rkf5O5BOaPCo0MB//ZkNvnlRzUwcb3aSUQQ1Me
sCHummbcwpWIOcLlwGN/nH7j92vonY28SemjT5U3N5nuFqIXStMRmooXF+lZZpz1IZJpLAjT8a9k
12WzsDA0Ye9w2iKya7kG3/sbm+X0+yj9IrD0NlB+yMvaDWzKTy7TMXcuZ5UubRGmo2Yd0z68EKhy
TPvS0f0qqoB6ZlYnWSkGaPiQbb+/BKNku4G3SWJ2iboNCSecivHlXu9G2qXQiJGamoZhNjp+5tWj
gYZWDf+KpYnNBaILByENmsSB4QW9C1fqxBS8xv/fGo1ouKf8Kr49fp0M733RalGswGi5Pyk1n3GM
utzUxbaISqYuyn6+Xkwh8b+eOeoq+n2wX5dxAEqaNd/uOXvwi/Ho849cWNNrTXbW1b9T7rBJoWMq
3i9N99YI5ZiSYSpMtegcVCKqNZt/Vn3XWrrghLJO7f1XvFhiFHqedfSxQmkoZCImvAly0tx8HRmb
UN3DT08cShfwFQeBLk6WcVaIXIo3Rl4BuTKBRNuf0XrB8+SyCf9Xczyu0Z/N5y3aAZFMcIjL0/Iu
JsU88MgVFqv4Vv83KyLf06M3eqdkJ+UmXBA0mvf3tZxxk9IjRUfqChnqits1dUahHgRJ/GPa5ZTl
oKldSGN9/r+mHt14ewZc0KBvuj+wT4v3HVf9QWxqCkCCzj91uyeyojqe6cakr/VXzxxvZo4B4EZn
ZmbP9++lP6Xv1sPG4UNNaQ8yELgG+FZi3pg3ElK1YQGX3NWuq63YjJi+/G9dAi+p5AD544bn3wlD
nsxubNr4mpAOV7dwUWJZ9+ANav13jYwUodK9Ff13EzcPU+LiXNywGPR32MKyCTnd8HM6zeBazLr6
detYqFni3cZ7YA4d01/+TpgwuevFvgbnzjDE7qDyD0BcuyYFk4cJJQQH4XzmtZ4MfqZ9BZ2VvLV9
6kcMIAcgT6cW5aqoaiPwZlykWmFC+tvpQ9L94adq3q3ZXApWll3bKaQjU/XHN3eYvGanuVKiL168
vD/P+uvNNNddA226AvoXgxNgwURyoCrTQ0IBAhDkller7ond47z4RsJP5wmdI2IopZePnyuayAmH
Xqmj0D885BUYEEQ1cnDgLrUjWX3j9vLj0TjRY1BvL9dZZz12by6vXhnOBY4UDfzYho0krttAJ5xu
PVDnz8roGbZHVHYahJq8up/sUhPnxNqAl8+GnDFqG5c/m7mLWi4/IQUbz69WH/lgQGvvTZEafMwS
CNWSnVBADuYbTEquA2hO+Eah3Dec9uMbCxK0FyB5/uCt5oSrMdq7h0oBf7WZs+S9BamvaV10N0LW
0mDowhxs7ry27cIL3rXYgdCdI2phVLnUdpLXjZs8GlpFQHnCD6DBieMp/aiG5jm/qh6tAZevqwqy
xwp0s1DW+fEgQ7osDJIqsgdhALDstwEeIXU3NCW8hxNvKgWmzpkEO8jrwGuxJTcyuHXTVGki2uys
pProXHPDMzyEvtdnGrm9uMVeeXd8tP2JHISv5PsP5BfOXBUeADxOzgNpnQnvfRLYKhkHs+FCiYtM
qxt6m6VqcEpt2i4zFcCGrnvYRXb5HJJ+pesNz5JcqtdDoHNmrY4PMUJYR5n2vbWwm/1sGDVIocBW
vkckIAghrS8pYuQUJj67IIdYt6yRnikaX+U+NPE7j2/0NzM6xkOHzveGkqCvbkyrA+U7YIClqmP4
P+ZNL7B4peq8hgMRqj8C4ZBpw4ndqGrG1aRYq6+Eut9cxUvQTRZYxFqRJdmvHRkpOANUS0mYEY0O
GWR8l14RvV4MMq3Ocirh0GezKFaUNDdCmPdo/531isKUbRZI2h87mzyDfvT1+2vUzXZJ1mGHRKEJ
uYQDfJ98jtge1wWd1lnaUigshn8IBzQI6TH/XCqzeZEWaSmeRuInebxLJmKcyN+EEQiUqGd72UXM
8IESep+BhQkk90fGM2Jy4YFUj1OAbRTgkxQ+lxWYRG+F6Y2IQ2HnOkGLGN3HeOmb9DkNEbsRln/P
NomGoqJfwRWAu3ZOEo3hIzkve5rO03qti3Ua8SA/yz+J13QQhL72MRT/KNLLum2o7hG9TiLj04Zy
cM002LXk2xw9uaiuCVw81G4Sehw1XC4bODQOkMHTkiAXICNZzbNXmY3jT5bEAY1yoMXVUSGnQzrt
TWBk1sYQmQ0Qe7pUahlwywRHtgU5QcvQn6HCu9srE3AdhczjM1GpBXKEOLl+VJSii5juqNPkj83P
uU+bnWg7FFAZCL12MwhPYqlqEX3nuEMFsvevV7U/KWhvjRBlgOIrjg7oRKr2HbRrqhz+jK5B/5W1
aeI9oH1zvQBMP0ZGSeXzrbAdIrl6lQWJHusg2R/hu+IS/WXIl8Fedjb9bz6x1FytsGCbUfJQhL3Z
LtKgxo3QTQ9m7A9U35GxrfYGe7RdZsQ1pmtv5gx3Y4yzky8ST2jRJ5XJkOOYV+3xGnKVjZp3bLqi
Cxd547dqvqpwToJg94/DQp3mCKSNcH76Maic8kAUk7pfin80CjCJGBT5mB+t0K608F5q8Rh0jXa0
URO2T8G/fN9FYnvskfXiwgpQ/q5AHqAYK1zg09vKVXrNoSrR3n8MLWUVmkK7ujybq++iJMRNH1TJ
ayP333LNzBIxssi1/SskwccwkDx9mNwjYa+MBVcpvbVr8Jky0t7T8v8m/mIhvl2jvqAbXfLCB5YI
8KPXmPsTR+bQRho36BW3x4YgIn4curmWrIDA5sd923ipXyVMfOCnC93AOBLMcVqYCK1qQQhr7gMQ
IWejqZ8aS//4X8fqSgiZ1FrdIs86TrH4rL2NNcVupVjBvfWBom32mAcxUVcTWikecevT5C6srfML
EaxHTaWhaZ84tFCLIsIk5yfI6a3Te56kVita32tpTb/WgNGAHYIuaePZrOj69cVj/EVbzczCOK7N
q09oGZnKem5iBEHQueJrtQUE0D6pbP9nOhvHY7rrUTD1zyM+2vsvzAH24jHL42hfTqRfjU6EJg9o
QcB2YRVZq8V5KWflVDH2LVT1B6VZiYj6Zk49k/x4UsbgwXwU/XClD0w2Eh76vRZdpYj+1j582dLs
8wgQWz9bWcjsTrfonnvvaEqrmZ4y9BXlna2C1aM8FyD0Mht0ladloEYnz0E+97OX4ceEVFwcPc1a
QTAh+ZE78Dr5opY91fg8pZDRPu/HHX6LCs34b4u+ZwVeZT2UOVGBeyp+Ih8Nkv3Fdh29Gq9wabfP
jm5Z31BY/iVcXVqpvwrvYRmIk69QKucdtoY7LvB/kHED+lZP3SpUc7Q4cvP7+WDC2Zj8EuHOSfuN
PdtZzL0P0SCfRLw6ITK09vBG83t6+t0XROtp2gCpHDX0EBzW+ZTUo/8dAWtdLgIghvd94a9lhG1O
WhwnPw1eSE40KbFAs748w66bbqwf0x/hro1Tl7qqdvToV+tz2MewtYEsBfNiBsMQqimBKCjLJI4m
tGmhmQJeCPgANufTBZw+fN0dIUCcB4SMNcwMXPQx5DJN5SUuLTnAiI5ixBR9sRTN+I2ARmGj3gJm
Ce3xpKGeBenyrJA2BUdGcn5HqBWUv55N6vsmB3NEsiqMuMrfU2o+FFOI+JwRSqRmEmTep6jBS1bV
GrXwCk65Vv0ilHjarrlvAc612azvXoA710ZaydqZj2i6N9HMIVVcf7edS/H1wRtd+ttJsN92zgkg
OQaq10HpwXLR83bonWphKSEKgN3h6OprnCxXTBBTGEGMnOqcreVIFG0WTESDGqtIMCx21ID7TDXB
EKBnMLSCTaivS2vt6wimphazxlzCl5hVXw/wQQnRwrcZjoydv29C7Dgs236vTwTqGWNGpQCyR3vq
KVO4F/nkXSHFFaT6ZCs69MGnplZw0HcnL4YhE8sZTmShC+i9JGKwM2HHIAB0DQ+0u0ZOKJdRsq/q
39TbwgJQgeuULNf1/a/8Jh2AfWmcUyaBy6zQFbNi9d+Pt0BVc3AlHjVdVj4M3/9wyGDvDvoLVBcW
5+XBNhBkXUQ/kueD+QAjHKGH6AyQ8Qx92RAlXzldTlwjlGkSiLqC3iM5Sc97erqJSKLnnZBE8l6S
iVqyo+8nFj7LOYWULB6jY/J0EZatgJo+KwcBBcBeT3urVJf4VIacKT36rN7MbJpmGXzscwRn1p4R
YlAtV7SP0A6WI7fd8slOqd0oeeqErmEyzj6iym0lJ8pjUA5rFhFX5LOUNnoJQ0jsCVgzE+/hpWd2
7H2UEFaNV47HVwc+w+7KjYKTEbijCmwTD078gYHVmPptGpkhkMZ5E/390TYSfRPp7msnlMnwSKED
fQp4O7FvOGJXio2fVJAHa+qxruypei/Nr/ooY96rlJvIZpTq7GW8FzZMbaAlJfrgcbgRWdbgdVrJ
9JmXASFQ4qQQMVTU2bVcb8DoQ5QTTlCBDiKbYXYaC+kVSGt/3bpZMgSurjjv1+Zp22J+px4JRObp
lE5qtr+HsumGDyyeZsO+vcH8ke9AB0FC5mqJ90d3PI4X+eDOv7NUBVIJ3Flcl9rj+YhZoxZ697u7
hdBzXgpwwOsYNG8ANgDpbE4YvVIbhf0ev/t/MgP2zznRm3XY391jJjL4pyb/DzkXhUgcGLvAizRS
5Pbg0GwL5UhtMSgZdcDfPSztv1nrV3F1F95+txpOIeXO9W7hgcGvfBPjrlU+5BE33P/I0I7E+h7d
JpcuOBi1C0nldb/1Dfv6wGGWJWZnNtWqiRU+2bonlv0X7Ai5n8dkxe8NiukAL8hatJzvbry6jIWE
vl/BSXySHHMUe6/MBYbXZPJ8lynYmpWywCKmUxtYDz05u2PtzSqUnPEZfDNZ6lbR0+DdR2Nn2Tln
vEmgcQHdJ9/oeVONglm7Z+sZfqMtQ3mj3anUMr4svXuVPr7L5hfEUPGEcrXzAtub5S8DYVZg1rur
gqaTzMOZV4xlJt4/AxIW9e0lgMC/V8ps2iBvYA8lCbRDzZC5OymkbP8JvcmMITfKEGlh11wYIPtm
yKZdcqovOQAFG1Ij+5XCQ5ZH7os+s0cHygNgmIrGTYDfvovixx6ztj1bsSt9CE/0vYMleN7eV4oS
xi3LZ6BMgwaIOzBPiqtnVfI5UUffz16UP656pcD8TnM3Kti6Zn2w9imbMnOeIvwOL7VOlpYaWlSc
5DigCuglhol30i3Dv72AA/V/M/7/kvz+HnsjBR+1jiXGRd2Zs+wGyMgT8EBcOo/BZcbViKwNZz1S
bQ3rTcw0nglQTRWVuKzl69D+bBuH36Bxv4FaERZA0Vl4coJvnSicNKi2EUFlnMMO1UxEUCIsN181
cqmt8qWAgX7EWIKpL0/blDnsKLUOK/LtQpQ06/vdyx0P5v1XWE5hV7P6GDzaoz5GQNeG8XIJyr8o
PWHrVteIoXSOwn8ni2UILL7OejZsdU2xV5I7db//3OPYCvwxz30scZjyfUD98M+HQ5E5/9xsXvYp
MNgGatsJlB9mMf64MTy3kQOV51eozZ7TQisFz+528MdH9vr1wVzUHDO04un4mfFQaHJaSW+1U8lk
nxH3Hbt9WT+LAB7DcdLedh7FObqdmESOTxUlfDAN+lWIJs4E5cdypOCEyXDir/eBMv6PkQbzGlFD
kIcHxIlFotdaNGqfdobSRsNHAoxZXM6Cei4dv95bxHHY+bI5JGOHQ9JmG+lSGEsUHcTot7wRSywy
7bA2S+Dxok3NYwsGl5NNH78QMwQpLZuZUNqcOb2Luk3dsFiTXjDWl4aB0DvpnWw8FJGACQn9qMso
HQrioY8X0EyxnrWKlwG5O9D4u8611R6qceg1PQXBaQ14CNGckp6oMcANO8isqPJct8cchrht72uf
qdG29IgMaDDFLzBYmgre4StIqcK9W7zKBfgl4Fdu66ISjW6RO91hn6UOV5darbO1tdsN669sA5N5
mdWVN6jUNnEwNu1TxdxO0hWtpXg+AHVX4aLmnn8gAmedJFm6RyxUw5J4XZZ+GG29d2IVptW2V2rZ
8LpD4JOa3orTtKVXR6gYmjf4daEiEJugFfx2halY2ZVW94/KiHCGU58NZSZgxRQlDZuAHbJM1la9
G04nIpItVf7FrVB7t6qfVSJ3lUCxHklzEsbWaNKKgqo3n0rgekmC6aqebVH8ugUtrIK6lSJc0Wg/
gpXOiCbTy3JK4m6tBIWR+KmJ+ALjOvHSFSXfLa7jtjfd6ffVkFDyIqBjttfI3qZRJuk2uDB/LKhP
Doomok2Pw4bJmW5Qfby+sXK+8HxsvXUEMaXCBUGsK/8gAbd6f71ZOl286XfU2jNAHCSLQwa6AmGz
dvqdpcP+vMjXvjGeSVY+upayDABHyO/Q2OsLhFNBmoleC9n7+oAx2ZTsjEpetMmkodYvpD1dh7JE
F9t4sJdpn7kTfR94wauMWwSVnz4037ziT/9I6VGdgmpPW2g4H3E28m4rozv1kg9qSm7H4rlqBGE2
kcued32D4HACvNrMLWPehp4WQcIPvuPb3tm554i7FnZh/HrB3N/41GrazXScXfL/JaKJHEVHEXrt
tlljBXq6m72dbw5D6EPoUqIvyxQyc/Y59eWstQsSOxmN8igvCvSAY2OimYbeLcRrIQaWiYX4kdrK
lJ7dDYrUwHiGunU/VSRh1rQt1/AOwtFTXt6hqEnMU7RdR6+htuLWeddhiz1qldXVZVWfhzbJWHaS
t0VV24fQVvQXWXwjASn6oRU/F/So3F75zsa1LVHYis2YdVXpWyVaUZrY8lTgDpeo4GLHxy2hxLgk
tgxRZ5SsMfxxtU6/rIxGGelypDn4DruLeF2jAELwMv+NQB7Jqap11HwC65GM4zZkZlYmz5o2eP0d
GMkZf3FynsytzxyLm2slcpJMWAXPlWkO+J63MwWRpTui85Da7nMaKidlE0OXwMyZeW8zuuNsU4/2
qX6Zj3o6L1REdWWsaNRtIhpnMHTfGTfCnI3BivWnuFpSe+i/L8HKKWXkL1WbqMIUavX88PPTQ3GH
/n+LIQ9jNgHyToiSDfkRnaUJ049JEdvm3RSCBdkssyGdw9QZ7R337TXbfPhDbGgMj/gVOj+1BmP+
51L18JPPYlxoEmPFV/nibWddKSd3BVjlSUshkKJTrrlVVFq3AvBe+hjboaWEBCE4PmgCKEEWAeJb
05Ma81V1awYV0GY5U1kZ3WrcEL523jEoWm0JgA+lnEe/7kw+hUPbi9euEnpUOOERJHtG4abp/43r
UO0+wPWJHqeRG1KPLoqSqTl/nXfCQo9PybCfXhVty2Fv0FUnwA2iHdA5bkBkZZY3VG1ZYOzj546J
WRKK1t8p9nFRAl6mhUEJYzRkui4XJLH7c1ymFjPStaNRAmnvSYsArWD8JYhc5F6pQH5kaJlm1odm
/0gGXqWLuDY34+5W3RgM8jdcwggV0g6Qk5/2sjdk1xmFxiMbLXffgZ63z184uedaNnWUwAcSGmzs
lnVuW3LRG5MjbIkTvAv4JQeH4ZKPVBTcQmlhtcXUnpO71hvS7GAvYWkhc9LDkwPmfTmIBl8WGVpB
MZjjBbWSSwpoMJYfvayPKXDHLZGSlcaXEiK9NR9nkGJd6llIFJI/Y1yup+55gPZCwtmBJYK6FJ6Z
oQJsImsnYuvzqWdd1uXZtIOn5ov91lT3mdAxVUbX/85ovRjqPe0o2YFeV7d2GiyOLbU2HmqkjSUb
gqGH7DFkcmzoOcIgQ1RsWGiWUu0v/+mflviHSjIiLpz8OekuRYS6bWvPKbELJIwA47hq3/5MeP63
+Lm+7zLorlWyYOd3JDp4et2AHIa1t+/ayoNW6lQpZ1vci/HFAABAvyuQHMzavzHlMTHDZrCedHoj
rF5Swjh+ANRhrHqkyh69S5LQq51BniuzrbvDINoIpZPDs911qDLy8dylRoS+YO8ZeFFweOp+rCbH
5lA25+ISlhkl3aNckl70yUz2t4ejFKHL376EDVgaLgKDWdgIies5a6Q8vMGUR62r73Rb2d1xP1jJ
uS0IRV9l/T1DdU73x107npxMeLKJN14H+C7p2wZcc/CUwAGJ6Ca0zcv+3LYCD5LShmnViqaKu5k5
gI1zCp0t/9PrjD5zqgxpzacucxzvO4EO+CMvagaX51wal/4kJyoBV2VcvY82VP1TaadpjNlki2M1
vRxB3ogtSqnR1w5Dh0LLmQd0btPfVx1QrWnZpexdz7p7i7jw9QkEocGAC4ff/rG/P/WgAVkxhEyQ
IpPDhYySOQsz0lDDOJbXcSbTvSkVK0CzClsKOyDxfSbv29KtwUPqt0pFBxihMiqEw5bPNlQeBQ7X
OvkgAQ76xld+YnBVoQi5WpJeJt4Bqwktr5yF93f870ZYTVbmIDV2ICSAmmKgQU/qFXrSoYEu7VCV
d13U0UocPb/82YVVS0IX2nu6GayrMjA3Q9lveQzrljDIqSf/Zf1bpL4TGy8vtJyJcis/z207b3Bl
V0Yu51v5CU14X3sMxSGn8DMNTsD7ZdflbcgRAOPAhhAqzQcRiNV77++gpuWp2cbL9f/huyjRKCpE
y2dUNjvhmRik3S0n4gUoUcRdp4BmVZtxl9dy2k1FNZQMR0+Ir450932PBkdNXHLHLQXMvCCXdifI
YKKHctf7WajpHRBW5qVl4/IQFMJ7i1zDkbzXAYehybWgTL4NzhvRlCeyE1MPM4LONgq4BfHRTKmJ
nw7JvS1e/rHgP844xlORAgD9hMDXG9C/XO9d7jRleePBSQKI9b8jaQ9tGUmEfijFZojcmdUDAGS/
JJ1WAf2AneyaWR1oEa9qTcw2amD1YBCePVbebaeWUD3JnL4y/axlR/f278WOGCqQBC3Lo7kncWpk
PxKsHuGiJuwrozWcXzs+SmO11orbiii3/WmkoNAzA5AD3I5VpO56HXjZlgeBp0kw3pJvUvFW7AgG
a/mXag1HWxlwe+gTWBtcIcxYu3ntvqqKEY2Yw9UKbqD6qwSL/jlkGNiDwvgrBgOnxHCHgWFHmZj4
ZmvgrlvfyPiYNTQgcKGYYejCoXSJ1ZyTp9mTWIt7BvkQrcJYv/wx4XjscaPhX0mqtbEYE+tLnCIM
fakPqBfKloc2dGAWAskbPIECOf8Q2y9C715tR8+iOdaX99wuIyuj9wZNfrjoWE+aX4iiXUwn7TgC
0t8WE+mDrOOeqI+fNbTbDefTTHTPPtuI7wZTSG287tO8M7Z75DBuO2OGGYLV/YF7oInRGZDfTX3O
/trn8a4I29rzWPEq4IaHGRgKf5luzIhfOWE8GyETqO29OPKv9be3WW3TdhmxHIzYy9JCuUNRlmN/
RSIVF3YAauCO0ofmbW/xeQCYxqzhfu4WoNx/nXtUj1Xc0P9uCCoFizTOPLWq+Dpkd5R7FkggiW8u
crlx6E+8N3DIaHcmux1hwCcFDzGu7aqfa5VRx1dVVumQ6k1VAXYkSPz1QX3ZUcq8wTMi3WGV1Usk
2aHDr2VFjdUOsf0ivqAB64RvvdLkhwBMO3x+j3jjFWE+f8Ajayfb7zTKfL8EGYP1JBh4ZyT2K7Ee
og6OtmgFUj+kQLxYGphUDP/WPeoZuRbXabrFB/uASRvYHwcYzY7d62qzKJWsNXEhkp0h8kG77AL9
f6NNV1Mkpryzk1BYy8iyTl75Pmq0536Aktdw1HEXVlQyiUJ4+/KQOpdY+7zxDYlAPYwJJswv9GvK
U0pcIKSOThbnBasKlILeOCaKSl5D2m8hBVawfDh5ueDGiuu07K9fVQRPf/2B757+3FKMPIZQUOz8
Nbv/Lio/nyqAOm/RmnEdRe7B5PJxPgSyFvV7x8+ed+FdktJNw4+MSqiOV9VUJDukHgH+rfVXsln9
wq4ZpYyyyTmwXX6ZCkz59sE19zpoknA/EMMWLg6K5jtghA2kG7zeSqshI6G91fkC2DIduzu+uxbZ
XSpSoJgIeJvxo5Kee2fWSqM35beGwL6PXFyArkbKOnwQ/ht7nKKpnA9tl8OaFgo4D9XF/Kzk6Ivx
gAwXjMpGaDzSxenE/0RPpPFOfXYaI8qwPObHuoFpb1omPn+Cm0byiV1XgixX+dJmnAD4O67WexkK
TqPYbsI6QIeKi3CcPsyLOgUgABsNhi/TLO91xGy3MMSReWwt2nbH/ceFHqwatNKd/PrvQTtuJZEB
q+iqYkNScLdwLcj4nOMVXVOmgykRCcK23lUNJ5H8Zw0OwqsxdjcsnTfZs490zd6zKHUbTJwfe6td
AJ7E32Nh+kxe7Yal01mVIuyFiBM+HsSiV+ODknKBXujb9JHz+mbxuWADTPwMjLkQV0vzqo1e0g1F
fQLW1MpILkJUEicQETflJrXerIRh+X7YqK8S6JivhIib+VfnBtzeaC/gfuf74E+gsa7Nu4Izkt5a
ddeQxHRPhzMM8RDSwtNIipE9vbNCK1y77q2hOf7dScNTbV3YaXxWkaFvjzntbTatJZVdxqNRjuqN
w24qGcsEFmSRQvTyHAOronBRJsq98B75gSb7dbbOprTBg411uvB5c5AoqDHdkSlZClMmEzBZz3xQ
WumHxYqTGk7ZRrdAbirFzdrcLqxQbrOBcrWKl4g5qD0AAr9sXrB9mzlee3ZDmf3PGpreypcqcecO
8aarnsANjmtan/3SZDX51fanB1F2r8yi/RFps5LAId0jUEn2C7KtS3HPLehvESd6t/KUme6JJO+m
XDCu5UbTGx58Nhf6/MXuky2FLtmbO4xoqrzRH0iFn+9umGr5+8Wp3ISC4MgEJUIz7onvWSXFimuA
OTHPG5Yqm5R4KBPTD5brAVOgphIUuebG+CFovIn5LnqiO5jmBpI9l79wvvaa4VKFpluS9mVZYhZt
/2E9eIYGX3EGkzLiPEEz5dYiMfgCQlqFXrynskPQL1v/Cw9niasAALsa1Jgl4zrj9PeePctdtJHa
jjCD/WblJU/61yYwaETGagbLUyaiaoJDfJ6Y4az7xcyv8HVVAmqBq/Z6mIqtrAkqrTf1JjIqUcS2
1E2G6nck5fEcjeLWPrJmkz0WNNpTT2JBFwDY9oAtROvxHMmv+sO3w4eRvgXOplkKy0JX/1xzr4+t
WDoE9Res1JF4nVg6vAjmGPwk1nhVGFdj2Id0/UUdpvYGJ6jQ5d81NQga+ihL04Fb2EQSjeOCaYQx
K85gMvmU+p/+WnMMGk6nU5OH6fvwNlin1CMrxp74TzSmFpLHK1EBRDIb+E9OBWCflTfeM5UTCXSo
eqzK+++GUoZ1NjMSlL12nxwDtDZrQ/jjrJc7WLBxRSmRMP4whCzk1F09YQEdkoA4XQMjykDEorQO
Fn0UDi3PEIW94oRXR/bMsVykE5RgN/kbKcrPupgl++k1DQ6G+niBGjMy7AQuOgcfXix5qtOm+Jyv
zZ8Mzj6+3SfqqY/l7e1Wx5m+Biw/wTAWvYTL62qD2NGHGX++Gq9Ki72FHj3HHxSFawJLVZKvMQi0
tNZfyUft3ZzrzFZGSDdFL2cmMZQBGSV2QApOWqDf+4UFksgbpylbxlmon/Y3rlKul/QpDTUmHRCx
ezLtqQW1D7XtKvzONCBeFOxDyL28oQgtO2a+/zWSlUfC+a+jz/VMxjGF5jcdwX6SgdI1/q3xAgFh
QgBWp388q2x3jjTW1t2P+fMuXU73D1kUQXjohICBFcqYuvk5WlZcYscdWeQE30NLbjL+02kwE74Y
CEb1pYiWSonwFRkBvapi4baPcZ0G8rEbJIcCuk0xNz6M1cgrygeGsO+gd6+BI3giHMpcbvzLyK0f
8gM9tmwpJBxIa0e7Rpp+vKrZytttxpt8gYfiQ162R+mNScAIKB9l+UCBjgVENixmW/4EPVr24wFK
jN8gx0hKHF4uAkZKx+Xf/EDgFShS3ub6rmVY+k8U5nYNucqcdBcPNz4rJ5C/yTgbvr3xTz45OdHy
20c/o/Iu4UqL6354wXV+w4hAL8ru2zO8/+MxUSLZWYwqggGlII1FcAJAvgJZ6j87/SssFfcp0kHS
Tn80SQVqPnfhJpQ5wogSrrlShge6kiOp4RqgFjIxnQuCupdD/I9tHI0JOmBNr/5ODpTiFIChmZTq
viQMmhFn5AZFiqvKzjgclbaI0jSZStLuS8BLNvYmRf5/7ZepHFwaVRcgFSRNoQjJM0hZ4AFus4Hs
Cdy47/1pdX6B/+HTMRZ5rhVIw6HF72sy6f9DD7nt90B09cRHmiVtv4iepL9v12Th2c3yWjVVf5Z7
8qYTRncYP75Nmt7t/tf/chj4NzmiJqX1HdEWFWCAT800hrNEl2ynT96tf/zGyoEaz21TBr7bmfW2
SXnpkB2B67CmGFTGaJXjfcjyH3mD2TNt8FEEoI+g2FK4usLaVujlrC5joIrCXiviNDJAS1qRM58J
M/4M171B9B1BeCzURHC9dHzDGgQ+al8GzbkaFr9yA4GTzaGFEzFE7iFcbyYqaEyRf6ev4fiCRtpE
BaUFcdyVpxv0XAJtL9Mcen5KOCt+yOxnSPXuZo5MjKwcV+oT+TUXxl8FwL8lHcep+foGVqpDie2p
s98fzrDr5YKYRg+W37kgbyBGBW20RmLoDd/rQWlvV4UU8j6e5GCeksoB2vsBzWvkatcW27359211
mjh51wPw49nvvnGiMqZcyjlPK9mwqcT4EXYmOtmDCi/7uT7bnvuwznwkeelUQ8QdrR9T0mJS3viU
46tPqAdnFrvLW0euX+9gzV8XFyajSXQIfRBRYjtbbr9aq5uSEDu1HGzyO3jIWbD7Ek9NvWmOBJ94
x1jeHsDRaD4OW/GtjDhDwt8qdssdgBbWMaZqYc0pnxEidLEQ80Wlcm6VOzgzcG+MCBCwn9Dpfe6A
7yyoL4vN+AxVUNVBwQ6JGUEvJe1XeP1eynZwP8MXNct2CskdOEJ8MHwoF3yJAvdW3DO/l+Bf3iJN
jlFTjTnfFYGDDGjIIhMCgW1LDEIlRtVvb6dZyzexfJrXgZ/+9KhEFSa936NElTfnJpV3pwnzYevU
pS4FhPVFOQvHC9huCmDZbHdeO2cBxsojZMMOmtMhM3f7KvxH5NkFIBYVTADkfsDWvf9FCXFZvkdu
8SOhEZUGNtLA9VB8Ci0wAHtezQ0zPHkYWro5tIK2qqr9eUckWEgpbCcR8bkxgN2lCZuBnn/puR/X
WaNnMNIwSv7Na8tS8QkeJ3jdryxbFT8668Kt6FMEzn9GxD52p39ATQiZyhApo6njKxurtxTs2yOy
FkbTn5z6kTM2Yw+R9371r9z5lUqJRhasQRkG8IwTc5SPHf6PoUm8rUYN6h53KvWMQc+RvVdmQyce
T2pM9WGwoNTUqACs4pDYDacI4I4AS0+82lnwtfARq8Bly/czvQpozVm/DvGVMxnpKqgUX5GGqwWB
EIiGC282VUxKtMd+5CuxxN8Nry6NdjwRizxdO3AnDM9wPiGHUPnjs9gaId8Cjv4ZfcrNF5C214SN
SGZ8QT/zExJwbyU5k/1XtbNBBpiNq1Zur3xm4v6wk2y+DD1+TrGB8lpJZkn3VlbchPIWfTuUz+B1
y2Qo1Tv/Z0PYgN+RQo+HaeseNNRxAwGAA8JntgY/NiiZFjZWVCWxtI8KiJnb1NTnFSo+GFnRMZ7I
Kfa6aqumHALXoj6AewzrrcqZt3UQ/Ia8nF3FOLJRYSRRGFOhKQjtLt8mJIST04rtHMLFED0kS52I
j6wOONQDjCvvldgtJ9w8gFeKeF/cbker+InhxIMNTyKA8JbFnAUCDj20ZjVl1eis2eX6e9GLIN55
rksCjVPK79Pfv7QyhNjZa3VaUxUqXG4RGSGjrTul7dWaTqqUcYo4npLcQVTmNxRm62CZs8oBT9/8
PX8acoouzjWVTcL7DqFCkXtwuSzMe0fjF5ck3BGmuIEkzq09YE3e9OoxCNuhl+gLlvYqENTP+gmq
+MyimoSuyZKKwvPEBXD6O3O/suYMBDgePTosvEjGKDexP5v3O79NFsl9xh6FzXB6yz8r77KB+Ddg
b3fwZqwiAPVYZpNCnEHRaTmTBWxdL6VJ2ICMckaNBE7f+xk8xUKEj8JEjXusEDVhVb886SRyUN8g
c2wiXgz61jUijEsQFpQ43zmjL1jkO5H7YY7RtxXV3QfGRmuzsNoRhaF43IbQ40i0CK8zRjzoRals
BJEReWH/FBF9CgKftqgHZqn/YcqZ1geUo/sjTmX4Cdw9I1pU9ZblHB2mT/Ou9WwQ1wmj75iPJQDC
iRG/VwRzzbO4Cl1hIAQG8YDd6RVEZ62I+6M7oIlnEnif6vbopyKyxOZvPYkO6bAbzty0vTy/e6UR
PNVSl0eDpPwUyTYyI7vrxr85CWD5JRKI7BNz8clEAZSl4VG6KjcJsFOwdkZwjk10pBauwAGQ8iKG
oBEySvBM8+d6+MiVpcuSOTW+8XvE3i8GVs+P9HGxpScAsOhRqP7AQcHDX1UXHnP6CyuMFJJvIkfB
xcaOAfwIGwPuoioEJWmY+qUKGjy/M0hRbg3b414EbzLbk66yXXVBQjZ/zZz3bDBIh+Ihx+9y5F8d
+0Xnf5DgBtUw2V6r4C7Ri375rOSYaaoBLXGBUuifYS0Bwc92SquPlTgeBseOQDCS05d/o9Kel6b6
8z2uNU/9veQzdb+xe9yZtfYphlzb+pS+7nVYBssQ8OMHuo8xIcY25Zm11ertgcpLq0bbwjoueOdO
mM8eiCPMG+R2sLpJMMsHUmIZ3JUSBnlASUvUHXDKhwZApUOg/0HKiBmRi/D6IvaNnClsjnhJ2vi7
7YxrPlYzUSuEnTnW4VOgwzi7uYRXH8Kj6Wnu6XwUujNOosvseonhDW9QCq5L8gtBlT73LiJ3Wc7C
MXd+Sm94jzVBqiRBFgwEUPrfpp6Q6UDBry0bvCxkYIfoglHc7NnRGfjcif9zJIB1qsstCLX/l8ft
bqukZpp+geJTaqloa44zTvVdvKNgzxgx/hbXAGyYfy4J16UwrdUp8jRa4VxlOHc8m6DYwOSeU203
rmIOIwyu/07gghYQ5yNXPFqNYYwwhPthj5teoIYkhGIpA9YsbETdG6HQwlcLj4jRykjKqLoiEGyT
p1SrQDU8+O5YtLeEne1ZTWzXbTI56Kl1ge/zGunTkhGUfr2RKuOV64J3VZtQTZbaax5W7yXIkHgW
kYNLdm5ofnijaGxu1TR9UACy1IAnl6UANaQ5B6Of98pI7xtK8wk50jJP1caFiKobajkuOPtB4Ht9
C43JqHz+IEXZDTaXKgCnTHj0GqdD4jrLx6uxV6ztNMadGe/5DiflJDgldsD108yt83E2+XX8ZK2n
5KMbIvhVP7QXnbdlYj5P4sK6mgiP1hIYmQAzXYMybItSRq/nZrRICWXmBG6It+iglq/baVjEGWE4
8XMqGb22Uol8Iz2gDyEoVlneLP8/sqgq1RcoLpQ8fmEHPgbpYNlilCFxEjkOx69lUYihJnmNj1Zw
qygmOnX2RKOkprsPr2Ll5QCSr4MX8v8KQkqiJat9/fK3E3pv38eutWMYT6PRgaQLoDEcXPLuyvSm
WyHVLIeYHTnwOfWXwFGtKM1Fnb7b9XMy/Ps11KU0X2gRsmV1o/WHStWTkUvEgaHsPhPpkuPiOkXt
prysvObjiRQNuK/eh3KW1TtHMDkf+ny9iH4XHiXWlciDMF0bj50lJUTRqCZIoPjl9fZkUBH6Da6Y
1b/zvuL3GQR+h6bDJ6rVlFbADnC7BFGL+H960xq9ODwailiWL2DfTG8Wf5X5ES00AxOPwFVfYMle
kjDOxaQBpLCSDWTHZO2HZwWHAIJ9mnNmZSsqJSWE9bHqDGsECqPLB7I4Bjlzb5dRsIrO08nHfjM7
reZ0QfGQRwXE/cpCmsHF6WzsIVoVTgoNy9el/MvXtfRrStk9YZCfh+hK+g4mTiUcdEORKI7+DNa/
ly9MWuu+xR14LqE1gUupBLj0ms+5AZPzC+W3kKq2HmPXbdA09G3VZBZ21aRwJxZw0NwNESHym/Ni
oQnG2krMVFnK2ULZuCp0VPOsE/NrHToytIGNNLD5hbM2O4rSP8zIsEmo5CHshhbrZZPmWDIVKcgr
luh0PeYLLsADU6bLVy+dZgc4fZl2x/KTT/2QLaLAyRf+06D1n4Zu9LPC7pUw8rQPtJR1gj9wEjDg
1v3Yy8YIuZBFk/+nBnjrcN5R6rWl7SFkJ4CtxL5PEyrPjjWbXtqcRLOxfX/PMoFqnkp6w9LXwbXD
f2Bb29ZVMpyu8MIJzP9yU1c3x6TTcZpndqM7hQrPSlcM28Oh93GeJaqhxtSbdHp1AzYWiYmuhIKY
xoLv8fDFB213sHgkQtDSFWPVo10M9XXgMyoG9TJ3vgXi+auzRimiaaf+ALpX6UpKSuYi8XDv2/Lv
OIhBOu47Uv89VUwcXOFYgMEMgLoWxVuno72CyL28/49wMDXKSZ09QzjhncxZ+Sdslc+TDCwmD9uT
AIyQiImEk7/WLjvfP6kWwTWsXNv9B8Wv8yERu8uiiLZzb/gzYNcQ92XcdXCI61bs9ZcHcF7g358Q
jzPXSPCGXhIapzaVA9WCn0msDi6GqZto2VxvhvG7PlySRQDDGRjE7SXyvSGAiWOuof49ZJCDC9CV
Q+o371XO5IPeZLd0Oedcpkx1XHNVMrdHvQP+jjG6FzRdYHIpkPvC9cXJD2KJo5/tEOYXah8cxDaH
V0oOdxDSnBUlZgW4kLQ1U2fy+5wcA9pcWst+j4LaBUop5TdXPXWDeZqwIv7Td39xrOq0LZMz1h+6
vrz1CUTvEzegKj/nuxQ/U7u47RuHV0s2Mkh9IvuZSp64EiaANi3DXkyRWmME0fgaU7GWpQxXX3M1
ixJvwxfl80RSKVAYnqXHmiGth929Vpz2ztwtGfqa+BoizNYfCYqfSzLd/+dHUmf6rQBOtFWEyfOP
grSJUmKy6r8o84oQB+02KAfJe4ts4WrakMpDmyDBuD6ENCIqzyFrfnSBVqHolohC65UV333NOxnN
4DLU9yVy1D+YwkWKXV0p8+adc0Qj5SICcJhvhMTiGDedzfHixkTABhhN/7n/rF8YOb4iuqRZhILJ
LnzEDWKgvb8pt4HaN8TTAfneykBkRW4nMdYOrhiKq7x9gPlDjyXS2gF+etKcdENB+RO1t9Ow2Hmb
aqczFVZdEPRsj05xljTggIseHot1rvhz0ik2jc/kbngweadKPhfMPNDSNXO3Xt9sjplDg4H+6JDp
hxLRtm0FVT3IbJrMKQIOLxqCAG9sUxhBbSbapFrlHamMLcE4k+jKBjRPoQOxa6NT5nkunBv9rHM2
4WLWv9f0BtrNCZW+ki+1uf1bfknaTNlPwURrVer5f3z6UsZ2f5TER01jqW9OnVCYEXyyQnviq4HZ
8akqmFpobm0jTU9yDVW24ZHlNFiruIz8+LDxOaLlU9661Sqifs1Zj9wzxsuxGDO1Y2BC6smhDLDl
84CaU7NIOmWENdAfezEtbiSBCByL9DjWL6yFw1KM8Da1gYw9Tu1i/bSxYMWokHICPVGPiNbqtBHW
x3TpufadDulBHGp7Wd+53+NvYkPWgsiglX0jMcE9SNkIMuFveAyk6TcHWU4qxIEXOCD8Xg3MWSYU
xynr5MgLHIeAQDJeFiU3mhQzv3/kjuoptqd81omrJXqA61ANccvHv1M1Dca4ipGG8o/z4ox86ajx
DDL9ADCbFdHMIc1aHi/qbgQbNifDpZgoablaVH+L7VP+i6uFqMKufxurp4+a+nfMAU7RFUKglf7V
sagiUR7gK30GASjhmFZX5yb/M1/X2HjKjsm/fXylGjxP69vwXuKttegERydqXNts9cyri9YzTzRm
tqYJjvnyNGCu8zK79d7EvMSYXHVl0QNU7xRqbk50ly71fwpm/PPZDq9RpAAdgHDPws8qd0wWmizt
9kezhY4PhRRDDz+eTFNbrk9M7tSn+b8zLmpPJJXmk+nVjsxZjMyH/6uqMUKdgUfGNaVqx9D922EP
TBUhVbIfcjS+OC//aGjXWMnk7hBPxtlQq4N51BE/vYszOuV1RbUPyCnojYyanlhuCgSKQro+u9IY
nojD8bLFYgIKiD/wNz4/wf2ycsbiZzwTVRVeqMF0YqwJS6IsGq+g2KYFOQsH6aWkNVDvDlQaOuml
6pw47O4Bv1nxyGfaYSsWZ3Q74YPdRwc40WLch8c7WU6wFToA+Q/tw65NigFEUD4MNpD1HuNgDgj2
0Z2JnmTfyyUmWk+zuxhFGpZ6eiP3s2+q4kwYsRXSSLwb+cuEcWawDD2EFFlWmg3bYkRgwo/rZEwU
Scs4eyr4VGYzx4OJC9eoJo1giEqO0+neV8HazyfdDYv/6+5OBZVvdA05o9jGhrofxzSt3+eoRWrU
6LjKuzZZqHC3YtltugnSrPwi2KgrTo0W30f7Ifbe15NUwhCTGOMxeZaw9rl0H8oEF8P/HGPC3O0i
xyvs0gVwtnOhu3QAMyRC4AbWorMU1npeMukIpTrhjSP/yMmF/qaYhtfr+sArnRaTIOceuZeNCZdN
oBg/GYxIZi2HrzPMvnXgSb89ZU7FnAdXneRvUBOw/Wl9eO07U3WGqr8+TEBjuQsW99F0/J1pHold
Y0IU7j8/q5CiiWbsk8eFj5ch3TgZAJM3oTGqOIQuG1IgyLM0HNAfqdJct77mb5Q1dmlh5LDoV1Dw
+ZCw4z+0ulS313UJGaLbsLCE9l2iHwZGjD6tognvTbDjm3ywjgqzCqJsdJzfyjx8pZvsl+1OS0+n
J3M2av3KOU8nsgREzM1aC2rEZCpMEtKmme9BjkEviBRFQPYEhBczN9JjiIKWDz3UJC5hciU7n6CD
/pG03jWoWVDGOEwnVAH9mJE/3egyZTJH9Xif0x80cJ35whR4GoKU5UKwyyA4q/MrQPGgx6UrJcNt
ND97NBgL2GBTvsvYuS6RxokcLy5J1fkKml9Ev64LXROsXBpqSQrjOQMyURYhSkeNu3p8kuvelupo
x9PW4BEoIJka3rIW6lMk3N5EYt+lBiQ4OU0JUc8TFEa9nH/LiCJxAQdS3Y7pmnN0wqnyjm9DoetB
Md3xAn64Pk+sVDPx/0QFT4aTsB1OLgEVmqLxW1/2CkPjx35PPzThvY/j67BMXd24khMkO2FuPHRC
FWzbvZ00YyQPDTg2M6K9IVXT0wdfh3FDEE13KxlqA0/jeO/3YeFfYNhB0s+sDNYpA/bM/hhQpyOZ
K8oOWAGhmw20jZ5MqCruWvSmRxI4wg7koOlvJWG6Qo9lzszDq4r/CcJHI4Q1z+5qhuey/ufdjR7A
eUFw7UytfnlDTD4z5q7KcslVLt2N9H2KZaDlOFiRPCr3SzoE8W/2MOJUY0G7CvRI2vvWC4bRSNOE
m7dGVYPl/w6eAKsRA36YPR37xlbDobkKi19Y041XOf5SANz7rBcDqvcMoCUUt8ZsmxT53XPvacBo
ZbD4LrfJBqgnIgwT8ERT394M7DVA8ZzYRlJpdWCfg24sm7T6CEUpoid7XzwMpdF9Lfn2sAxDzT9/
IEidFj8ABoIbcShFuNksFsGJ1xjZZMF2tLhHWdPy81JB01X4V2ABlIZMeHb6jgsjkfUPnCpfkLvb
ADv/he3rlqk05oUECcRxcwFXLU9MblFuRLPwT7qheFCUP+jpxMf2VLgUXwnC3JgDjgPbUTokYNyg
VIzKfVtcfXb62wpTH6C6EHDTtVHHcQC/eqejXtuaspQM6ksVyHxn4uaLkHjs4IKbcKyu4YckhWvU
HJEr9D+92pXolnDx2oScgDY11/dxQU9eJVjMmqbVNoFox1uTN6jFArXGKh5jDIhkV++6zmwE6cI3
CMdYxatgv9XkoLqPyJKq4CqSVb9T5nK3BvyYz6L3T3bwTBWVlT2ozJ+dCRVgle5VCzrT1TnBSifd
0RCG4lMtwLTDPR8Urq84yGj/vHqzlQdIjtWvnF9EYiSTlCF+2ea666rO5Nd0Hq3k87lasQY+gGdy
RR+vfb9MkhtcCZ8nkUl8amNOaCJKSwdX6n3UVh9EtAuaUcBTS8jwPDNW7N1IpsFDIoVm858ylx/L
1CdLbm/+lau/pyzLqpXvdLX2dnD7sDK90wD1mTWKkn9uxIfULgTZIr0IiL0P6INPQg6XrFFRHsJq
lo8u0D/33wvhkcRbf0C7k706FGgF560xnlGDu3i4YB9XMLpoW7jtTgqCh/Ge/bPq1BJ7UyvD9xNI
tMfWTNtZjDQGyoVoukZ4ZcxuDZ+Qm2mBOiTVsFTIup4CtmWqioyjx2+VmDrvLtQoNhBSbo8Ajzq+
D3ynuFljKk9wi/XWegMQl92TRZmBg6dsZgMmBKkLPmhhsq8V0xDLqyvq4AiAX4tuuazT/0R/zshW
06wTKKqrZEQd0hkl27kDedVlBsJwfk3VyV7coIivBFHh+UmD/bUXpYEwF0ZLCSFSvcpxACL215XW
VwTVd/5WqZ6EZwGo26a0j216u+4JG0vVejSii920KETvcTIKlvepzZEJQfyRaJfqCfYoeaZTzOkC
kOnEuT9Xu6QwI/EkmZ8PPb6Ayv5eFcEnfv0YpcgANRAB+2j8IpxNZMw8rVOoR5fcZhgYCIBNXpdD
an3NYEtLWvSBOrW2eBykzyd3u12xYCGReA0PjRdLE9WZ4lM3HgUpDUYgwi4hJQwJ3Yr4Q/qnMKGo
gZj438T2/q4sLUp1jf+oo9XmFGPgPOgwvh6tPT1kLWMLGGC++yVpdRBTUxMBmwkKdRwWGGqu/Wrb
uhVrvFm8HpuBOy66WAh2+hlQUZaJCPq6dVaUL7ApCC9+16LwKBpN33sWVMYTQxxDzK6jml6IiY6d
yBOUIgWMwWs9dJWDqeEoC9SfwdiyghaoQkRuR6FgXaH9/riPHs9FNprnL8GzALrQWWnUKYSa7Xd+
VDoQWcMp3ITDVjS3Yoycm/YFNlYwiEYAVMDKfEQRXa9CP81k6+lVvMVIeevTd0qZe9B0ljrAtaND
E2SqRkXp3hMlEHknOQX9q1+wSTV95/4n3LCEH+AsEPpjSCb62slo26Qi8G7AmmfjluozWWufY8pN
jmBWYhqRgoRd/Q1zVVnPChCFhwu8Kd+ZjgPtSdELZ7njuSFjcIQ+lmCVuwNweqRT1AfpxwucJdIT
4Sd6erc84U+XhL2xoj8TSQ20XlPhruxDsSLgOuAuc1p9ZWVNq5JZNlVKJwjn6iWQ/DVMJ+nnVHjf
Kl7T6PkkEcx7hFZYyvgL0ElNhtIl+Rjq5MtiWVlz22Q2L8PqIAxemhNadBTG0GcU/SQytClQPnM0
B2WO4StRw2GoEpvhsgGaiUQjA4PDLHyU0I2GIK2GreQEFlFuOKsrRjcLrk6nYZRsXcWgEsTUmvnw
2Zwluov684rk3UqkT3USoeOHYxt5oAvpNpNYO6OPVGE69mb4Ru1MUxn3xkyMdwRmAwVbnl1BbYgm
h2PkBnEBZH5k5YBWaIAs+qRWS5uK6Xu0XnJvc7WgU4ccR4CPjvwjbNY/n9+FVFlElwnU72/WxAqo
iT/JhNj5j5k0r8BAF9oaRmTBBzy9cR/jQygrGXCZVL5lrUUc9cBFF3tSKbu1YDbdH4kOiiwwJkjh
xY2QlHHtUJs02itzR2f6mQjkU00VnoFz9OEWkvkerORA0qWLjwRo/AmU+WpIvk9snH/8r64gXxE4
z2Cp/yuQlyjmPaZmFAHhguOWBamEg8vVstIKG7h4Qr7ubenGgUZw59D971obM9E+S8eqRo9BeklP
EnerItt/py/QRAiCWv1oQoa/cTtbW04QrEQNpoHvGzs0Op4yLHXujLEjCixyiMz8T9glL4Di9tlG
fpzLUVhA4UdXezuRlj98E6y6xSOUhx4F3qltYaU31L/JLSvIlsBFaGGeXlhmTIoskvB8dEE+wFex
E07/W0Jb2ldsBp+rZRuyVE4l1WkwkqY25VxEbyU95FDU4HAHlNCXWUfXxzfOP5L+zTZ/Z37h7z0K
W2cz+YUdLxcxtak5flvL1bD7fByIex7AE+NlYzGDPqkDxC+lkaWLej1RnO6zLKWVP6SoUHEFAUBK
JKlRVmY2fS8r+kMeH3BZWjVKFBKMzqh+7betqG+72h1vrEAcB1M447J87wl5JAw5O11WgiBB8Es1
bH0yAuANVT6K39MNmJWzMpa/UXQItkYNCLkjrUHwSf3LnS/KTICnrcwdQQjcn8VxRyReecRdTCAT
W9jvLIKynON54cI6nWtO6lkxF4R2xUPfTAYs+x+249yUnE1QAJh4XlX7oaN8l+s9V3kENcsgKov1
Kj6CcwYdGjSud9zeNhNjH806tYD2Ardq7/pYHhwbKZHqoG5uCyK0aFNDcQIUfgASuzjo2cMa8Lis
EAGSvxMytInU838OzfQeJ6C2/MY3l9doi96PcTLOOiNA1pmoiFyjkMHH24eqP8pDOAUdcfrMrY7y
gxoT4bOhi6WKG36pghUmmi+4fsWeuxupacvrX2mwKyS7FGoXpuE/PIGRjGxf/1dlCpnJ+o5SUk2Q
jX7wFWfHwC2PoUOY04ECiqEnsiOHwiBDVtwSAhOtC5eNWVF5YsJFNA7wQ+BBLeMmVQAFhAfP8nkA
ria5SaOhXlFGIPcoLM2GQ00glFv0aDfPHsNHcxpWUb/TklwZhhZb3rMyByMtq3j+SnkjCmo5L7Vw
ufHPahsbLgX3IXLe1FB1Gc7TAGW3ZeGNHb/F9HHUWKH00v3GFf6exb4HN9uywzq67+oMUHeB1icd
2wTJlYRZN2WKnUTbW1ZK29nPP0yoRijdMeSOMxyV1eAzs5TmxrCFBGT9+g8vI5yDB2vTwrUiO3XG
dbpsu4Pe0sdEhqTR921hfV2RvRiaP6eGNdKlTjnInRJHh7LBEj2YeDcdhRbPEEZW1O2BCo3tr6BY
piiS+YxZ2D8o9mMgepc5lq7L2QKmPE6Fcsu2JOT65mpIhi59ew1LRyF4BPbYpBTVkUapJ3U9PjdZ
GAQvlututp3DtyfvFb8mGnKZl32E1Ot3d9APbvquKnWv0uJbke3W8c1ycO6ukJF3APDMhQbQvbdn
0hWUkOtX4D5c4fXt6U9hRea1eed3Tdw/tGK1aVwZK3O02cDQL65GI5Fqq5waigiE2Ng9JYnXGgac
+PDcSwoDZFc3xCq/V8QJydfbcnNGaiSy05FunTv4n20LJR+drKS9iK6Ykudv8/MD3iQTuGN+8g5C
6dsd7hyi+7lHzTVqKzTQIqrSDKyqnaaBMcnAYOP1L7FysyDuWLWHSjmUW0LUeCPV/wVJTwmW02jS
b+dhIAKGSSi+GCysl6TedowHBdBp3mnG/a7TTWCpGPCKVqDyTTHpwTJLCr47+k7XnzhC280DVvv/
eymMnEipG+46Q6pqs8YDFCZWNtA9beTcKPrNGEr/nNCUjQjRigOM/rKrGFxW+CydEQ7vWgJuzsrS
BkqLtoqqMTGRIXiazRtjm2OHUvPgopsV+XLqh7hknMpbQYtz8f4qHBfFi+zVliv6Q5f22J9jde+K
RAhhr+UfMcSHAnTWtv4kHrSsUkjRzJnxnolyFr68DwrAajpw1N9bs8oc5xBT+lpEfsUzPMOypcR/
rYRbIITCPvcYGvHT1KAbG1lkMx8T4YXmDM4+7OU4hYjldIdNvPb1QY6qeeracuL06l4XltlnmvAp
wyy2ELei1hcGyoXJ8XJyOsv97h6PJkYWLWmi7CGO4Nx3ARc0eE3DbUUE611E2MvvbwCPW06+RolD
eVv6li8UuWdZp1lJOozeGqidgNlRnYxxzabLGG4sa8wFjaUDf92G2yxfHRN7jrNkZG3/6hegDQNc
kA0ZlAQJzlx/FqDuok/ruOcWb6ZCcFftVItJuBWlTn6fHiRSCFQ45uiHAdpgKL6zPUDikvT3A/Du
4KLbT+BIS3TCQbCrcpPGUmarZVblB4DNKx4aPf5LN3KJdv33vpZiowI1h9swBusgquRB9N4d2fCh
RvlbkJdDo31O7nS9HIiwT9xrOkp7/7v3qEo+YsLl7SaDi24pKhXFuJ4f2/zzmAdjZZPQ9uWMmfjX
0eyqGMrR59weTCAgcvdmQ7Q0N6sI0ia5MGWOe9+G18Fvg1D6gD2ajrew4NIZfvwsSeYrlGEiR1V/
hhi5MJ8SKZzdOd6O6j593uaYgda4PcDDfRJzdJklKZwJyO1R4Ie+qTzHANfkCxPq517NYYooNnE7
ySCB2tFOhGRoCRLWvflnTGDTsUnFptOmk+PdrgzSRgQw2ruaQa5Th0Klfs1BJMdivxnpkudTepW5
ZumBbKDWXx1CvZtTdOk/CWHQTd2l02/8Jm7OeJdFriVez99aCx4H8iKY1FLwbe+0N1hmanYm05zv
fitnxVOwE5Cy8QygcmtHLaGMY+kyEDrA31Xd/sq4kgSTaleBMPmObsuOhAblcOKiiRbRIQDQ/dek
cbe9tyMkZblu2w5KrDSHrE2g8NXQWjlBjHLvlkWqJANjiJMkph5cbxemLrLY6P2Z6/5jXYcXUEIN
OEE3uyAUeHKqp3iWimdS1piOejp19Z5chlxOjtriZT1mGXNryHqXy65Sk8xe42KNkd6szMSAjrTx
hR6QsuNuMfzAKP3D6U6j2yPq7MMcno7Kd0xJxKc554mfTFTpkyQWs9h615G4qHsQbFLHpc6QF35V
iYQp8BdDp/jg9X5qnqtJiHLYoS6huzWtBVEkZnFRRC5WsGMlH8Tc4KMi07SNOvXYPifKITOnt5oq
MW+/iNfWMWqH9Wq0tz2x6oz4y9e1lFD5pXr4NAcLAAtQgasq4XEUTZX+Io1o2Jkkc5vXL6hRt6lE
jbxOKyejJZj6y4EKdSH+x6dQRQq2R8RA5g4SBb/XD1OdNs3d6SZYcAZObEldrwDRR2mjsZ7J8bj9
2X7iQCwW/Yn6EHqcWI05sA98otLLmJQ15J+wk8cvY3Z7+L/6722XcmI3koTTtvfbQREn83gIA8XN
eSw1DhuJjQgcaja7rTvCuatKHUHlojuhWv8GEmsL6FKDnEsH74n+F5TY+aZzKzlUqxx2f1srnOVA
iDCodctuWkUN6xiy3hB8U5mr8RudbaNxDW0Q+8jOrUqE2uLbyV1NA2hfFwK00HU11J0QR9/G2/W1
MIgC9SJrjGBu4scm4ersYhXxWCKBySI4RMM7i8x9wQEODbKVhsUYoA6zP7pTHbF7Cnn7DJsw8XkA
UrVC146zq+bTNR2hO+/DsrbHFevyel4eywtEx/EDgUOyWmAUTxAr2FNYoqG2ossHc69oFvHjq8lI
MEQFZo+8wLet/VrYrNPdbNKwyv244SCDf+VNgotnLzDSYVbcqQsJAoRWyaktuc5Z1DRkRpZIQfkB
rIKeGBQu2uTMKwZmFXM7JQD7/iQHMqvmTxPvfshf0tyUAKbKVm9w5q0e3S5td3996RI8HTeWTMEn
0iDY/MNVIy5eRbg+pTlS5sZm+KzYUCBAbIw5nnwKeak0+U0QMDfnk0Fvby81zt+bk1h3bWZ4pA4P
8CiRXHjbNyUcyAEbVD7Nr5xAumyLowBk8avXmdxwwejYpIFq3QjiFmHnlbYx7afWQKBFEEX10SwE
w199F2DqjmOdN2dD0Le3comgBnrL1FcMPWy4YwE9ikkeRPc2vaTVRLJYzFQg1BkByC49/6ln2dqu
UfZhWNHn997/VuN4sWs9/7wSLS8inFYZjpCMpwPGurWxv4f8as2aQIXVrBDw0ItlOHFzCUf1IsGQ
Z5WNPhmNtlJOgpvB7gJl2BUUBRPnnaZ3F3IBCV02/DcT0GU+2EYtKqSzPQ9hTiCiVSdndHBz+s3s
mvOLP917xlOfo34VxQ++JOZ7qA6rMcKoHb7d4EUeYRvwLue7UPAUoiFQDOztuvt2gznSU1j5GqRV
pHpLQeivcmzKivTeCpDIJ8x3/KOOLmBGmg5Mz6Xaa/UTkmwEf3bcHaUVCLgiRCeOJtDe82h876qp
H7Yr6oJX1YiaF6P3pxd4X+fBuZmlKkPuckwmZHwPNERTzEZgOqojUTtMRVGHsmQFImUAETSho+qc
CBOPO6mevTkIEV88p1JguSCUW31As/jj8oXjF3FyxmM6NBBPu67VPA/5WXXrbHKY/ypje1LGJj22
dREyP9nLJEIPmU0huY7DKwN4jtULK/WKFFYmxU9UTWwxbTXnIB+QFisNmknfs0Dlnv7xuzxL8cyQ
moILJh8Ek22R2Qps1CDOpt0DD+9i1/7E8WL4zbre4rKs7eLpEZ6bCM+42ke/BgCpPKlt/OwHc5Zk
aTTvBAIDDozjNNdcMuJvGlTl0yWU23RE8wYOiRrHVS8P6B9sngkwIq7+Rsh8AiuW609A2qfUqMmz
SDk6bbN+0UbU54nS7oCHNgwmQqmiEGYzxSbV1xfKxrfwF5R5JQqwTXTZ9rwSv4OZPXGmaFZ8JfEf
6CZ7crH01C7PNPE+C61P7A1eFAFCng60KvWLq8sYi/9Y54M+ktvQuWlKAjJ28EnAjRx5SVJGQftX
SGnAvuhc+jmrAod7nwFs07bBtZwu86TqNWaFFbrCly0KAZwr61N0xIJb7YIz9RP8VTB70rQk8ZlC
QBWFWN9cb3O8JT9+0ekT9E8P69WfNmBYj63MxDn+vj6adiRHEN4n4oqzgXBe6wk1oOD8CAIbMZ0U
CvXp6rdzKJujycAcovyUBi6DmJw8j3X5aCyCgdmawUgXzYTZ0etKc3YS7D/hz6IYHxURUDD0R+sx
lGhJ6vlqtHxXm+4o15WIuDp0hYu+edV1sPlICEbpStsSfKHLubZdJRuxkx8FBeXu2cMJ2caTgtoy
Zz5Ov0Oo/H+x/2rqHhvYI6FWMgZdotdHsRJ0lb0b6sn4LmU75QC08PXWP6RN4UlzCdHrDgxSUJf4
9X+h9BGJayn84nXBnnXmhqGkp1UI+gDBtrH/dFn/cwKx6NsR3dE0KEsy2R3CklgYEiEXl/ZyhBL0
us3QD7i3UCKFrZe/oBKm6qg0VJ6FvjZbcCpvJQ9/5/nEcX4p10oWOvzW6kDVZCedTHiKd22h+VWt
NJPcIe/MDZex0trF6ulXSip50XMHW68kSgsK+tC9CAVpQEn5/CCiMBede06R1NitrQU36kPaKbvf
+Dfm3Z6l2pLAyRrL1j9LD7mJFhTrnL7+uXsUrPyzt/Bx1CeBC1BEv+NGdiIIoNAshwLdl0J0Hbe7
ve8VBe/cL7QpV7MP/ybNmnICC/QF8KA1W1CKciTvoW83KiSHIf1l2PNe++0tLY1f/XB2C221J1/c
xh2zyL0qW3x4WdgtihgnuSh78rfP8dKAcSnY4CWu2adcFCYc0yGnYa3+tjczBvA/yGKsKStCdBTx
4TyAtRdLJ1sZYXEIiKqK5h6S28WbZMXqZLUEMO1ApcgVn9ztj/GUa/hx1rTd2vRp4jVY7hhZIX9O
mZ6lTEzTDSnAMfMFF+aLskOCFUtSzPL0W7U78QuQZVmrze8NSWzFGPRCDTWXA5HtNx+LjKqPUwMc
6H7UYJmbpJLMNYplArXg/Ry2iCkwKCKuYYSBQdkUVHfO6JzdiN1h+4+BQtc9HJhO7zk44v8SFhhS
/q4qHuSZpDuZvvdIftsvloSpEuyp3OW7DYZSn/ZKLqQPP812TFVbkgjAwoeRHB1MO0eWq52388w7
QPQjBsoJ3LvopjAryLm+qgyufT24+ve4Wp2SeK3gq1HHnB7D8jSN6ll47nJ8BLdqbCJi0pnWIyV/
DLV1SEsN+CNdWpSeIaPfSW9e0GgxRMSxrzi2insAjYR8jeDCftwCnpcE8wNteLATIAWWTlNv7SH6
6SK4WOuk4cOUI7du9IgKjgjxOESDbDDz/51Jd5RXyVLiEo3+5dSlEfQI7BDHwHELlFGt/lwVwZad
/IGgHzA5qzRrSl5+eHUOTYSnNf3wfj2nrZJhFJ0SZub/0kV+Tmw/b63N4akx3kpxJKYnmI1cu44v
XPcOnCF1rME+J8ZpFzj1JIvXQ//w7wqtAWSv0jYO08YEOeolpRYmzzdaXri9xobrAsizyDiDRYDl
dNnR5AVDB1zcq+XnIbChhRElrYwSz8UKIkFVoalDStYpYDiWDsa83N7/Fjprad4VSw227ZCR/6iE
NiDjg+uvIcG6JHGUFoAGCFQR0Wh/ACOxdZLu742pxyafZTHSSvsE9U635tJgnSFvSgI+aUWpJFuG
PEeSTlAmqc8Uyj2WXjGZemE2JJSVhf+5aMIhmJOhUL8uv4uJTtvmHDMnQV1oOIUDWhWJcJ/usd+E
6zkqXjX1ezx5MIFbg3X80gQdryTrsU0W5ffvixIqGbFJYvh3Gl86CVZ2KDfmD9R1axYtokOFoSKe
HKdRWdrUJvu3qjTcF2vmF57sLOTQQy4DISy4c+lcq2OLUNY7W+Wq9kuqm+6/3doiuMbajkMZkX2Z
EVmZOKjeZWitiprrF39ubxfZyJfwab3n8fY0vUAFePHE8GiK1kI4+2zAcV5ZKIOATuWVfIB/6CqN
G66lD5EfNCzCREO+3/tVUe1dShKhCkao/Q1A9Qgoc0JtOgvXz1RKugJFJeXpCl7BLaXG6TkOruE9
5/vUxSlLEqhT1IXopb5OMUMI0V32mHowItFKnS7nJsCHfW9HC193/7OWrdTtBTObQttjkjk8RY09
uR6O53LX3lkumTPFAVynln+WAKUsIHoqj2OKQGQ6Xut3KXVmfgMjs9abtzhAHQcbX+XoiYxj72By
wUJ7UiPCAHkHihLtr1DYFl9dSA6p7z9F1wq0hTjkiEUps2jET68mIq3OzOaHfX1QCkLm0Kj1Qron
ZF+PKW1r5Pu6rbNDOYpDYbeAnMW3nor6b1+hwRdYrWola8UgGRmxLBEaWF7S1iWEQWMbx+wedAli
EofW9W6LmSTJMSQ82cHlfndmw3iQBbQZl/l4Wq4oo9i49BFo/YvJc7ZbKuCntpriIsVcnXOn09Iy
4ZEuie35k6BHbzUfCg0FnO6mhEOrAmTjveRKYUOHyMtxfLT0Lq5n0d072Ue3fgfrXeHtwhnYWsva
I51XTJHXi5JGXrdcDCrVzDTe9y0sKsDhDPz1Dvrc47CZ5deTk88usIkpeR3Pno05NfFUEVq1Vb5l
c0VG0V6wcyi3YKLfo4/Toet2a4h0u+VATaZPP/zJgerAQH4flL7HJq3O5BbhVhATaDqllpmUSd1M
d/FuXCewBNPTGY6MRz5KrWoBNNI6wLTeUkX3iLiUHaSnX+8bAbjveYQ8jFOqjYqugPmZEgM7xSGv
gz2PRpvQA/5ysoS6nMaeBtP694Il9vgfotp5Y1QSxjPrAooFMCOhZwz6TH5NYkItfCq9PCcCvl+0
RK73ipiay4/B2LJQvA9Kq8l5Sl/Gjcy1wvsPdevg3mecWcPxFtmwR7rDojhtu8H82ltFvTEABzCw
1hPXBgSEjOwdZ52TF5eDAmwxzL+/NF8VCgMNMkX2Ipqm1RZ3m0QrZYVfB79aMdBiRSVhmFbkKM1E
e/UGTHzHrcmMOt85zbQwMNAETFyJKDxNwZI+F2TzdYisi4hXYS/Ksqe12RXgPYKNKChW+EWbtM5C
yx0iF2ZacYbCoMoFauDsmfsi9hBtaHGstTqsRIwjAqUH6Yi2aWB5lkj/nbRc97kcHeJqfV9BCd23
KRphsrKQkd5PqcS6J9/ytBWJvzoTxi/Zz8xeFpTMBcMY/igwQq0e/52wp+C4JH7xa9urA3e1aE4E
yDC+dKPqDDD4MppS3KNGVZXbVtJ+NYhQMCiGUEAqb51KIwSjHRCoojhOCM03gzYChoYHZr0/0BuI
BLw+3lvfu90Zja7hCeYfcglz1+WOOsda0oJMsxOwoMC/CkHqwqw73j3jSgRbStAO4wqpgKQviQl4
gzXQAGwLEIMD2v2enQTYvGn3lKE+KEU0LkqXfh2qEd/6Ul8kopYJtQNi+zW86R3khov6y8owMizz
SVYkNYLiE4MbnhzvP6oyhUV2GhuYZsy1lRERxqhmLJNKtf5PR7Rh4bv1fclr07y5prolpMEdkYzR
T66T5qDtjIskk1mzc45Nb3pR/MT/b+baxIA0Dj8NOytVtAPkAQAPnhN1m79fKf3dx1dn299wsL5F
132xxB1hXBHO/zCIO14weiDSD51jVxx3lQ5aKImQeOy6BneoCFFVwUsJWVuiRZal8mcYzoeJ8TZz
9dnDnL60WkHM+AEgIhJee+YrdX2Kvl1aaFxhdveoGzCoPDm7tdZNs728ZGDJT6bFh0lHXgskaaXf
ZbgljglrRKoscCeV/T4C5ByEGvK1T5QOwmMJXaOHp8bkRyhrUgr47DaMYVWO1MZA/hEP71Hehjp3
cgPYCleD/M/nEJ+cJTcr4riLzBQcG/Ea4lWftbjdd1NXBl7lETjmxOSI3cT5GWyXHA+2ITa/sX3Y
WhV9oGFZDMK/Ync0h+1b7mig5QcojCMBBLC4wffupvD8cho6ENF7bygmdFdk4LdFHJ7Ls4faQNW/
4t/ecUh5U59dRCwgd9sDZ2iFNfdktqgqy96hBSZPart7EnAc7F+UaqjbZcNSLpxJcVOvbrx0S5yu
RA27ebisT9dqrKflbNWRGwRBPFiiNk2EBmbfId34j8+6Xv+agBqfs0aaAV0NQTuLxZG8oCPNxK5/
eBHkOsVZCbs9h0McMuiC5WadU8UvKnWO43UhI9/YNrIVHtqzcTDlh1UsZs6BDDyYM+W/8nVNkIUN
uHiLkf8U/3dkN/40EQcUs09gOQ3vMs0BlyoGFxhL/lrNxOgtamOZm/RPjW3UXnVbP9lXboAX04zk
ZS4wcw9ASsoDzQTFTIA3yUN18DrH6dv6yZ4uZJHMz5bmdlUYfs2NVZRmtFWRUvKIa2GMD93TS5+v
gV1JO7atX0Of7yuEnvSJFRJRBpX3AL4mEymdqEKr2WVSyabbx+h5Bx0OXSrb5SKwlPTlKR0LLspx
rcQBxyt8Hsf+sxHVQd9k3+v22/7emgpucLCqpLTUFyTC359XgJR2Poi0JqHRQAo1efw21AlDeBrr
x3ZtW2OG9K5M8uiKOF7DLLps5c2dHtSaaEQYqFSF8AOx/xK6vydkpZsDjwzVtwKG6niGzGGS86r6
0CLX7+rPdbLJWqnhdMBxAQglNky9UjmTffBVKDll84iJ3B9EGPfSp8+7LgdnSLfxI524noPwGA5a
mQQQueOwvKvU7eLuXQ8rZCS1lcaGKtHyHoJmbKFeS1RwoJIUeBwKwz8HkRFYial6bHw/DJ9bVU3m
kMltzjtaPP4oS33VAktF/p3Ba7cZmyFFIn5i86E1L+7k/Q+9Sg94y77OQivmdC4rFnw1tjnWwmGo
mCihCH9hbfEwcAbOHX+svJSHn5vKSYB7i+OcddCf+NpXWcE3yvDFrvd6ETryfApoEB8B5L/Fbx6B
CcTrThYG3vLwA7uPzbOoqxOPCyhf6EGeKAhre/WHE3RRCO4FCMXpMyI19HRnS/jdCZdbnSZKubq4
HtrsVfIwqErEynKZbg5I4tZ6aHQSUP/ZE7rpQ9a0t+aluIHagVvaV0kNn/NuiIcF6LfMkLSw9y5r
O9TDz7RaP4/rk/2ku6KKRHEqs59P0pTjaILiLACfIBMetkq/aOUYCva15KDMgOfNr/CgdBV2tFtB
Cs/0LKDE8wgHodvXyCK/F+ZjCJkER6mCNG9+jEABfP7YPPRx2RDyG9KwKRZ/o0R/JGrPVRNcA8wh
Ia6lz0/PCV0WjKvwkJ6azJCUzPZb1XCa84hVCImbpx37hw20npyttUL9LiOZMYWOg+ntsMtLruHf
LtkRYb4a1dFXz0NIInSk+6RFvvFFq+l834TGEgGdL7Ix1svXvZCG7Mdawu62lmJG4XfczJugVbPt
OZNHUcvEvNB2iOTdxpwFqDchAahWvmZhnty5r1ObmLEUQEOH+4N3rvAzNNmEP/TLVWQT6hegHkl5
kXrCiUDFn6VsCD+kCc1tDdc/RYLgMvfADCoyqmlw5gmBVJ0y8L7AbaP1xu9B0wvJzfxaDDM+uDbg
VAQHVxnK59kpeqWE6J/18vSXSbB48UxBdin9rJ3nEwqarVzIT9OknWBpOvGmGx0YuDSQWcA1EatM
XxMLsemFYqSDKdB9lQIbBZRIgETMj1H0LMJaX994iJPzZhs0ZGd+SE9wBKYnKrp6EHqhXRslslAf
eikqZg/w4b4YWbEuiOc1GCg1sRYikYk4vnG5kUem8VX+bswXGaohmK2GOBSV1sa1w5GXg12OaaT7
ge8AGyn19BPlC9iI4VVmRXqF9Zm0Z91CWYgf1zVHLkuKxmseSb4CN29sdtFlUmovYdlyj2okiVMI
tbrijpjI6xiZ1GsDpvv7ItZF2llI1IxFycVvkIfx8U7cs/GJSu2RLNtsjsZN+yb9vC6yC6jVJve5
Rmp4Co1xuGQ+DMrgqiAofQ1hnYfGSSO45W/4ygA1vUpJ43PndKPxH7eblVzSF75PUMD3cabjUqNz
MGB7FykmcnkwOV5qT/iRCZfOhi3uVGC5tjosVtgtbr9ox+YuHNKP8STcU5qsq3t24E+pKttAYY47
S+uAhXLQr9LlPxfTo+JfL0NL/oakb4zAcoLgD/55hA4ISkcEJ18DLNb6Ugx65yZx9IteH0K9mT6N
MP0Vdw0qEohN5+gP4gEmaDSggCB5pCF1vPqlg2GLjMKDZ695kLIYz6C0uwLFlhsG7hhtmm6jwzFe
0R8JwevEufVv0rwYShjzH/9WDH0YtdRB+52PxmXC9iUJavxU9rzE5KWLlTFYdtAWTh12wfKHLt8a
9R7Mg5LBQnAc9lKWK7PmDT6iHNlOpg192p/4Z6lRQn5e1DiGZR+3XUMrHCRm+gNwKQFfiX8pJLoh
zZaH4l/f/ZyQD+6XzKM4p75yt7h/dM+9wjBgC/WHRQliIj0G7/KvWBsrvdVig8hPmOKs9xEMkYtE
x9q0YF7dtZXW8Q2uTXjUsHtiSwRiscr8xNhkYQljLeEaZeT/jGzGlfelXHkPLKyD9IawYs6R2DsA
KlH+zqv+mQjmruVZy42kfRW4Y7QupGkO2sOm5LM+4ROArddltHKj8kMvotcvOZSt8fx2NOiqf/cI
FizgHEOIi3ml+EZDCfvQYFwMUA9NMt5vqnZGcRQiv55y3Do9EiYKw9ul9Yf9q/6wrKAliXsMLflH
bbq8c8XPaZNOda4xegWXcizzkA+gUyzJ+Ojj93mjP+ubdmj+hxc29jpZzS48i5hbGpfabTLEWh5T
L8JYp72lP655dA0JhhPplHh5uvjshh24dNLkzhgo/bFh1fp7zZ6YpeOZQIC6igihbGaHotWlg9sK
5+o/WW4AQcML/ON3r9fejJELEZZE58wDg67DmaJapM3moGwWMBtBLqsqwOjwwFAIey/aOguiyzaT
4acsy8DLQmbgZHHznUSf3iB+l6uaZ5BI8tap68BM3q9oATQvq0+5N9Ft079f5EYLZdwB70OM2mbv
fW4v+OgnxDK4I/F9aT5pnhNiLIdSqCXFjv0xRPRKrkS//Rrjk07O8tIGxQWa3lm5vfeYbIF8E+kk
wuyEFSks2I3mwNAc9lxwGOvhU77rh9HXd63ic1MiRO2ESvCLF1tkvZFHNR7J4ahUmgeYEDQSo0JD
GdaAKwLNC7pkd65zut/Dh0q4m+H0NqZi0qlyAhRJtdfIPRvwOgcX7IFu9N0sgr+6/JHUAkkR0NIj
JXXGrqIZesGtIlst2iGYu9111cx06BUSsJqg/IHfGrWsBprG7hXaUqEeTYmN+3KpuhZSKcMyx4M1
ccAGSwcvY5rLJRg3hh/YbQjibyMXApyvTk4W0O/VPgnbg1GwNhWyKflObj35TUmGmokTvVALsSSC
s15zUEGpUB1P4x1smVzf9NvjnFeN0fJ5v9H74PohZHZzajD/sBMWOi4sGijv8N5RSTclmAFxDTeh
zz4ePqmYERoZouWfGZaOlt9qo6ZJ9XCv2lmC72Nnsb8vRP9fHGTA7PuY0yFYfkVtMV9Vu51++7Ot
1j8vKsT9e0G+aiLClzktAdovB+7sUBlADKb15WsqVu9EGTunN4TpW1SToKVJYR68kRRlOtp4iPrw
JpDHtxYoNxmtSVmb//nw2mnAw0wSvTGERa/BBADBS074isDfpjVYBGpDZV0ydD9iluAoTjyLAk1K
LuMgGl3YNZYYHzUMXtSfB9LKsR8cbnAEJzthbJp8z/jXEqjdFNB5oRsksPEKaz08BYoAitnGMYVR
PSQn4VHJowxM0sKnZtAqZi7cJRXPoFi5Im8RhWOKhWbgPcltF69F0FnpfiymmehEJRt8y0TCGOus
ybialbU6+EOcx/SpJFcOoL85Ab5BbouhcVCgOPzVnP6hzu9dYQAZs5bY6O4gfdljwxXoQwveX+r4
H8wF1I8C9fBfGnjP8hsn8eBcGBG4P6HqJV44cjetcAqb66akqwKDOqpwIIKkOP5C4xkL3QnWQFaD
uiBdIiEChsSM/4Oxvxvay74OgB5h/lqT0tzWxXHUTnZAcx47bMomAv2kFHYNhZxOKpzDa9sd4DUS
sZ3WwmrhNDBiz1LHHXivZrnmMs1lfIUEktIUpyfOtYBzwvnYdokzSUSZHqO0JYTQEZsqzu5DVI/4
NB9jPTci0Q8PP98LV5uep+MjLdkiEKoYtdj4cQOZB+X2iJZdiT5KjeMZW/17SbQo1xXjcbryl0lt
Tri7R0CBIOWgKhG2nAq6AnCPeNFWDwV5OaLmcq+tela8MJLqSOaoDDQ3zv4msqJ1mJZi3g+Se3Xz
bmfhzIeh8W8gPtX034++ohH5EMGciTjjhf0ZruVQvJXaR6yXwH3emWyUvIH5j0TbmuXZAyIO83sW
Rk/acLKQMoJrAliN4/uYbx0T0Jm7ZvtmOOeczYwskPSfjRHZ8K/3SYAbHpkGLdtioQPjHRGpp0qv
AQUBmrnSFEWQQ4wfa1dD9oX48cUNFqUl/eg4WxjYPQWOh9MenA1LAslkYk+m27wgzQDXDy9j6a19
tSoxx7nCZMeD23X5jAw18o2oVhAUcShtzdCGGRW7FCXuoPTS5No7+B0bpZWryhTizg0vj1SXsBVk
88ad9TQeR/tXaBCAWVisY5tZm5HDgUzEbmaPjC9OiEsCu83/LIwBzjLJIXuyyBnAKu57RjuFm8mp
qrvQDbNpm+wkOd4l/GNDlasPGbXviBvxdL5/aHMOcdM5575x/G8+yuMhZegwlLziNfdejr6Rrulx
5uWmnnpn6DcsebZnMm/XNCEVRKlPbaYAkryQ/18hdY4wHZfqW/UQ2ib13IXbbE60qjuf8mn9QdNc
giY3lizClXL4N0UHFGBjNS75M5T13XR6zeCQiN4t7RIeOPmpQpmAUc4HDHJhBo0S8vGPgQJH2J0i
zi8+xA5hVI5gKPtQycQqgSJxFjBN6QiDMSXRCs7lZNOdBKSBiXAQa4hCxPRhWYM/EDMVK75Uwiip
63irnLCWCGQd1GtyqO5I3YVHyWMr3EsRZMxoOWLuKY1wZntAVzKzFNAkihDgHIDvnghKkN34dZOt
hZKBp+yDmVov8kc2IUT/ZY4I0CrgBwOaQTLRgBsRgWxM8/iuC8bpnu/s0w4rIgsBkflxYqPJSxEs
ARWp88usjACaiqT6ewzngiUhC/LaS1EiL+o3CdL3WJIRU1/1POOX3p9rGpXAyZyQ+u1Nbk4nCbsS
sHnnHh/UscWVqec061ooP5JS5rXKJD/OfLR0xZikpS7rO3vHSvhqf9+Tqzh4vrZo2IVFyJ5ydMTQ
AnZu6bj/gjVJATVAykKhwUiUsc3EpS7dFdSbyHZ044UpIXL/CijKGaTfPmFtWYDbBUd5uI5ojViM
hndGARXFmPzVO8zT4Dv0ad3BwIYnu0Cbf7mLsHmIbATDyVEGJtr0DAqv2PBhN1fMdJ+DINV4803A
DddL5vD9F8i2LPgyQ4op3ZuPpkCkFEKjQpiDKhldKhS6NTezA9mhR6T1boBo9ujmqTzoTUQwZYpq
bIHLC4HubOTmm380W/4DzgWB7KuST7IvMNT/0JB0mvmUSNI2aVADCugNVCT76eFwh2IcUuoFec45
amxwTQdXD1C/kdAkEeN6Jk+SaPjTiV1ogK3YmRtWVZtwXVUzcoKHRY/7bxUdumvjNPH7mDrpFr5u
dtN30Kdjz1BNkfouy5IQ7rJ2MoMZ8BDZxWjEH61mPnI1Dl6/Nc6RMqRYKT3dpNRCXKKheNblrL0N
w50/Sr/WhvDdLv+Dm0Stc2mO4hLHJ31ku416zMLLas21+XuMsWrph3jExvb1xQzH1mSlLZ/Zivbv
16XLAw44qvhhWK9An8aWlaeLESNZAofqH+lNlA5BubZuiulqRXJtYepElzUZk13Li66Nb2HJPbYv
jEmstNApCtSEGu6NjkN11G9j8JswEN4xIxCui30KVhMHRMJEeyytaEn1j4rBYeto6d/x9Yg2oTWF
noIqSLpYmFqyh/3spdke9CIB1jhggSSAeZHwrAbpOkjGSsAIcwn9NUHNzJeHsN1bpNbjywGXxg9l
4J+6i7iaQDQXPUHO4pKaudWcF8dv91AHSK25afqGtl2Ian/XMvYyuwRijtM3WoraDVboH+c3kxN+
wEvqJboipgrgKjgTRPBuC/ZGthOFf0Gx+IpFei+RmfkIgtPaCk/iLhQG7HImrggvTXrjvB6pV8T7
Iewz7bQuirkZkGWseQMBe63P7/2sgCbY2A8ALv4+jhJJ2fh2jyxj8CfLU0tdNMoLcRnRaEZfEV5Q
GLQM8JW52i2xU7hZ3AIAKr3Cgp8DRQE56hiwuIMv1SeYVcivEeKAGD1E15JgdqJFTmZyp/77DGGx
h3ymGVm6ez82qhDCUz1mXR3o/pHrof1wNfwIZxPC19uelIOOdB5cFe3U0GGUAflPZpVvxkwZyt4t
6ts1j4nrgW+ikTDLWiA3vWk4UayRxUwteibAKat2RSWaqD0z9rgQreHVyiuV7JdE1Ld6hrvdxNcm
bMT8aAoInVuiAV8OEFgKn42d9ZzwNFNncEmGJztZoE2qI+Z4PJwxDaVjc4QVc7EPfl9HFGcLuo8d
Fws0aSeAWl9zTZoaTpuZAiTF3F3b6i1vG/BgbtOh21rtYHJeC3iFrjnW3wph6mVCseRLWZwl8oMa
4AK5wb7F4T+InVLgnQDrwE4RE5ojF8cFZT12i5im4dpbkBPt03+VgDW8Rgya0bGbLv/In7XAiAkH
Y3ZvqqbXkl2VlKlZ1va2/NnmG3aAoQVWFN8oWLx9baeg6ch+lAOwIQwx6mtPecRnTvgLcVeZghg1
txpYa8mvMsNYLVvsT17Bd5IVEg7ni/0uaRQseaYrVU4LeC8jhIYCLw8H4BaWlVltH6aIZhnRmuq5
N7O0rCaSy6gFKSvTOw9j6TszGPLkPhmF+UT8f6V7Fbnmt8KKEyYfj5aAeaBTLzY6q4sUKl/ZCYBj
FMwD6L1NQlkMtYdKnln0s00fp2DlAlnxhsa6GHnguXa0Hmeiwin5xepH43QmiLRImyr8TvNIrZRv
5hsnnC6jpiK70iRe4PL/UzyAjhIFzbtbbmIhH1FV51LcunOVCJmsaQquYgq9XK14a/HdrTCxJQF/
4CiPE4D3iYzudQ8W+54KCLvoPIactCsxi2KcEIAjuGU2XC90f/+TBh+oYgePeAT9+foXjHCiiRkl
KnQNI9EGHCSmfsk2yBKZtUHQkK4oD8dotfeDIqEs+1BZp6fyQNGhBaW2TUGR63TsE77GG2AytHpb
HugPJ/q0zy8aHlgTM8d82fSUaFEgWo0Timgy4OqDeJI9bFtSknmp5Irv3OtHAH24OA5VVqKPlnHv
qYqCONqitvs67S4/JrMpBpMn1yG7kaJgvKArMeEXJiwLJ/tE9rEkkKi+VE9zYKgmsyVuMNYByfCK
/NVfj+BscJiseTIR9prfnzb8DasNnIpVOzHPYn/nE/zAN3OgJduuLoUnq2hTXTnbABxWev3uRDKE
lyhRkDKGz5YY4DTAwH4cEBPBVb3Uuc6UIl3Pb4fRdaEvIMB8kmOHkiRdvmbt1CaC+ad2NUS9yNMx
j3hle83VUsJqQ7KSRPj+LadHno2zGVU8W1bsGpnXFD4y7adkBg2NXGpdtBkZOeruoMe5Kqjp3cp2
TLrc5ldnsGvdwiNfJUzPxB621Ng5cAxrX6SccSpKzEFIVqDadJ+meCXtYuuxOGJ9z4Az4t9WPaX+
QFup3K19C0QPQYJRFhfl/8OrM8z7kQLY9s+pdqYbE7meTey1e7qZERBTpLj0UIhl6IgAW8S6mTzY
jYjllrKwxZJcquTltQYLugQ++EaCDQm+ccuswp3IMMzBthBzqorEJrc26K4wSYmY3uaR73ZEFTLz
f4NIfXnCt2xkUSgezBfrQ0Yk/hxrtULvZnyLyGszmCw1dJWJWacDB2udIowlGO/HrQMCWsmcR5a/
SXN8NF13+0/XBMTjHXRBYAj4ZLl2e3mjoxLF2VmKSBMQzn42vv7DqazjyA/K7FF36NfPM/dv7PDs
2I8UCoxEea/lWGBGVsqu+LouHQC1V4WCxCH1rfAmHVxUvkLwXws/VjkDTYKqUMXCpWJH2l7VJd5G
nzAkO3R5KZS97F7Ga4fB9DlBmx/IZxrv3nduAFrq8JI5e0MuMwF8xBLiGgCD2VBQR/WDOicLQulZ
tNa8dKdFtlXzYxiiomHt1QYd9mFHfEbRPLVQAFVEIqMdPamKVfylk0Ks2Bzs6NawDBqeG4U2AKLg
F6sqIzl3UvYRq0OTFBOMfrnJpmy8QaG2mbDS3dzB8v+TN1hWBN3xgXeqPJ1AFEYc78JN8sjFe/ST
99ugnuRL73pbOfJTOi4kEB9oeA2sveFHLQvMS+Hb+M95zyj/T0o4AW4duKdF6ZtQjHmEgisJJfDe
QEaoH6v6c+Dv4WEOCnBqGVGjdZxeVpClgZkUST51+VRBBHY2vIU7nRQXJvuisUcTntVh1S2lXvOr
wFtjRPEbikgTk/Ol/4AqPm2nrL/DAR6gIMWowrv7vuyqVHf7iuSPopJDexLDRycMe6/M/dcTw22V
he6cxot5c89r11gRqpyRFe88jUCVLJ9Q1fa3R3nmnuFf10q2qZjkY46wQN1JarB8kMdksk7EtPEE
NC1yfs51mjw44dOO5CJDnS1a/hSMCCSa4YsLqcbuF3VRy1kUwFggXi7lZTILpVRutwHDMYZSqD+k
AQs3bdQ7p4I/YassHXs0CsziQyj04QDIOiQnA8EYua9pFNamoiRu13Naw99bYEZPDlRJiLWRqa0U
pwUoid9Acd3cBMhA7BX/B+05UWWvq4RWhgEXWQ616DjakU0Sc9KVd7RetkoJGIemdsYwKE3qW4GW
ZZJQ3GcYLrApOcG1QYnd0dU/DY3CuitHIBenUdlgks4TVg6zP66CAz4CqJls7zass8mdEndQHF1r
K8LlMgrYeTUh942JOZAyZvBTGMOAcmi/LnC9SrTV5nY+q3eTGlyEjxuC4fyrYmNUpbawVFjM5g1Z
KRqcaxWIFHRokPlxE9YDyuYs6M4NSjPLoG1u0XiQB2aEscnwf2fFP0CejbiHJaHaFX7LJCVAJ/c1
vIrhRMzH2NaNn6P87xtMrKX0qD1Ki0O/eM/RbBzUnMpVKHUUCL6JG78VTXtOz1ugShWy8gj/WTZw
tixAaFKiEtUZpPzAIhG0H/dtbk8gXUx9LQ7arXUSl89GlDux/45Gu3jGXwEs8jHEIUjQTT+kLYMm
tysr1rsaY5+4MDwCtQE8vZxVUG1jD04/U+FRd+SJEVcV/sqpt59Ss9SyZIf4vjqizZvyi552qkwY
anerbRAJRmYB6aukxmgNRN+M/rBAdUBuYVR2BFuveoZgA8K3GtzNe2FAL/qdHhDzTbNzTqeFuVt6
ece8D6nNBhNMo0H9zgxAWOQIIfzfVh7zZ/TOtejUg/0KDDbVaFpA0mNShFJ80GgIHnO7OpI0YG9A
nnwJxGvrFb7PvT9aHE6hYeMtUo0Vrs6BTUvVMQkm56hqCxpQuUMskxObDA3RBMXrt35hHU9jlmvN
kcOEBOmk4BJWjWwwojwMGZtYulyAMqZpR1Yh+cC2hXJnvvN75OZQ4NpZatQuv7hrx+FyQHhb9M8O
wwslzS7w/fVPB+aUR+BlGCP5OD9vJhwIOxu61XWX5HRnRRp5/hNCkiRZV4xMQErHfa0t+TB3Slen
ACk7/O+2zf08HfH470eltxNRAqQWqfsCckfJPmTS124N8V99nN1nLSY6oU5beazWE7ESo/B76fU3
LWRiK7yMi+Sd/dxkJMVMUa8QnyAfgmTLxapXRm5BbzggOC/JshRw/wjfWRoTOghiGwjrcIP57sfZ
S3my7/2RzSIzVG0FMEBI9RtczBs60MmmeiyCeiPeY95SLaCK1PemHJaD+b9w/7sLfCvnE8mlO+4Y
J7xSoSl40JlZ7AJXb5672CWLkThGbR+DZJbiAqnGgFHdiysRq/x3TJhIEvQgeU6rWNQwTm+NJie3
nxJsB1StZdLFgiIfio4pNdTJG/9fFLgXnm73FHTfu3+Z+U7kNg7zeWU2m/o994EEwnhWRdWS1Rst
BIJz3Wso1QaImG6XJztAgqiRdI2uJKxoqcAlzL0Tsdv9C/Z+sm9IBKSieYfHHAOBHvSB+bnx6Cn4
VM5eUEVSqm+sHUx7tFMrCWxgXRqIBvXuwMNSrPwUWTIvE4u+Cg+mb0haSq8U+MZOgD1fji7UT2A3
BUc602Li+R/m2dfqYMDeR4E3JQ5w07IMAtqZsd8WhekqNMZiV2w7gxoaH7WFWaVAjHGrtG2w5gMh
aU1xSZjJchjL3fdwhmdSp28ROwCfBqqznDnGvBH3gV65Y2IecwQMQW0+4Gmitmr0PLcK1ZCceEpe
Ao5cwQBRGgzykXVLP/FMF21O4ckysl0mKCAyVcWTRY3fvF5q03avxCYkBclur4D43wlkrqmdLEIk
TQWkNviAtj9KPzLv04ddwpZE6dyxk4LvV0HUgFqBUXwVDS42srQh7IbMdgtMN6AzTv+Ahn0L7Ndp
KMuCj+pajYMXo3F1ntYNV6pBGDgoyWnUDTamQ8/nDqJOmfF8Prkr7GUJTOK5zq3f+VA2Vu5ghUNj
L8QFRRhWyIRS8NV9G3HoqqI2OuNPCc+TLPQEbh5lVMne2sN/121pdt8PQc3yLeBX748+SJp0XMbl
rHC27+cGCLXtK2Wi1U0vFIE5kOGhifPz8POl0JKR9+G5SU7Q78SaAHTa+cPqA8VIaKTqTNY9y4EX
l+0DkEkZ9kUrMVlOIt8+cC57T1yhs7fyXGoaVbBiEyUws3H4IabFwyTFf98mbV/dRPrrJlA4OsZ4
RaYi7mxNjjuoS1buYP5ACZYTcj/9m4Mnxnir8I88kwm0xSfgKJ1PpjdHo1kjSdnrIl5E8l6zH7H0
G9GypnrfQW4KbuYyyBYA5QRSdEKrA2BiTy4fI8OZbKxzK96mnLvSM6aU15zdJhgLPm5KzFWyrvK4
FpV2i8GpkWSmYQsMq4gN5ANlYSgUwUPqHcWR543uqccm04Gff8lnNqDA6ccKSUJG535QB6cee+pn
1vfez1Aq73Rq4FYrRCwywHIutX35xXggpw+GRy9RHvuEqjFChDuaxPodTt1J2lhWE2FHJhDEXZsp
TgxhaxDmGjbnvmBGIaXFnilezQHvaY0embT0Fc7nahjrgozPySedWPkxTIqZlDuSS9n39tMEdKF/
VKEUdNj9u/WKxsdauAbS76iegXdGUKy7NWwIXqPEh+IMsLz6octjQSCdiitzpe63wd9pFsLONrn+
giWL9z2Z+1uNZqxhBdAjZDwy/LY40C+LFIQmJwo3accZDqdtMNZbiA+QTD9tf8b5+DaxWmHQQ4Pj
b2JzKhGove8zpSLqGpHu+L4FonLhN7cy+dO8X0UaVm4LNUzM8lKkJcmwP9GPpwVX0z5ocZUR6IS1
Y5rf586BRqNkI12way0FDIu03eBVmdgkcGpCwzue0mAo8ph1mJaNV8FxD1WKiQ7UYFodoXnfqngr
L9dSDF9M6Xj7BgxOk1zUK82u1r7Reyub1lQfN5MsifS2yAUaJMSENjZtQsSKS5tEeOBSqMcMPEbx
GoJzCuWJ8eW3FlcCHoqulmXocZxSdPcR0glwCQ4q9jm/AABAwmLCqpEX8oIxMI6m9FKzYu1z50lm
dJp5ssgK2d2BoL2l5kRBwF3ESvAthJx3FlkP1lGoPIMKwYRMB0Gin6zq1E9oUAN00Ko+VFQKR7qO
GP7xHpHzvt8UwUXct669mUJb8JV0X4JBUWtvAWZz/iiI8TWHJ4CoR/x5ILYVP8eEf5lYLWwSXpsy
CSiYnuwlyDG7B8nmBXMAUDxhCdD/etbyKDkExEI+DFwM+p0ovQFBjPdjhe+3yDW+9zFXsppwvh3l
/QpXHYgGvKx7Mm9r35M9hxG/GOxPTK/selQZEQVuPf8MKbLwS7eahT0A7siunjtLGfryRKSVmR6+
8zOR8kfztvLrvVckBkT8/bVsotzYEWD28/LXsxe1Y7aPJ/ff2nj8FK0D6/iIIPfUm8OnzJjI7D0k
v6ygApXSQW2IvOZVRHkoIAQhWa8ei34x3D3d28iPMHryApEqPZyeC4l0RbosZg1osk4QTI63rccA
FbFcLt/3KHjGyzsoZ9u0LCe5kIjmlX3oKQYWNgWlzWqiDs8l1eXHfBe52sys/ZD8zYz2YlPGWDBL
Ni9cxu0tEm12I9x0VcTVNFSan7uDoSK4t4E5b3AOe6/vH4D38TGGq05nT0w5oH9cr3kb5vu/W8Z+
zgdmG6SiS34CUqbLXgoGP08XMrLwWriPOTzyTMuPqX4hJdWnnkxtCi6+lqjRES4gdZtU8OApR4sB
+5oEnS80ZCedRDLriaBnw6X3rEwj2tjxDGLChBOgJ9HFKw96DPoSLRw7tLWyyQoA9O0+LRC+Is26
w/FJKgxjFKRv8ozvRIddAjgPkXhiE0wFwNMMlRLCAgFuvJ9MEtZTKvlnzavxF9H8tlU41O+v2tLZ
6j1isTG8Af7U3mORBZL0WB1j8z2coVPw3L8GPQqPUNlcA4I2PfvfzIoPi6AoDrpNoN1Wep3saq6P
61dwxIoFvO2A78JGqg7sbc8EnPqKxptoyG34KEgoMBSZQ9drBmzrLBM5xuSb7AqJEWiPTB7BS0vP
3TQQku6nagOwU3YA/Oe8t7zvJ6GyPv/X5hN5mRg3iPhi9Tw0hUk3Ao8R6ENi1lyUsbZA56aDTLGe
Fbs6Z6IZNB+IfTDeJ5YBGT5BQO12qxXLxOUg9pS6s0V8dqxfAjBeqDhH8Mth+sb1sfT1JPlGLYG0
uMUtG4pS7/3ukwoEv4KgrcNM3Kcz+wwEuIj81ApZMQbWWsKwe/OLUE8mdebAP3t6Wt7BrHQQrbOI
QsCiFzGLyW3F+Q9M+Io425AtcxHfUaHK0rTLHqxzAgEzvWR97qn8pBj37Bg2o5E+uctZnSBad9Jl
wpwHCURIbU2Ma8T0FOEXWIgtHEkTfSgWu6ys7qF2kfITEz3reXR3j7scnNZbwOFdkHbn0zGgycW4
K54vV30AhzavaBfeX86WZNlopUqRuX2V/GHinASr5jO8die1pO15prCDDJat0DabEzcmAgQ6wTSv
s2Ltexr0z+rkIAa9qeQ9LzzMsMGdDi2hk2exgfps/7+jTLSRew8piayKB1VdFKY4yi4PmVhbe2fD
7J1/oXxes+r1435sgLipbntJlDwOkPYwdkweI18295lBhhdjTwwKok2C+lcFOxCMcQHVxY1zuxKz
NS/DLDes0Ktjf/ZAZT/riil/X4FVn+/71WzGpSXKEFag256Dl/0Tqq/1hq+gb6tMyKfu+JVZJxtU
BV+nQljp0D03W5Mb2oBKOXwwdTODBdAmUp+SVI3DwN0BWmzdUpugoTLcZuCwGw8iW1ZcotUxd9dt
h2S7tbl1+q7437JQ1E1NGDgMwiO3nHgvyZb0puoAEsUn6iikPSB6HsE2SH29p1vMIUQnHIKgDrJm
Qrl9SxDHCIGqCyDKoGGhJWyCOAFxPoRIiMTkYqLCDwFcV8ChtgV1QJzltSh9oSfYERAEenWg+e09
T7NiAJo6bRv8whBkem8QR+d6uUxnnKKHsn/1AccFVBZutfjMArr4LWYlfHjF2K1/yF34+/pIK09F
rlR2t4fMrHzRHT4rEWl0mazCeT+lju0T0fWoyRDllskfdBCL7pl3gPjnRcHDMRAF5Ikwg727uKcd
YI/pluAq8psRjNLdKK2Y/9hiEohImOUDxXUwWo3WpIHpm2+PFnficgAqJfW31qfhT0xPjorowM/P
ESd+iLDtK4sUe7VssdkGF1QmnaTCSSlSQOeK8qURSnwuLIZC4UA80/LeZsjTk85GDm9WHte/1KUZ
Ck5ef23puw5kwoxhAPofW8btdon8zrLZiro0mJt8pl2qSaU6zLkPhWE0EbbF0abyZB/dWJp83x8x
pWDB19Hhek9m7xIXZsyKU/IMsF7WvdiFsCpPCJANATmg5r1mg3UNmgqWGrLWPh5l0L696lE+8C9N
3Zq8qwj6fzTztrgpjisB4h9ypfZv+9h8/sTjqHHfeR0d5FQy3uW+zmRkxBoxk7qHbD54/tdqA1Je
ft7uf3ZH21+Oahq3yyELfTs2DKiEc4oskJtweAJR1otqnDH8lez+8CiyWQYXUuJY06Qxv1GRAzdp
P0dHIspV8c7QkdKYAoNMHZuR6qH3VaQqwQ4RAZ+6wqIntOLx+93vxenlmHwrF6NOYZ57Ik89P11i
vrIC2HMvOCrK+KNr9yTi/fvFbEk/CpnJhOjQReW7Q8Ddy2ahvpWUgL0pXXTEVcZaQIOrebC3ikzI
fMHnDoJ4Q59zSWLLDxBBWnbE19oYbw0wKIaxQWS93g/tPdZsM15KKCrdVBcRewc94vpcX0bZeI8a
BiQzaik0stqyYw22Ihm3g3a1WtcW7BkBtWoUybiahCIm8XjeBKIkwm/430CIeCv1gCRnufcu/a5v
ux8GtxYY2I43gU2QSNZJz7GL7ISODfRyaja6mqr9HtQclt9BNVCmeVLVlyp2JrVveVA8gdVhcVVG
0LXSHGSgTeBjEB5vOpVUFILUcyAite/Frd+IMhgfIQ3dl6gjiMoQyGgwnoCzFS3MXWAdp/lOseoj
MsPwTy3876LPZQZhg2KncaYhQFfg6z0Vdu156LpnAlH2pAnECp39p54l1UgVW7Exh1f18sAXGw9K
KlGVj2tc0WRFxkCRdJTBWDOZS8KW7hkvq/x1RTeKv7onGG/9paRYhdH6C9P3qasTAI6adXcp1zix
ahmuOpQodnV/3AhbEN8QrkC71eH35GDWKnKPtRCXDXniO1Zv4Hb9KlEt86bXtu6cVMR9vUcjPZ4S
6YAjPL7NpQUnLu0Hhd1nnBswMpbyIGLTlAL67u1UMkuylpzMWHuR9VpAPeAuBW0vWmG+l5uDnV4+
jReAYNbs83GF0haUVzQ3/iTduyN/6ZU22EPmzCZRYl7JtgpmVoZ6siDrWpkftDGJBjz7rhhnrk7g
8m9tl7IVXaeO0WIErhIW8QUZBPCcwRZHU/+9i+iKT+PxZHemTGi7oxc/3rralTw0NPUOkJG/Txe9
wI59SNiRtmNs7zfYwTy8OadIOHVzi7Lrh/CNdHsOHtTiLekOIZAJNN87LMEGmp9rctgEEX9ePrRn
7KvbXOy3FTYW7OmXXJRUgTrCqSP9ONbnDxm+qr8pnAKMeBYw5uqesgnAb8F8jPCB4IlBhqQIbIaf
EONlKBMBGh9xhaQwkUN0QwzsvQNRxQ1S1F6zVngypVxHpcd503GxGlYPBfUAaGYUHGeAfn3CBlZ8
fW39yRGlicsZng+ZJjVZzn31ET9OwsrGq9ddIovl9imZo8WGPjt3NFrilZ+9culhVjkJIkwFLTDt
ukUWXpgzQzIz9CXp6pdkvePezB1NHCdeGODXCo+If1BWnvQGinCr6Q/87TlOZ978UqCapUl1n+ej
kj2i9Rz6/S3OFYKOyhELXXIN8Y6V0aJleYUZKnC510IyTCGlUn5N/ZeMKHMQLK2VYheWcID5MZDn
oFDYU30RX8L8fFf395KJBf3jBtfjBgb8Tu8gnE2aHi/UrmhKdAGpWedMM04FQFTYvKOjIej+V/Xu
zGwT2duS1ij9MfIHUCZS9X8y2v8q7YxwPE+dHKKAmwBU2b9YRfS2S8eWOs2rJrbp7l2/LLGwdUXy
N/Liw/U+vJ/qfSiaVhYy/3UwLVvzVuT7S1JAcFOF09IKJZSQZXkeYgsdjf5A1DZlsWQaC2F+Ra9k
5MOYQFA2ocSQ0fXTlRVEMj056ZmfXIJyp+jyUVjMatwWx9oaI+d7ROQ5I/twk+MgrFGJNR4UXB2h
uguqU+eO7L84nJ4fFMkXDArBE0R2adXpF5ffNmVYoiiP5lGabivGpOaYTCyOOeElJSMPcLmcmMzT
UjttNTDP5ahlCFJ5qcQ0dulZpt6SWD0DGV7yj9rpx2QSEuUtkEFMlxf3TKPIXNBbe+NOD4RMYfS2
GZpbD+o9AOuJIuF5YCRLA31KzjLyMjvm3OO10NOJ7kXzlwiUCWEFCQ/DeyoHvLVtbGNsr6f3MWXZ
4XddqHesxQwMMMRduHvT8RJD+1y+CargS4SKgYJYykkd/5BfOwuC4IV6LFgzDssq37EtHCdC2aUB
TgEuJyTbr5yFc08/XXFtVjsXhwN2QfhNWTE2qYYyDNryDx5We3SWDYwmX3qNf8CFNRdoOjERjufj
4s9KW+FpYyi1nZgHG3rDCnunxFrH5Ovkmbu4XA1Bk/q3F1jf8haysIayz2hyF11zhXQR+fhmbeCd
YA1lFQ0JFWlbChT3PUwKYz2a1acOYruIKScV/+uHzcBVnZpUnux7/GHOgmWJ0dT9m2fzjleMOWtO
GOf4mACP3AJZqmKtq74aO1RpbBti6fb0rP0wEuD2NNsVCVd1M7rJE0KmhKLqrHHpg5Gz05UOa+H/
gnM4oKHUsivSAWdwEVrdT/MQabwNwIFiDbWA5jm6lpX+0amByZ9ZJaTqcSzKeEirYGp+IOgqDgBo
bwmTMXsmcvB4BCF7p8oJjVJNEArfAeXFmqbSv7jtKqsVtp9JuMY4U7+XyUyY8TMrAchJ3upLfkW7
Vj7YWEMs1aLgS3K9qb21XsC31KE2v9YooKpFcKp3NpJXyJsQrC9VFCslM+CUmgAE+oJEOWay7y03
bHl2xkhILQ8cPwwO9jUC92z8qUhrxryNWg+32h2F5xtHktlqOCrJf2Hwii4bPi49LLn6dsqncm+A
eI2fAkp0Xkm95KmSmboAetGM1jQL8D9sxub1l3klsQVXsT4IuMKTT+/RoxB4PR86qx6PDqC4hivx
T7FJInSKA361tamTiZcobk/Q+gZ4lFHVUP3QADGVAEn95Ru2z6VV5qte3qCUNPDQrRqTVhDloNTh
EC56lni6QgHV1HJDwYExUDuZDq+yj2Q5FtVdQKWdjxwKKEMF+8DfP1Sd6PGUwdrn+voglrr+7kaU
/83elw84DvPZJ5w1phdsb4Z5UP5mW31M0fsoWDANEVkxduDq5clirxmoXwq/aCzZIJpFcGnwD6su
9aV9nxY5cdJv4lop+gpFGZuqTVAwC+704vrcStTtQSZeTbebcAz93Ex1LIU+jRwnLgcKtgP7ck/T
ty1P78unPLyDrk72MV9028lpfm26w2P4AHw5MTM7h+BAQxhMXZsbfi36c/qvpoduW5eCZnb55gqV
Iybqt4YFf/KKOlwwkmd0zgYcOBvgfrOeMbXl3sr3P2cLG8tf8jVIR8sUMUENtOaKTNEEBhqNk/7Q
/ffPcLA4qYGuSxre7Dwj06A/ML9opaSA9Ghbhz4tg2AYJpNX3ypiDhF132OyhKt1QAKEixbOeNRl
fbvESvsylO4UXadpe+xKvvEmo6hEIxZESznbWF51YoQxwRHDjNDhwmairtBS63yzXnWYQZW5UM0R
t3dFAjGuNloLIN9i5P1oIgl50oW2b7d1IhRcjoxZYPtTWfYvMa1UHQ87KwoQZD6jOwjMFMokryCC
QRjt6OdtiuJrkZnfk0zfkFXA5R4P4gRXc1HxZ5pzAEatYdqlwxtEvnBAORgIepMB2OEwzLsYHU4O
h2vJKaKMhYOUq/l2SiVD9Wo26xyMTw7x8QWl1zBPtEo61UemiR9L/e3awcD7LGCS1uq/6aM83dGq
w5zJs3e9WXY62DmICqmyAIeJtV7CHHT8w0cQBPX1aJoLSxVoShK+/KWLmYMIfod066laBKGC87nm
nt8v9LySXnEb1/72qNaVB2Nm12HsmXBxBeHGwUJ3ON8fHcxWQkzJ8g7jdUz657WnZZ3UgdjwzhU+
qcWbtgmfnP5YU7pYDqLZG19KCY31RZr34Q28nC7we20qDXXUptLfQOfvujOs5REt97Grxx96v+AD
tcN6aYnYZMBnTWC1jXpOxhJf20qr2kUkvXtKaV4TxT5oebeEVe9oG1D+O0iPKwFMTJrNZ5Q1y8JC
mrH6PjSpz2P+9KQWJQtfZL4G5v9fUXPBwRSTUw1jHQG/yOTzoHINNinWfBDzER+1gyR+t0wt8tE5
Mkh4ssyx2wxE07nh7MAjxvrLyzsE9CoDltN/v9RasY/DXE5oaks0WyZqQezXRhOCxN6qnPXtoNIA
Mld3D585a8BiJkzw11HO1bOqDPhroLposSIP1ckfXpnpTz62A/eonFm4UiHjDxzRDIDofDaKzwCV
MFFFw6Jg3e4ClZCnzz95yawxDf66NpbNPZj+faENGP3ICdihc3V+N8x4mQ2WgOV2h4H005I/xX54
ez01YxDrauW5Gg/ZbG0awzf86AdjrMU7tx2VXrUGo4N4hYkmJbPhxX6TsvyY+LhLCdKGx+O6h5kF
RtHzsLzl4oHHCtpFJXSWSCbm4PQe6P6+bbNh40DFv7ZORGIF6uuro3h5rQ6MugDCVaimycp2BF/t
uZaISK9ima/EIiSqua6LQa2cJpxVuwhrLNrplL7YamIL9Yg5aeMD4bJYJmCXAX6V1rqMuzKsZoL9
R6uVm063Dp0VXX2KOIbZN8rvhivGW0Anm41QFY8aYfWiNeMXZHJG/eiL8TSEyFo/uSJ0f6FRe5Gk
iFo0Wo1MW2MruYYitOJDfdcEr3e+GwnkazDgTg8W2QPeN5x96SCkQqfwQX3xy6NdYL2IM41Xeipy
jp9oOTZJlQYNVdDb27hMt7QW+fmlviKG2Lk0oKCxLP0TL2dmW43JmCzIn83zDQFL+QWRwAIOpr96
cfFGyo4ysgb0SsOqHh9MC4fgOOhS0QPp866PysCoVcXoIxA9jjzUWoy87GXNxtQN+mt1oDXEx1a+
NLypW2tcQmIPsayOpkptgYXyIKwTPBWNY3oGFLFEAPTbbFs/xcd127a456wCCnDvlujvC7fcCr/5
57VpVwopS7qkasT5JCCb0qGor1oR+j2dlzrIRVjtjVcFxxX3eKEE4wurrJfD6fYWhnPPh2OHmjmX
7gUHKXwaIusZMVp0dMd02vB2VuCSh8u5I+YD86zwRYVFS0Zx/kS+Q4b1bVvjb/LeZLL2N3gqEzfH
Ips2NFpqIPRv8ErfOtjpEOEJ5YgD9Q0CMZdTK3kBXxGSDEtsgbHfpoEmZgaoLdI2HqVEZcohB72j
RmmFV2GJ6P9oOT3vqK7QJmcgx1AgR4NOzJ3hZOXtIwcUszLwSy6N3NM61/UUt0cYBUW7yJa2H1yO
Q6VBxHeVXj+na/HsHRmFt7ey0txgCJG3DKPklkOfBy/ap/+77bvN2xEOof9SgYPgNo6UHwa/cwvC
dE7nbkJfCBkxXjHcTuxJVeFrxiipjaSpPBTWV5aYb9p7P0fRAxD9cJhu5OBqMsHuRnxYtL2m6UXc
ATJwwoHFxnbehFlcFFsSA532xif9UduryyvM4Gw4qOSjesUAHz/Rf81V65kHdkTbwhsAj6yICcI6
tap5DoSucXhQU+Dj/EL9fOR1kEgMGLxzaNiDstBY/gfMy9Asznhy07e2kxXTXo/g07xN/OX0pLRE
VrusIY7CbwUKOEajuJWbD62qRwkY2BjAY200HtUSV4LpkmnHkKzznXVyPhwU7eKUr9GgXlB1vFpE
GREZi612j38qOzmI0mpG5QAnAdijMsB36zGZkM+GpBgHStOJmIOBFqoUIyG5HrgtWTOadphSfJCC
39+cn6mvu8T+nqCw4WRvnj3SFGfiSXqRi5bJJpqfOOl1ffUAgJd1p5MNH5U8n3Byjh5TafHgg4vy
WcgknXsx5SZqWluHp/9KrLpGCoN67FmSzlJB4+reEx5fzvwkAwsKTiAKLvFYRF2RXnlgO7zo2TBI
21Mu+jWNZ+W40lenfAdvlbTFSvnnpFp4Qq5/EFSq1M+PjQFZiAAWJRiW+kpz3CFznDQwHY1+T4NN
TUBbtyyDWzKhgxGTqJlWe5jVKwVTyv9AQAUlc67Xg2NbyVHvooerHg6PX7C6KRT19FhOPixTFOhE
MMaFf3hdOntSuKFGGv3nJNzmKzmFhoBdmrKcXDX5LUwTKSTj5SQKezdmVg5V0GOypNg+u1MC/l5c
8clXyaZy+lfLMcHtX0VwlptDEtCTiRvVoFgeuf1dY3USIJ9yd6xLix1c83ldNh8AifXhOBpw0wZt
n+Nh23083CGgtGXZYI1NfFncAlpsa0sLXkUWc/h+/1bG6V1ux94tWl36Mcs8Jceo9EsU4NoNMebl
Z2K7KK1il+ARlQ08IGMU/TTY2f4Sv01U0RFsOB3+Xq9WQnRuf0+NvEr54YXTn0/UlPQuDx9aLiTh
MAvXNTBreh4ekRTt6dyE+fUdakV/tHspRsaa2eZgp/4vBhUpIqQFAVjfk09BOuCktb1pV0L/kczw
odfgYHWA5DBVjpCaet+7Xlc9+oPaIR5/XEnw9nM0Hb2J6w2DdSv4Ja9SSk8ovFuZq+ahv1lOiq2E
nEdg422x/8PlbQUt9gnuhrC6jUKnsmXffGLXy34njabWYJygqvR/JSx8fB8lDK2+SddsOq7qXTqL
XkL2Na45FjhqN0aerFeShnhZxYtrV+MdY/Xrv6qHDI7NKm4Ic9ezpR3HvDX4LOJTbyD9Jvj2mSIO
Jb4sQwLSJzzdXNqxCJvueCekEdTvVZrKTIRMkbbav6oDcBsNRRHtO+DxKT+EFb21S5KH1woXxl50
x7W90mlsEq8r08fahj8sVLtUXCfwhA78DLk6yYJ33NYz5OR0hJAtvbEl19CCbpLHBFiumxfzgVN9
o3aDqDaUuR8NHhQ4R4MVgzKu9IDwSosYtCMkJzDCzgddGQRttsWqMUZuGLfhhxbzmBZgiGq8MRut
JW6nbZMOzOBVxvgHlHpk0B5l5jktrvvx+eqjoWc4RNBXSb4K0Q5HacsRTrmx60tpRmro7KRupNiF
3s+VtGxal0NEoG6U2JxHvO18+yZEQ+b68M6hVwDkTRVyKNIFrpBtZXXNw4jLcXKKmqYJlr4VdNcs
0iWo1wQBcTRp7YkUs8ZnDoE06X2J+OPjKLvvmyx4os1Wm8Htypg/cftC0M8ET4Ks1Pu/+m+S+/bU
Tn8gMndUQrSmlKpdEvq/PuW9q9qC/Vf7CRLsiExawzVazdvd78tVVr+5eUO7eOf0Q6Jofj4dFQ0B
5iFWRdbFYWuQnGVa02DLFfbg7Hst0Auw1mZ7N6LsZ5re+3QqKXIh46R4ocaZxJztc6dWb9o9/ITh
GRcuFnVgJpG3HF/AZTdyeT6xvYM+0+wOHu9XyCyyiY9NK0eQCFuEMKWAzmSBpkcrCHBxjE+ZCdQD
CV35S69IevI61JliyEI6VeYxa9IuyoKjdPC4zIUXj6RQ9b4KsBSkUcgOvwAYB1JFYv4x7ABxmZNV
4K9XLlogxCbtpgusUiGUkckdkKj7xCg+Uww+VqcBj4cS2sYnK5VfbH0xzW3LK9gFw3dDwO0dMaih
ujDbo+JNZntxtVNWqrJP965TPj5Y0AbkCHKCfan8t0Yey0d+xgAuJv/7KasKYK9kLLX6Wn8tWF5n
0Ks02aAiKsO+nGVaXuBr6vPnEjO4JpJBeM9W7SYks8ufPF1eQg0pzxsLPKlPodRgKcxdH+Kfncij
yfi84MfraISIUfzBg5EDg2dXrLQceiw/5mpGzwW41TzKQZ3OQQT9ZaaW20t2YFcD100ugFFe4vhU
55hEDxGJP68zIpUQ27h3+NDHwHkyihtPXRFalYayP8KeX1bVe6uiZHgI6GVtZhLo8UtPsGd/x6Zc
Wsuo3MdEDANobQoQVNPJq1RvrdfrDAfCHXf0Gv6fOYirHMPUBpdczgT3W6WoKvATxxGlQbyD7wP3
UB04pdyLjyzMfMH7vhMQHhcwzBmMxYF9SCErkTiD92d2Izuv5rOTXBqx00CPJpU9Ehs8Rb1DpNrA
JIhUv34HkVMhvrV+9Y8DInG6FVo2AdDD4x9M55RsbPamGvRD40ldCJvOdxJXl1xinL60CdZHXMSn
LeiKF3GuCMXJqK83BR2VoVCwISTE/45xV9arLdk3Rhoe/8cvyqF0CsHzUpASFSHx6/drXTn/9KUO
GgqGvNH/H1QSMxPAaq5/XetSLAd9y/0PEF8u671o6jZB6gbc5n2FH+eNEvpE3r4juvyOQiyUzrVI
3hmkSTaoG8Ze1OS2Lf+s1JFoa/mwVppJSyaME8i9QH1hVuiL/OwiJlXtwUenbae9adNLIDK628DM
gifzllsEAM9Z/hs/cz8Wg9mf08RzYZkHZ5n3Cf2Vf3qYBAg2TBHH2FCcCf1aaH8/VYM0ZtM7Fewj
JFc3j11kyVYk3GyeWG0G80bGwsw0CSv3lo9qXGCjp+d0uWJYnyOaAk6lUMfkfI5TERUM3iHuynjo
Qir9Adn32VmTmhQCDFgrjn4ijkcDI+OPN8waUGYFp9mpHfv250WMno3jgNkpvPKu4Tq5WmZ9yMJX
TdlrvUXpEiNtLuWxMG7RPNeiQ4E7dMnd37gwD1yuBiZOSVbvJ6eFFx4Cr7Ip4X1qGRjEk9xeQwkD
nycrPfiVLtfAP+Ig9KNzwd28d2+g6yZNe6xGs09aR7hJG1GtoLXcGIH0gcZF0Pf1+jnnmkvdHWpt
+pav2GbWoJnG2FQAaXi7pYBeigytfRFuGNjYncq5f9Iy+X7oHFyDJRKanwt8S395XuEXpNVd8xUP
4IB8CD3ILAaimc3tjj609KDgB8MCqwcFa2oJxXwS7EteJO3Bro9apUyVvVIDbKw30cfrauDLQnzz
JHbBNnuevhns/WOO6q4kK6h1tZbkpGVHuthKNcsjksPL+AuZFKvJ6m5q/SMFtZR04ZrBegcdo42Y
Q+ft83e3aiYr+zJslFWeL0ybbjIwD1kwcjz39t6W8r9t8w8xlYbOFuymjE2P4dzY0XNDF4oHpq17
ONtAIMPe6mo9gLbpD5zdnSTATmvwE47Ylz2huJauyIdrTGd67kbxQjta4xOqxedoidd/vL4qXmtj
4qq0CLID7GWs2XSoPPzGVlp8nopAuymCTX7lAK3S6n42yLNiK38nM+aTzcqPZGHwhAQtwLtZFYZ1
u3JEyorfKdU2QHeF76vonC6qOtHzowC4nzpvVUXDuOKOqQdr9sNL+Sg36/YXd6aB5CjVpzg1hytX
WzP4p/x91MNetz1N4f8zmHJ/jujMHH638TO7gaLcHcEZdp50ej5tPrroBHIX0sAtnP3p+g5Z8SB3
YwEwBzvQccNhojBcIQBXGmsPXXqet6XbCSonsCA19GccClTND96cwfi+uRwohBOH4/YL4GAs7rg+
+8CX0WKIdwRGmt5RU3QTqesdwQUkoYeilsOPsppPITtpRWyqIaeeVp/96gTTnMjYm/4lsi21gpDS
QPVAB9GzWjlg6D0ZvdhMvUa4vhYe7K8T39SV6QkfFXaS24zAd846ICm7Agq/4pxl+TBT7fIr6IMy
CAH+wPR1Oa+boEcBp7+wUSMbcuG3kWq57mkjLHNZwgKKVTzKoX9hJOgrRkouirPyT8laTEDNDhca
PGP1Y8gQaXC8fHbm85GoPMZ9j3TPD/btQbOMZUw1dOnoBsgwBojZLP++U5euEAcw+8XN48n9d8Ea
lFC4cZyY92kUuXS/un4/QMupWIKwG86Hl0UYFf+kGX6tCZrRVK7+zklxQ0lJAADLyy9N6OIATq6t
xTVHsx0eEayscF5oOJh9my6zIBLEOgqw5abIvaaG6dTMM1l8PwkOu+lesel/Z7DI0C2xKPq0K64s
lTXhdqFhRL9qEuxVLStnkxt8pTr81IOlHzaCqVQM7RPhTTHrG3o5HAltYXBf2H25PSYZsFFrgGOT
ZuJCAAYiDKzCvpdxg66VumZ5W7660kjnTxmilRGAbuXaLMV65CDNA2hUtRv/Qr9JXPKjynN2tVM6
J/ght6B1z9xpoi15LZ1Y7wp124wa/44oaOhzHADA5lR5ZDbG0LEVqCHyKgOz5Cd16UIcWwzyKIQy
i+wbhv6XOnWZ1J41TRNZvjreiV07+pbdnlLens+IKcwRV0qJ7EDLarfIUAaUsT/b3IX6aW2yc8lZ
1JijlP+EADIzY+9N6A1qSrl4so7Nt0meK90fVzklcLm5D+5LEQd3JHTXIz+ml4WiiVEiS8lfnz5H
SisaG2LZt7Iu2m8ee7TrXOZrG/suXnCF8Ofzb/1kaKnplwLVX8MYWebXAtHUxcg5gKoTAZ8hW9ty
UmlyvZ8xnX5YnU5NMGG/HnW+jLDC+3wAAxGQhDzDgs1OIbArOqTV33Q4YIG3By8GrBJ17qXtc1hA
lQbEbQ9DVdJULSQgc58BGPOj6Vj94ZnUt4hlLeLm8+F7VcBvt8svsfuhdko5HGmved3g7U4BTgh/
6jUs68C/ptMHs8upHWCAR6L6+f9ctEMhMhhxGke6CQMZyp23uU6aGECEplG2BUEqIM4I7SolEsnX
H+4cVN17JF9WJmAjtcYWvIfNBdDXNIO1BmFvzXAsCCBKN0Ko7XFIl6ocfhptf4TVH52DVxoJkbFU
U4aSFRuvrozXZlTMT9WcpCcz29kXVawRyO74vhUU9TLYqvZgJSvV937guxKP6GausBXJxCNdZ1Yw
pplMtcJf480A6DyuQAj45JI2MSDHYPR6PELRKCf3IP6E9eH5D4w/WEJfKTO3GpeOlZ+1DcRgA1O0
CeJBesVa9tQVuF0Ua/qU+v05/s75RiufyYkbM6Ek9yhRoopDGA46LBxaNHmRiPvQFs+a984semK6
CiaVm+J1jiWzNjk7uXKW3e6XfXWeakBZufWzxbkP8MZav9+k1k2w5+2nZ7KXJ9Gi2kd7gVp3dMh/
O8k7FggMxonj6/fSgl3p/I3uG9bVCPa8/cY/fToDoE/cGNKMsONsl9fAHa3CPzQ9mCmYsMV7wm/f
DS8/DkJ77q8Q0s2jZvGfuFMHXQ31iSi9jr4Nk8rwQRIgvRthaiwk3RUb5ynV2QUifCqnN6a+RnmJ
X7FkezxKhleF50cnJ3kXdeiRQpmgB3k8zytZYfouU2VA/QdqS76vppW8G4qRdFxglSTAZ2AL//bJ
SsFieG+ZhvmnBy9xZDHa27BEMExaumAtnCEvxfbcipGCvEStuqO5LXci91YhBA7qAxLzPqWnCWxw
HcFtqtBonN2GIybuk1yV4a9xrfr5q2rq9xLHk8n/ohBM0gFoSh7kAP6yuMxrU1Jm5xT/fns5QsJ7
VkVxQt0it9VPGk6W/AiaM6X/+3w1jvNFsJHHZsyu588/OQhZlZG/893LwSMGYY0F5vFQXTircdBD
vsiI812/lImYP4tZwL4KNxQuZP9aQWnDCZoGzbDw6G22LZ6KwosYagXJMX+rPh5gb6Y5PDy6EQVW
7xHPHoAb3KksU3LLJVAa2uFqPgO7pkBQkbIMwIMCb+BSXsq89TMx55PyCyE9PyuZyQcvjztAoDrA
hm0j2uO8wbKA5WqUwT8Xc0DzbsHGXASPiPDfLF7lTfaT09P2frqnmz9NW9QNtz3FbzoQiS92xJxk
d/PF5sjFPjOQbve7jkWyupgT2GbIMHfxKD48OTq1XQrbQ0RpjqhLeE0A1RHUXC6+GoLAir4xl8du
Dml9ALEM9wYtv2CDQU5SbdXVdzZYhkQPUPAQCocIIF+eQq3rf9uvYqypBu88MtbeKYh0Ar9LUjQU
YEjNBxbF5ywTYFUACJlFSxkducSZS+cnucXSt+ypux5Mfg3qCvO2stoTSKAgo9ImBqXErrN7PgGV
lcSHci9ihv/LGqb0iHYxXqAxQBC+KrA9tPep2oiFOiR/ulcqZxPjXKYm31cNQDuGov1HDh6Sjd3V
SILAzuVmfx66zO4Fjur1hT4CaUstLjr7Qr3lo16Z564AKPKg7QfUxH7LPcFF1eoDeWo6+Apw6M7v
gzTdc3vpckHSDDnMzLT0v5zo7CIA9vmcpqn/+hhrOTokYYUvxJIwneFy6ygfp/sDRfc+8b/G3GrS
OSAK/9+xiXSog+h2PSi9VlFKP1HssiCpxHJrEiw0DPnC/a2MsqAB99dT8/gxRyWB1P34VUsxcdNm
rqSXWCClZ4MEYvlRRi0j134IYaj1T3Z/pmCyGQbjDGSbNd2MC5oudtpkGL2YTCsQhOhnfwSusL96
pNkLVspUAkr1AK+zP+bXPxSzGsD50zvD5Up5nusEDdE9PyQdmgnqDVaFNfrbUHxvclWY8ZVkIgX2
sGYP4VqnxpKkMk4wSxXtusWs92rYww4ZoUFdmD/RjW1xzI9pZatUynmbuqjwtxz8ZyR+aVtFqyEb
LsT3+CzRABysdzTwasHSaJb6MdoNmpH4bg4MrjKjoxF6KuJIi7H6dbeJ+ClUzp4hVwMf7dK+C9Ms
a2JegRi/PSjkG3MZMqLtyY2MLB2B/TCFhlGXiYA+1ULTIv5qIJYgiv5ioXtF7ol2X6mHJKQ6kp3z
mhMCqMhvDW0kRdFjnaEib8OfCDXNjy70Gbynzfvh6ULlYIH00xIUhzn3KA8jixC5DIigYYwkfdqn
Hn2guzsAanf2i63zqo+W7SFxYt+YVx9dfooLI20nydosZHsgf2vCKLLcPWQek0GwgGdB0qhF9ofr
HVmCC/ltpGbJ3AFUWb5G0SuA1yhsGKHfI4/W19A8ABwHzzF8RBNsQzrVYHq0SC/RDDRKrXQ5MoTf
prgkQRPYHnohZ4gsG1ymbm5ZJkBml0UtcfCYp1EYOgU0J5QHHH1fc4dbrwENt1CYKe6+fPPWGreY
rKmCP3t0/CRitEJUoRcBriEKX/xCO0xrb3+NfA00SR7Z2v1GkCqJDX1VpN3qD2rzY7C9B/q85sfh
u4QXPMXRHyz5ggoqQkO/hrXSEZ8fzy8L9ZTpYy5XnbHPQd/dX3ncFZ9Wf8UdU6UAAkKQJ9JIhGqa
kEwaNurFVU1mEhKRVhF70Y8A/BnSqz9irs+G6HnnUEo+bIUKVbiF/IrCQpBBdKX9cumpwwOSfi+S
zTgxw4mg6pCfYFwh9WrOcsaUJ5xXRJW3SjUszG0vIwZhrPwCTbCb2KfDRjt1oC6YB4Pfo3QsPvg0
PA79QZuHqdjn3FEN/ytFkTZfjsqEI1UsVxLbFCe9wDadFDaFwysr8aex5pusCj+HVcmXXpd/tZ5Z
1bfGZSnWyEu8ClgjkbUP0iotfIl91inopGD6LV3NHLh3N+unFEeHZHm02yP+OHjJDi0VtEJ9m8QL
7xHogs7qsz5rJKqPTJR24tsZMoRWJTtCNBtfWklmWwAihM0FLBqaFJQOBjYkSbamY41POPX2+NJx
dRe9QFsazgaeSahUaTLuKLQrxiqk5ITj3upIdPARMxtq8g4Prh3kcjtqRJl4oDs5G0ft13bWan2E
IzFoY7e3v+A9rcJgiQgBDQP/8/q5aCmuJrFVD3iRBeTEiLrCVTCQ0a307zwXMH7v+guuP8Nnlr24
lvrhddKTMnFDNDhFp+jlSC3Jc1Oavhe+EGmZsl/0xaHB87cnC0kJnLXaU0eypSgU/KyA6JEs0ZqO
N0AsP5yRzN/KooWaF4MPAm6SOtz1APUreGhDgTqbI3Pr+MgnRyycTqOv6vM8oma8Ulk2J8o89vgW
/OpHwZh073BesL+L5EbgMqu6+FgBGqo9ceK+LdJ+UFntYg5lXoVWKmIuHdXBZoLyiO2aVPttYmj+
QDj0UDmUe/dPqA6j4cARx2J8H/K4nZIjwYXD70G9i1sfz+lrkl0M13yT/QIu2glr0aI/pArVAdUj
E9nSM1vWQP41MKn7cce/uW6y7/6wJeDwTW7OH4FEd+dIVME3xeVr0PTfKma9Rwh+4/KkwMDdNhkz
Q94LBBCEXHM8tvBX93yhCbdFRQAWyjMSNL3dnGXl8FH0ETlz3cXyHQ2cx2fGAAe2Veo12enqaRR7
WzN7jMxdj1+geojDN+BynOP3xwUXGFjngwucNpmRVMhlnxW04qwvTz9/b82sgPAKQIv6suTsnQxs
lui72scRSf6FLFULVL5qwWXDDmMfygE2iwsMglB/v+eWpfVEjNN+D+TtGcpRfsfZ/FtqrYf2BTty
QNHFkYr2lrNSydKEEZkEf0WqNDEKUGII0gdm8lZOecU68ds3flpdZ8wrvQm3YxFce2IqMd9N3ldB
FNP1p7wgW2MiJz2RWehmF6BYLGsWZt/XhUKPsTE219MO03iXwT+jRpNoprx+QnpduDgOE8B1eWbf
vT5H0T8+dNeovk3CrePbkh1Z3tvNh0iHazckEP2/I/ZcUCF8fszrrB7HcEDOAD9OryMEi3dSF6wm
pIZecRtbQ5efGmnT09eQvuy+SSXMqRJ3s9yQGA6kAg5XDAkQvNaQIQmFBjkTXXf0FXWWm1lgnCc+
D04WZFu59grn4IyG+e6JHqYS8ejZTR+keZspbH01pLwcTMU+wpabwF260/R8DDKoyKaJRA4S4aJy
mB1+7pg2DudPqEBkjFcodvaq+nw8auO+xqv89QmbtYX1fZ20P2cQEkKE9+SRHLwuH5t6F0LFRVYu
b5hPegA9/dSw3xXN58AVjvTFgZJ1ocl73XGU6KIx1EY/vugQZ+oOZjxvTj/KhAFnDBjFox1OZtAM
KwhOJatsKM7RaVqSC+pFo9N39dldkNMyGrKvUg2P2RtFajkUjntNKNV9dDXIk5oc/QgSGxjArru+
46pHxAaS0oXAFTJ8578p7OJ8/l//p+qwshsoZNQaBtZ5LD5mwKIFXxz5HPHhOdmNMR1Pka+YzD1R
A/BtzYygKuluyvEjoMFYQJ+RAGAVvYy3jDhQPYF3laX4AVzGczYFs29ok3rccT5cGIiKFs+93EVt
/FCsyaa1oVbjbVW6Dbb3sZvGEd62d4pGghhkntWiohefATMv9FX14nbu+/DUMHNyEqEPMsf6YJkV
jdseDRLBMGdNnFUdy7UojRPubuME81kZvGDOUTnVpBxDvE+Os/LlQmjD2WMa8jAVeZ23CTFY70zi
4GC4EsBFlMMGweCm+I0URaPD58dtQ0nCqUnr3G3qYPiN/QTzrVEmQ8F6/xBftljAezKxFPKXf5nW
li5UuCN6wDGad3QqA+d1avogtNiTpUj38Iy7k1GthTkPF2+LcmBxlcJvMnOp+RtZHCUY4kkQIQQy
JBRA+EK2UoYOan/uBo1/nTiVpeBI7V+msLBJ4UlTeeRh7v+eW8wxlwIgW2WrQcPeASOvOpEdYTc6
dIkMsNSM2y1oCSRONk9yAG3+aHGRj5jWAmxJ6mkR7q11ViEQdcdVsS+n6aPs5ByaTuhsH40I/JDl
0DMJcESLY3iorZOWxFT406cWcPfabHkcyfvt/LsH0uRQ/xbtAoJ2M6soTIPg9eADriyMpFJpVi5v
flUDCAJ9WyRYLo3MzgwZe5s0DJRYa4y4fhzgKAHefxbOaDpMu14qHflwZCZo0TS5FaNKpjfZj39H
AFiqNT3qFxSZ53/Tk/dTDsQTIdkQzasJISmgOLykJM25st9SBm83ly+scoYDolHBg+6TfXN6XqCd
cQW8ZoIQAsqgw92GJjT0PdCXnlrgJyqdHYQVOajm/12EEOmqn7co98prnQFi4lE0JtDrbjlwNdaO
fiClxC0nBNND18YT0+FlGBO/EDMOS4b6AGNsaAFmWrFLO2sX3JOEPwa5ayarZP3nq45HGj9iNVKy
m3px2Tq/PoRSgpfIbWMcx3PSN+mu5QA3S4fog/yXIW+N1vtUgvUZHtYghJb6KNAHOceUhiwjDq/C
1/obcacrmsQteeatIyCa10gPKg5cCvB4NvxJ1CVy9/cXUhPqhIbFLB1wDYGUu0K3B+uSzfq4bhpX
YBf5a2sK9+WnSoUJSQrzjLj8DTweqGF3anjDm/7kdrJUfRKfqXDuwiGOjoGeYOpeFeW0YKja03pW
XSL8msh+hU2Sz/LtWbuTR9Wx3WDlfQl85kI4zSBo4X1EqBbcXoYaLWBJv3Hwj90CiI25CleBVLSA
e0ISGDyKnABAnxA9ydFmdGoNmlmFiY2aYa5SrRdXXZyAOmDN7I/p3/4HQAgGD5+5wUxiGtEqc8++
BtYnSFwoHMinH5VfHw5ZM9l2ArDi0xH3t/vFWA3IQxVODYvOq4QLWLzS1AL2DhGNnLastceDS8AC
9+p8U3GsrDEjSv6kCxqu0WIolzWMpqAF521zg+8Zdl6coffMl0z2undhh7Scofg83bxdH6R1PZkR
c8m753gEdonrEaDnNyaO03R+JTVC5evUhOM2rcOHYRKGBViX5iksetDh7HPrF2pqwBsIiTc0kSQB
brjqVnkQ0f/rDd5kVu0tLNz+XQ8fBqYZ6bJdPcMaZwbgIf50ob2cF+lFQYyaMr9PXbkrSmxiAZC+
os+ezqd8qrsNlvVBd1/UQrZHK+BeY8LEdyXakiYUm1Hm3lbsV9qsE1hNn2nFpzvxo7xMX79kItvl
LJFBeH2jA9g2i2R0YHBefPa4t3mk81Nw9KpYrOOokzAhL/i7Frq13C8GRvTZnivtQ2d84qJQBEY+
GQ9pzTR8NA4L/37CEWyYWSF/uM8oz708ghQysC5i6StpbrqDA4t0mDz4sWKCE36ddwMkZW6RPScH
cYvLsJFnQj4DSxaxztkSrwSeXmZY60VPYiFstGEjvUGp2vAv9NYDsz3OREcf0gEH31W2OgcZOxyT
FuWLe5mK2ZsXxWSyhZQ5m904GtP1P7z/DFSaxakuVQlYr316NzSyc6lyF05NJaBAN5OjmQt4aPTE
Za5ocVj3I7eVpyA2ukbJV+1dwwrmjstgp7ni1m9LTcerOyPGuKApWEBt/3PxiB2TWiQiGbzV6144
Uw7GJPTsQbzkhNSVh7yKQPmdku7WBDRRJZ3uef3CCQ3XZF8L8rDSfw2hNgPA1Paz+yf/+Yyrw7ya
rYPDcGuAdLmzL+2OsasALzGhoCJ1kllsoF5/pMCXllWCFh90CngmO1122OEksEoWdgkRmAb1pScC
hzJS2rXGEtWsVEDk5j6hNdp+Nr2EG3o3qU+3Wqz9BdPzQOqYMt1G1hcOyC3ImyR8KoEARTRkNxNM
V8fDImglVzz3JN7cMEtz3PUrRIoQ73tEirc75Aw7vPgOmokSJWCDW6k2TdGNDI9rPlTUERO3C+HT
l5+yaLUXO2nDNlgN1z6hTOrD8NHymCfmsrogQZzApvmVxg3vUpHhU+t8yl98kfI0Ed/ZhVsxaCXq
Tir3Qrp5SIvy7PVw16zJxEd/uSmwGkIBkI55K32mAwuZwKSM9KXyAbsh9QCatWpwkPFuHqAAah8K
JS6emQlW3tKOQfpDg5ZbQJChsc93A715I09SMRMYGGER/SGrQdP3bUTNFrhYQ0PSUFRvPx8okSpq
PzVmSRDqZrjjUI5d+0W+ltnXjs8EepRdl7V9ci/4ITKD+ivQBLiniYPpN/QX2pPmFLc3P3oWY3py
5OssN5jhPZcAary1533W7PvfawZVTnl6nMSgBRa6kGTLv+KKDv1BLScWgYAyDKl9Dor+HVSdZJu8
crrf4+rqbBo3HpONqcv8+JSZ3hfHBgqHXuVk+qbEgBrg9I0iVfIIZoPQTV+2g1U35munF88ijkq3
FF/RQ4bO+A4UUEo2oJ3ThcIIbbJGPnn95vJ8eJXYDTDYlL6s/IoEJ0BvHkhA++ngVus7Qv4PvPZH
qXQRWGViFSGD+HWOPIH4wHHYWMSapmn6qUT76mXOPfLtBRMx+fUmQDJMJU4M+xiV9z5bqzvXOWA8
vNt2dYwT2NSeWie7RNScJIDJ/Kigi2uHcEuqJZinz4Svz5q2cJ5JlCPcKT5woxhI9keadC5+8oyo
EpCcIbQxUNroVDBMIgerfd1CIWTF2dGU1s1NENg8DRC7/QIenWiaUjpfSf+HTxWEZhZmi/QzVzVO
PJqm0UOWVPoLVmwHTPa9Btt6IyP2dV7rLksh+0R9aTMqHEIKhfg4DMwW9Zpae7PMgACwWwOY2a/k
IutBMiqPLtTcwcwUbEvAmF/wGsVZPk+0ymDz6w6E0x2Ju1TTOLhAIj6Za1/wIzIfSZ8i5MdugP9d
kh0TLIMlCqRIXS2/6C1/y3FvMOuUS9pVmkP5fF48SWRdbwJJBYGiE8MLjiuFUSErnCHWmPKJZCRa
NWTdjt30/+eTDLrAdDhZM1l/yDDhdtitTiOCu8x9tIpVwo0aN69YxB8T9YjqJPKRvQHBicS8ADCo
Efc8HDL9CUXjJ8/dnIMgtwxFK3z5VlzHyOOFCRgZbVlCI7Yb9W369woEsUPEPnPjzm5kvLMRfzPg
IggCMLN8eqXpITAQBn8AAG37wPUnN07KQdzHNdJcDZHGgo7elkB8/+As/yW26PGgdiQYIhlCspCa
a1a19p7EPlG5U8V+r+LRkTX6TVMVGmoTL7w7aV4K5Bw6JwWaZL4bMBjobamLuwLlXRW8TgCaF4r0
0GsVYmjxlAq0o0NMjI+qyMNU6luXeh+uTF3FXj0IJKqw5BzANfG2OadlZ2u85kJETakYw9zFlW0S
KBoY9xEa0vXPQw3aQRhKEB3cQNncFq20x5nYJmPG8qwurXPwpOrCThLOGIGlGW0kCexwxs3ji/ea
a8vBvlUfCm7fqa463xzRC5qiet0/Ph+LDDeNRLlkoF29ft5YqSVDuZg1LqMkSpp0pNYj6Fu5YPzc
d+6AEzOE0D/K2k6thB+ROpdlBApGzJ8Gmi9QvRjUnY8ytmrwDUK/KvAuCgJJ/5M8yg+C4/6NKvYH
Htpk6l3yr2GaUU3MSQGza02IESw+uNQR5pgvmeAsNDdWYNAMtvCipL6l8i/O+TvD1G/6a/aeVPB9
qdyL2FI2QNkOZ9wyegW2XIg6g3DRnFhgpyGJ8HwHxqeK09xP28L7rtl0SMlzGnl4pVgT4be3nUMO
Sut/mJrYxam846JjKWtHl/P8+jbdghokSYA5GRwI1MYDnVhZuQ4SEbGx/vliSgc1BuGmqaEtNwUz
8etfliUqT8+uaihsW01Gopye9mQpuuRHlEWt2zOrHubzq+TRtJAaIk5OTav8mHZO123RxKgUZEAf
vO3X9C+zE24ZBRr32Kk8x/OkY8CPivwjNHsd5gd1EqU7X2Q4S234gj9pF4E6IJHE/wErKadyJ815
8rBUhoN/g1ISb/tSLZgIgzaPW01UqcTphZaXob8ukgw92Q5K3rUPhtAodOMbi+Cg+x8Coc02sSbC
3Krxc+BaniZOyNWWWwU/uj3aPnTc9LScaK03ybUW7TwhZxlym9zNp0xJJZRqt5OTEjUC2XOL7j6g
s+bMyEb2ZN7lDqY2zfgiRY/9FppitY3CDm63i5jk079bQfQjApd75GenvcEm1ilXyrfGrJivhyg7
9+QCBnNFulzkDWacFvnY4656LdWXSc0MYQ+Dygbjnq9rDCTNU1MI2Xd0hwP598CkCcyzXbZ10AaT
Ntapb1PjHXHx/OGoW3fgCn4sxHaqCWMtsh+X19GAO1VgAgIeovGQSu+0Mo/i4pSx7Y1AoQmP00rM
4Y7oupCurZWbrAkwag02i0jkGskz5TOjlm9RTG+9wSYkgQ6TS0iuYAyHAWlc4d8AJTKvMDlZX4ni
/z7zU23oprnoILbGrKRpl5rG1mUy+tBfkA6ur1axHmwQF5Y/dJYUgzWvJi+572BqHYTlTd0OSK2m
0jHG1m+Yao/4IBCqa6SeW0Da/oauO25nyPXjViA17G4K+dy46IiH6fnq7MZv7iqlW3t3zVyHPq+t
G8ANuEom0Cq8LBVxouTnu70Hqo1awXmsSrPVmGD35r6K1ctV+/Cp93ejf1gQeMdCXrFP7+1fSmEN
zw552ltH4lFanwHLGcFiJr9sT1gaqySrdsgsbAq0Wy8kZJ638uEOFIIM6K+YNvRyt69oYv/xUTio
7oeQsZM8OShkGp6myd5Ot5vJ/lwv+LEVIWQalr9yl0vpZDLG1fynDXqdG2O/96JPAh4R8AfK8N5C
E3coaqZYNCx4ytFEV+tK2LXPXYqgroHSgaGhHzIVKONzHGteCRGlyu0gNrRxEUtGeCDuUvSvSzvC
GYhGZTYp6WGyIes5ZKm2tOhK9kHIV+ktdh+QBuByJqesZs+UZGq/6dmc+9bY2rHEii/YHYCItjFb
lqZbrlf05dk9eyR827PAyZs1BvbwRuU8mKNDtt5teUanlOWggD4cgLO18i8SKwbluKEQNRliiP9c
NVn1f9pMHr8TDj84sPN1y2KQS60xMkNIrdg++vztcFbCAGmHCdGIJA1tmmcbJ1sTdXk6d2L+xUPD
0OTn4t8DcRSUIuaXZ5BQe5n4xmIMmwA2I7nuyLbIsmuKWPTLJ5cM5vXTPvwdlfLmsQqLO9v2+1n+
GRNMIi75IS72N+ggs7xguwcwM41G6hKXmrxu3gAM5S/gHHxah0HEibguIXk4yhf+xrWbfb4Zm0aN
2Cv7QYXBW2Frm53CLQkRaaq17z/Gr+3HTJxMdUEwyAisUScixzucOvXSWvXYaQZfe1IT1BHdUCxT
+7WI69ER6xhJTU386BNAbUgaYq2kghrksBJW+cdwO+lMKadG/wAWja9ZZK0sEIKpBp+yaU4MfMG2
aeAS87xrm2oLUamnmIPkXo/DxM7BTDjyqajJzo/Z0o/IlJ6bFoTRVwBZ+3aINcuDOwA8kqZ6MNxj
vdgzamSM+QR7AL0fRmBzPzVyXiyhz0XJa+gH/phAOk16t/alkgYulIrooialYW+UdRRP5gfOM+o2
aMuWLiN8hkpuY85Kg3MBJ8hhyWR0BM75B6vE5Jh4WzMr9FKzyMgS9Ifflx8oa1k7cU/Bgr10w8ym
bTNiFq33StyKvY4vJvCj/hog3nY3x/aZphYHyGRlp425IS9SAmY8xcgowNMRN7xR4340VjEjUDNq
TI0F5DJsnfEcZl2wDZGKAqJzpzXlcpPI/2RsJIlXda9e6AcWfEc9fxEGHomi+YlJrHvXuMEbDC1Q
XqUbKblcRWTnRipoMITJ4Ujgpe84Wt8o4RgHrg8wjlD5qn3J2gAPkijbK3mKqlglAT2fXRErCzhR
3JwGaX1BeZB0TXR+vexXj+MxfIQxtWDL7aA94s5Z4ElIqLR/23cpPA4cCkHFE/+M1PLJ1f17EdZl
3Q2mMKcL+af1o1ztWasMEAnCL6sNuiW8YxpYj6qjXKTRKmlx30KXIUAAmRNb2ULZIt4I5v90Sn89
PwMPhXNd1nF89RG3gIxsH9apOFeIP6XwGsNnSPku3FD1flqFt1iYlI3fqpScH9drs+8f52mFM+Gh
8cssByofm+XSXuP+fz+T8JvOalZUyNQeq0STERzaJfHzeUE+8l+4AobK2kgi8zz8u2d+PkLXbgpt
GRVizaOI68B1FlkllEtuVcr8hJ2cEJ7Nqr9NL9bw02qzWp5Qk0vJ00QNdSIafiDEuQTpehvjDNcs
1rkvCg+NjzO4MuigAIlZCJ1KZ7WZiUZIXE7afbhX3VA0ZPbspv0qOuq59T6TxPRvDL/Mfi9hWg4t
g7O9DG/5h2GbL0YRnavxkZ/nDWEHeccLVGynZqC1NEf4GvFgG6q0pzcjfKfNqYp92SVX+uGeXnuZ
0jFavrp3jlONujDwKMQTUvKHn9OpoAQzZh3f3MoZ8TsagTQRuOoseb2oW9MM0iOpMsByTFH3ODBn
fYFGQFtWs+YHCivrLL8K/jxQMIUoTZbZWx9f/0LzG/wu10YW9nbIT4g1KBIMgX6VVAGrGk2NTVst
j/o62J+nWlRgbu93Mm4AsOuqolHg14WA2lPL0QrW+MHj/i/WVYlAzlvBdm0kxf+FFBsOXosJMp6C
1EBIprQ4K/hs2nRrLFZ0jv+qasZENpaDfgGVQGamScZZ8ntSdJhA7VOWQFrGv6i4w56PSGjOMzU3
J4OIP9us1vj7/ZDnT5RADR4FoP3OOCkD/JTl8er+wnAazgQuAPVIGCuWk2f3SQ83mHPBcCwT3Y/D
tvrjaT7+fYRdCFeGLImzNim4TSjSoeCtFKd+Vn3nT9H7ACA27lT2lQFdImQwoC4FQpwrw+W9cJXd
hVEQ661apG5oj2Gut+glZOTLnxkrmYMcSUzR+z+lU4y0p/DPGMb5Rd2LYPDunlL9YH/1GMiUULC3
w2Xmx+97ts/ZUIs3sE/G4tRrSW5OYd03IoT+Eq7iDNWOdMwdAPSzVDeeWXcTJ68i4eyZSh8eVw2C
zt9qj7zAK2CzqOMEJDVsIr03UGaWJK5TQNBrWucRuJ5IfKS66fsna/cWvEowHJaV5PgUIL9GUW3+
gxo5iNu/Y2TxZZSFyFreGEFmXp8xgJJcK9XZhHEV71fRLLFwHqZ+noynQvrDm3YKHUY5y+tPir60
A8pT+Imu5wJCDM8jR8qo9lyveQh0gC2WVeMjrTHeKOkMJ1YCmlxAhYsl3k8NI7sKtGLOmYCENXUM
WMzAm3bPLyzil9tCMP1R/AgaBxhrbcsZRpQE8+2vjo1nA9/mwNLwhoM2uhZuwcVsZrcHZliCCsQ2
gCat/s1Rgb3DHpYZ3NWect4Apmi5IV9+/ehcrL4Lom8clwubtNagdkbpEhvQaPK/tpW7a3zrduBe
6Bb9KLz2PHtrDqPYCtA/Xp4vE/DSA88jssSUbEg7SEvjomT2Vddo6QKPh8nSrWcSWRTfBKwZxHyn
HtAulVo7c0dDjzyeemZcxqBWa4/0aY/WabybIAsQEfc46CY1yxvBGA8psx0fcGC/KaZ1QOxuMbWx
YM4dK/ahSuhQE9w+oW6Mu8OB1J/eJV1SnAz64OMyuFw2eevjZteh0r29nfayErQOWfGiC1R5+6bN
6pjKN/UYFL74PPq0UtmWIWz2NwPd8+dH1YGTG1fX/YlvY8ydx/pyftBab4kOnYsDUar+c4U1b4jt
dM4LI++HF0ikFmlZp7LslxpO3C2bCa+Pub8dN+BXegLuqBmewqu646rwpjkaU5Xc58Ny4cIdcAc8
GkBrwym040RkuhL0c6b1jAPIoZPRgwKzBgqF8bC9hERAHqYJ0ji3EcT/TXTvV5TiMFo0s8KHgVoX
ylZNI53LOkeXHNKpRhoG2IguoHQbJWey0oUvI5kKGXGJx7/zoE8gg6+nuOP2G0jk8M6jpz/hxc6l
FJKw/vf8YbY9bxCCk7cVqpYQIAHVw4ip8n40ocQLyZ2BukWqWcIpYodfRa6jU8L9Ucp7UOW+nWRH
1e97lv+Hi/W1bmlMFMgw2toPbhaplNxtNJv5lgsPAB5jEWB0oITmcAutROj5rFZF4xFJFf5T41k/
sJgA/V3NkMNiH02qlOGZ1UZoRcq6xIF3c6YDXzhHQa79g762IonVhK4RNTt7thzfq2UgQwshxPJi
rdRmKFCk5qHySmoizDYJ8QGIncyLmkk97R4CjU78pV6JiDfDm+y0pCFGWWMu2JllshHnexDdBRjw
gXaB1HEb1kBT26dgEdpIf0HcmtFl2Xxd4iaKOFkTnuRioOO/cgQwIQnPUrwNPlpSvoZUzqbfoPdb
F7FEhXA9pQlP8hD9cXROjx9kTDPhIJnxU3cs1y6KljmA0CGiP17f9PNPstSXGa++smLhBVrmAOMD
xCLzg9w/mep8WQ2XR+eVMDUzeyYtUFoSa/Taw+Fv+/L17iPpGCV6fYUoqdzrToBJ5/0cJIgzP0LJ
q+WNpEotFY3yQTgQbmTN0fw7/ZffV9hoMmG50aR2SN7g69PdS9GhLPGRb0AikPDUvVTe7OIKoo1U
2GOuqNfyy0nokDDHyqRnCaFmhpmVoMomlK5OBFMxYP0ejir1TYWM6mU+yg2c5eqD/XwJbpmT2/VO
LqyE3WVCRc7EyBroSK30xd73lVzA7I2vkbRH/khDrE7F/mVQtCo9Ai8ayoLdZgvhZUmlK8awh7v+
1jzTT6pTLLXuqGQ4fWEfAcV/FvG3nBxSXJpw1me5JKNZ7g1kaF7XBwdG4eaDshhAANSfU9EUi39h
12Ot3eh0/kkd+K9dhKo6yIBDJ5TvlIQXOMmmVEN30vQt8PV244M+PpCOvr7s83+Jp/vpyo+YixuE
fOSlbPGsS6BRY+e8u4WwoW5jow8LqyzAtqC+63zREkeQGkEKzMgXbOUV4c96MuJRCt3YHvUliKGH
mpd3n8VT4fSfuIdjP5qhgluO3J9Wo7M5Wyb+UNFeYn0nmsIUf4IaUlYm1R/dJSX7DezTu3t774g1
Y/5iciRjfiCwnGU2Yg+9u7p64FIDQig2noi1lELYtElgC3F3zKCjN5Z4NNGEHOlypCBIWjFPFipn
GeDdNTTuD0z6A9esVz9ya2KddSkstkpnU7OzWtzhx6LYf98bmP7XGa0GpxiIuGk67Brn4NdmEsnk
A577MOL6suRHzKCWZQsSceKbnyyiFEXjrm+Wh/V3/92Oap768eUJxadVpIz6xRqYCAOP7ku+prg5
WpOgbvtJfgIA3LJUj7mhCWXWagpgaKxCzzSh//tIC/w6EMqRcQTMI1SZ0Xv4Xnvcvru/E7/JxXFl
2JQmbiqjxPAa65+gs3FtoWtWz2Ru1coLDo0GbqhKYjpHgsf2QKqIy5F1+g87n6W9a+rz8t6rGfcm
t9b0c7hTPNy0oq/Sa1+XydAV1ao/ACmIeroZRICH+jtMLZ/xszPgW0fT/DG5UT++9GNUlOjHvCbw
04B9gAfFHzW2OieudjW67+l659aIwCOo2QKWFo1CvR/KCDfAUYCWxd27fprdzhkx76QzirUsnJde
Jw9TEYqwDL7bo/dY7PvSroqVU7SifQF+TWGi+hxrk4Euc644T8m0V8XgvOMcGj1HBGinMsK/2iJn
yZdi3YQzr1hb1aBYmKvzh+B/pwQ7cxniElQfuQtdZrLOUXM1gmJCQVeqBITkiH21dcL8wlkvyJwV
0gPSva4N9SOh6beP9Q1M4AC0xi+WAPA2qbkMUzVx4DwqJTvLhVI9KJBe6vN5zFjjdtjwdecInOel
d8bk7eM0IcjP16NlY/KSpMIfK2/0Mtt6JISdUTmsaDcbM0rfHWvr0DQH94OogVWFxf3jQXVjJYFo
jLOevGPVLBL3KjP3qr7mRqMzlfxBesAL0P3bed1vSE8C3JhxAJmjMlreB/sofLIfbGUUucKFkgvR
umhXFgyptcVDUVZA98fhqKxiSKPIpk+SxTgNyilZ6LMVBhJ177oID9Kj+u0MwnFnwV7X4F6avfJd
h9V3EZkyyUMMf3b/IprgsCXI5knHX3gZrJYq2WQNglQsse5cY4TPcchZxnzfCt8ZyQkp6ne5rq3K
fQqe1Y7y0pu0iQQufrrE20AH52Ebg74gfW4gyUKBQQ/K75/BanHiUKPu8pxAkNYisw7r5Hnpdgyy
ln4AFLLxJItYZrBDRu7RV/vdzIud9zxDwpMgfO3qxZOhX4mgKhtkMUGwpOi7u54ujWvfvhSZGBTH
ZEuM/m07ZTYz7MMxQ6c3gz/JSYi0FwfuQAs8FkWmGldtI2a1I2rWI0vi2jsUvDZbzgh2hG1q9aAo
5CLIGkajwRcJ7WQFeeKqPVoSq47q2HA8+ss97FgxmUXcMt5XQu2IHWsLq0TjwmvKU38rcpqk8NQg
gowL/6TMQaQpooVLmv4MOiOqg7gsjj/Qrj3RznTklkrEal6wQ9tMTnqAzyiOzvyMWkt7IbUxIPMv
3Z5qIx3vHdvawkNjutBf36j2jeuEay4Gwfa7XaqL/tsZFO2lXs4ZKjtqbzH8Ov83b5leYgtJl6hO
Nz1Ze5nlXKgo27MVRpu5olzG7PE5vIMFL8ffTeHIG/eUfI+s5ZQr0CkrnA6YZnmIQOaCHDuqI3pm
yY2l3ahE9lqqM3KOVpz60IBxkwQPRBlByTpAtQCLjJIMzPpaPzo+3mAeB+c9ybWvkbGkPbCuQuRq
HxL21BpERbeopx3+F2CJ9T4G6Z+FfQ4R9B5S+Dj43LcwZlOYYOrnqcBbyBRBvvrfDCEXtgq6Xyeg
LU0yG1PcJQJWqOcPACXaX1uBPpJBl3N42L/yXZw/hABc3P0gHEEUfe3lO/k4Pdq192SP6gg+GX7F
mIH6OPn20D+v52t3wSgmskkLMhg8r8y+Yo6P7VOAK4qZWoiHqMqlXSFiUvkssG+BIK6XhmQsf9b+
dDuIsaLPACh31SYQTFZo+5cbwpuscu4uXeH+ec2EWG5nloNiq1R0enArcqiCgP2UQnDrXANc8Q6g
2GAdtT6Xhv6UOBayO7LamJ4UHbCGr18Gl8XRGU6krg6cUlIsAY1uU985Nrlbm1CLRXwBFme7ftss
9uXiGt38ghMZoIzJdbv8mmKPjz1dIsqygouVDorY5BHlweW9xXiPtAtRFWLIqsjywXGB7/e+eFs6
BC5FQ6mxs4l6brD50F0HT6NncrQ6Yi1P614fJcssTsHTrqEbqRE6AG53sOMfF7Gs/oXKhtHY4D0M
+higMdf+8/KMt+bqGgnl3fmiMqlufyikPsOiOf2KyH9wk7Cp/Fx/WX7nX1OAOIlJ8D7yAZ+cRESy
GO9PzI2v/Hnb0PwdEqFFw9gfHdUQJNK0kOpeyV+N8KiQ3B2xXnXaBN8LsbpZZ8wup++egqTNycfb
HxfmwzlQrh+42KT+BXB/knvrI59CWiHE2iY3E5aaV1Xi9hj5Rwku4vPVfqKF8gTQtgcN87hqHylt
DTyjZ46j9L/EXSZGnNjGdvTsE6oAWKH9HTvqS8dxIOLQeQBW3GGKNV3WJQ19wd20LWOvgeex5X/K
O/ALlShG27Vk7dqYjPd5DtUiTINe0KFeRtqAx+wdsV20A6jwqgml8NmWfwEDcwmc/qkkecMMk8eE
+hs/HSKJPV7CU+HMJa/TvCcUaLeFAJGmGMME1qUK6dee1ahcoiXIo2hQOW+oI6OZkqszvgEKau4C
1AzQL9NQd7zyTogWFugeb5S5pO00/S0LDg52sRjOxFoA+VtuZDYhzSorzuJbIAApz0UqG/IpgnUb
CT2CCeXnDor8f8rXXIC1gmQxWLwGiEyngIqE+Q2wG8R7t8bazrg9byXD7fMXmvY/W0ionjfoTlkR
IA97isWUucGOfgaYaMqzYuA0P3Bxf+s+mCiDq2p2PpgB7V8puZ7LBNpRlLCajrFTZUKHzTNh86pJ
hHpG3R1ioROOPfyPKTYKldcDqTMIZ70aqeWV7NCoiFNncME26w9nvgqroeKwVXAZ4XEV33LjF3t5
SQXagHaz3dThbSw05FrxJkmP3YTzcLC7s/Ai+Z+hVeCxKqVnD6e3o4n8SpAH3bWI0DIOr+nL3tJK
5L3FveeaHF+HG436yzfOlmKBo7o/7BCCglBDIDJYrXxgipvH6+uUzkqnfK2IOKKy69VzOsyDmhtQ
I0DOiXajHUcAfrxATpXRAEmwnviXNddDzpCbx4R7/MFf3kXpJeg7T4SUhfFq6Xj3vrzdFsAHjKdr
Nel9edg8bY7RpFk0uHHh3k1lFtXzgY8rABrYquQhxSV0XXrLtzlNUbLEM7NHxmA5bSxIYaD6T6JM
qD6vGZu5bob0mUU6wDrHybYhDiBCr9N2KRvnmxWEGKzqhSl9VWYNKRAhF6/T/NtVrI5SPCV2TsSh
BQ4IN68oAklQWQCzQk2FDd2vS3z+VlgaFt0mkGHcGPsUdFfOpfCJTTDBRgWfm8MSLS92UY0UXgQz
teLbNRYEbo08BgjcfHr7vGY3myIOJb//VSjT5C9cwBLG3//El1e7IhssVb1rcUdcqxPhOcHu4rXx
TLexk2GBuwurv+hWeb1Tw2VO69ee+9bOU7FiMewaxDEEg4ZWuRAs81xssj8RDE9BIaQibALxIpRl
l9mAO6owGulwV7488Z7gZxl35Ge2MFabXml1nRMEX20XH5ayEFLWFi1kdXdn2DxAINMdUgVbO18a
RSpIwSzYTlmeeDSjlt9rgcmkb8Hu5tVwOJxfV13opwacFg0fdEynXJXGXtXPsP1ItwWsUHHxyxXM
4MrV+DHQQ7LtkBPZkQ4db4+cDj0Q7i8ncwN7EAoj2V8vxS8bALMNhV8yImOhLLI5tu6RBOpN3zDy
1tpnVyrckn0lY5t5S0TLnUk/XTGZzwQDJnRkWb+i7Zi9ov2+y8tmqFi6ai6K5QttBsV9+MptmPXl
YmXehzxMjEpQiaKiFrz2STPgTtbT95Pd4obVtqzEjEw1zymVuL7/cn7Yrw9b5LlxIui9yHkcbRUJ
2IpifWmqsFEW/r49r9IUeI6ZatXQ+ScItvv7H4cPo9N76Qvi6n36PvoZTw4b0Dr9UyLPlMPddwbx
z9Iz7Mxgf1AtzpqChfmMf/8/RPsRDZPGi0s5Ml9shKEm/7uUl9BCix3ajirqOUQQzr4Z8KPdETyI
/eLp0DBgTUOfw6InWVKcBORixURR1JznZjGEsNekxEry69AZnoE7+oYaUPY3/7Ybru4mSdxy5esS
/2rcliawjFXxhYoWRlLx4YmwfqHBNpCinmHwpUwAl410hxlmeTOI4NIB7puSgZ8XXrZROrCv7ZeZ
5D77cP+gMJ2yfdrDU2ohHClmNhPUggJEtY+WcCkZyOjaBv2oRKW6xJgOmQX6Nx0KgA409HCLbG1w
sOsIYfwNhKIHJeSSFfnJrU2NCfiGdQNKOf0o3nqdXPGih5kiGhf0d6+VAbgU5LIAImr0bQC9/qZE
MipO5snZSY5umfOI1TPm2KlAdsuQGdvcK8uKg37cc/0pgx72ga1uNPubGzlSTEobtJTDMaer8Je4
Vsm8WRyHuzu7p6kjl2ielW1Qq/iN/lCYM65LD4r7hmsohzqfrOqR7L1z+4/tO0zy0AeeSvin+UsF
18ToDYQ8pE072ZrRnMPwhjfKngOq/vQOxlK+hTl2K2Da3rABs3ULm41gn4HKr0egeZefn+ZKxyaW
l4q/yPP4ONWsbaHeLLb0ovO8uGxTap01swfwG+65ZidlOr8ZgHQQFVMh8eG0NPWMGwZGoJGRtqWc
8+lDfjebbeSG9ad44ykT3pfaFdKw9Y/tV/dQw0KiXGxRy0B4b9U0kd9JUCagV/oim5UrzgnTQed3
EMcTuT1TPj37Mk73CdgCY44yetKjIa9/d5DpCvtRm7dc5dunRGTOcXnozZdEJ44Z+hDFv8O9GJaS
+S9v4fISV9JLch/fjeroSIi5Sq6q1uRZfynbiGyIlHBQiYQsL2zQEfZTwLmNfHg2tPwGUVSDzu0Y
A4LWI3nXvgJlJK8KdAWDTi8oP5vVruvJBqClZM2sTPe9RBkb0HSCUmTnwkOoqi6F9U8ZpLEhOw68
6Sls1ip6M8U9B6AWoVv+YwEo/fWzC6I1DlGVINlpg3uz8topq8tA6IRMYqmsFDPLfKgONEtUY8O8
LKSWGZ2Zv6D2dQF3cui35xjSIBk1NBiQb1pJrFfcK6OaWGRbhwUmq6/rkCoVh5b5OWGSoceQ+LZf
cDxQmLG/ri30r8s1G4h/A2O4kbFqlvNokBBzBn3CMa25rT7gFf9+zdBV6jrrojtoDsQSvjOBbYIC
jmIBqbGyXM98xjlzuCToCG0HdFMQukvmx0mPz2BOcCrFl4fyWGd3/8hWcV9Tim6a3MPRh9ee8Snf
ue0kZp8wTQ86A5hHm891ASjJye7juum9uVyfN8q8MXo9oXk1Hkr9lyfll1VxpigBpdNcUAwX9M8A
kDgSM3btJNS2gIKFpoIwqD+8vfRPO6BY+Ae52tFJ2Kd4Q+fNOWHtwNM/WNIYDa3PHCPNMrQCMbKj
2yr1m5S7Ldjp7VEHul5bjdQwVGi7Q6AMOeB1vJ8bToTGG05GK9Ps1XgDuvDq91k5hbn//V5bMj+i
IIvzdzT5QgJhrIhb8bYDI2dkapRhtL03p1nz13kCp1IBNXagwq79M+Bm1xZz48Tz0PSBAMFZBIJ1
tp4PUaq7tI6ZGkvVX8SBV+FEvtm9QV5YDKAPulDivsdPswi53ikoA/bul7Flg4qLUB6EKqyorIwF
3NO0X8DOJKWaF1VAGdqBudOJF3A3dfxobHR6WBmuFC/OOGTn9SNOX/E1nlQsc3h2DAhnlaQF4Fvy
1kDiIheo9KAS/ZW8sRDXO+lkDDkDtG+Ic8RaW0g7k7p40Qtg6y/63MeKaOePdcWknvs5uFeg26aC
7Sa7LYEOzjSmtz7en/9pAU7h3VU2G8BXgh1MRzoE/sAE96t3JRj/gwe5TxRPrcWPzNzn3W2v+vlA
2aVGhwgztghVh1Dcx+OyBgzjJkdzkGKpgGtdVSyRk9ZqvS/7SeodLsSeXQdCNOgXMDzkLuCK+iXK
BhC3P5s0aLh2XEans1+K8S2+oYKfQDpOIC6EsrYKU+lg0lGZIF2SqiN4xP3FCO93uYp2u+C0QDmc
/tEOCNaJXJUDGW7rzRwLJMVU7XGg1/ptSBQJqYtj7oun7x5Z89JubADsmSvCQWQF26AttfHU2oLW
1jqk27CP4BP/nNFxVxSgmt/6nvDRQKBsWxe4cRwAtOOMEtpyCcu4ZFi/I2gsNQOf6eUHTtMqEI3m
znIlPoU7ytZ3oJvaHG1YheQywXFeyZGL/ChuMHAuRL4h/G0pVkBVdcBawuvR6Mxp/lt8tQwOwKqf
VZC6eMVXkip6fUbI4iGbw82A+6/vbj5edRDmTDzYtccxOC3CALi051CCBeNMG1H7+oYhQAZmLVR+
Gf9mQY6iX3NyCtDJoDBQI4ESKKC1gSULefLnIu8lzy8C9qFP5vb+oSDF5sfsHQ7HZ1m2J61Y55Nk
c2Z9aW/V+9oWL+o6md8D9SBDWuMWt58UtKHJRDcwE5nznflejURfSUWTNUcECDab8rDCQxYJWqIN
lp0uIj2YOwBdO2qE2SmGB32f1iC09puV6wEJpFwf/sj2fLZkN1GlTXmiDAjfw6u/PauQjMWgYX8P
fVB+8WhGnERDt9xkWLWklgooFE8JzVMyROqO/beOTL8eOBLEb81tqEfKTND3V3w4BTvFFUVmvv/u
7d/R8c1S260pXyZhuGi1YMBI7+Z5Ia/Di98lT4BQaBq9Bm0YFWr0Zc/NxlTyvA+nEoDByU0mOGXc
/1Wk2NqGiF8s0MC2oHVchG51DQnWKixO7buolLpLzmhhLFlxgaLccjERluY1Dmp9S42ezPoUiEKG
nprBrLDf9jlJ1fW19oXZhn5QjWTmDct8kZm6v7WSJyXM1PrUzmavMN4IroI2SJZM6n5v6RK8u3rg
O/gLJHa5lpr/E7VBn/9hM2RRkqhkP6+dTLzKs4TMNT25OoSgDN4QS+Ck0SI4HewHiy3CEh3f2q9z
Wpf2PJUkyMbXGEz8VOOk0mygcEOqNGQA9gl3opaiK71OAKUbV1dv8HrSM93WLHrEwSfZ+nSG2Tx4
3gr0deoU60HWjpgsye2QeONFwAQvLcx9tfFGhtGV3Ynu8kdHVLVGwmwxLZ/UOIDmRmQLgOLsK5RL
bILs4FJ5GVKO+vu2DUDJzlj7GpL678+GLSyiN1DsUO2X/F3bqTXFR+rgkez/+Wr6mCB5ko632Yje
9ciTgAPDm8ebAvzrQiebEmlT/m1XEtfQizS6f/SDr/r20vKpUAVXYxS/k17FHSzy2FTdihRzbzhv
4Bqaz3TooHIgFUnKJ/F/lcJCB5qWbk9IZgGqDuWSLT02oBKOXzNHTPTo1zEiBnmbRC/fCVDxg1dZ
YoJ+lCaIRVMRDsoTDIKqCrZa4XeEX7bWJETQPU04ldlMknGLMv8Z+J6uY8bPz1KblhPXYW0aud2N
1Yy2k0t5eoCTZCH3K+iwIj6LMl0mJ4CwxkAtXjG4/ZChdr3zCDwAzEPjaDNOfqXik/iIt9uKBR16
Sos3QaL0Hm/ymyNs0AEqEgvmog+JEkjl3mLG1sqgvDDGw01+JUPtK9fZw2FmWRSStSxm+eB+XAmz
MHrlHnFTctqt3WFU9l/lJ4Btmfjn0BslThneQvD8ddUK3RsW+3AlnA0DNOvBPH2SGNpHDidjNpne
e58noBeAnMzuJdbkiN9TOTe++OZ8EJnJaWR57oUG9u5Mrisc/KJwvv244RVwXrC8j+d7L+iS3K/b
3QOZHvMPVLeqYd8l06KQBJlI7TLY5mv5MMHIjoBqMhkE2pjEI/lectdGmaN6gXvqnVdUV5LPuI4e
QX+RM1MJW/PP/pHqGJF4GqkJ2B5T09xNqDRrPm/09z4PXMjVXWot4AZTE00MwF57hcEyiGOGrZMu
J/oyY2t98bUDjL20AZLvPGyJab+RuFajZJETZD1Ooa1FhqsPqQWkKN0mgg+Ql6nYlvlYHeZONfqL
/cKr258ASmfrM3V45UMjrl9jyJtwS5zCE5cSLQXYboOy5OM9iYc/BOHdhS8IJYYHfKKc+Nd0Kf7x
WyKJQOwaP83yEed1QD5sKXkWzzGRAqja2wDtU+GCn5p+c9h61p/6IpnSpAnPY3jo+u2LYEZYRoyH
n3HGICgt3UF5iarB+xXQErV1PurgLf9edoggQ7HBfSF33Tfcm84ZLSwhWD1QhsYL7djLPKCK0QxS
2sWnenNthXI86k51ZD/dw/xeOHBtaXL052d5Dz8VTDVOi/hWrLB1IHL3E7GueTwJGdTYK/z+mvET
lYZQxTZU/S9qEYh32idOtz4iLKCysIk2/Rdz3mvSFxCZFdbszYFNbTqXBTbjyR3quJaV6XNaSmN/
0kjwYo5HK+aPug4srUaviLpuNmzTNdma7H3Tsagan7yFQFZshkfQyWGSTHN47SwW2layuOjnUHUi
95XH4qGgzv6j9qSTrDTqdwvISrxyC2DTxXRU4kRiI4bC+JTB38/xJr+D+aYa9htog8BKjqNXU4zg
jDm30lneFOZ26LEzSq4Elx8YHe0mb89hkA0z8ZHtK/Sr6gviFfFBcqc7dGUzpH/9eCu+SmkbDgn1
NM26XcCe4cyNjZmji/lRaeI4b5/uSWze936xy6su3RoBqMYGOamjQii2WBNuRM99QaGUVVubpCpp
5CW5Y8RTwkZzZAau7rhmxOFYZQ4gc3vT+Q+z+wcu6ocIvxPdqc7mIHNFYoG99Imo2Dp0vd9hYTVa
YVjHM+MLcBJNx+WjEhB1Ol8SvREW4OjZ2th+haSrDIy0Ki8L7eoJMYJPsyDLI4jOt5Gjz+RGbfG7
81TjCrUvG1lk0+nchXAfcNdDW+THkIjVIFjh0lFH095d92LURTHNr9YIuJFuysPcItO0UvkhaKvO
twhSN72A0u01fybvcp60tjDlTQ0O424iiKR7C6lC7ioTEmxtESxe81R/kzD6QlYA/uCpWLQXOtvg
P7N2x7U93frnPfIXjZCACy0WenaUFT6FUOf8hrRqwsbmGt62xehAjEtVIiVIJClG5Rpb5GpOThZL
d0NkESeBRsd+FnVQ1SnG+sCVHZ28mEcm1ayfzcriEdHM75WJBkvYNftMUk7HhVBiiceA1ctXNRF1
rzHWL42TlSEsDExAvE8eVON2NKu/sK6l0U7QNE70jNO3Lj5eC0wZ30HJBztX/PBfq5Ld4VufnZox
KBIUJbvQ3KZ8E4c51khD4xgnFGmHMm/0avn+wdxuFq4A/TURo4W6AOiDL7k1jL9mHx0Ly+f4XWTp
xMITS6GjscA6E3bS2jtHKini9MN33+EJaPArIjmgQ4WzXD8g2F2cg1PRKkfUIeCbB0DDI2EM27Uh
jfN+MaGEyeG1C9BO2Mgadd4EH2iRBMiRNLwKddIIvELiYQGGwbk2eZ7q0L8avtgd3gKKM2utkkY+
r6jkRalo5zvMGKLXVS0/MPXQNfsYqKqvd6jF9+6tVLm1E27O+TzK3cj3zezzSSUmWzXTgsmgcSr3
J5NAXESjSndrFQ529bN2YfOqshe72YSlyl+UfgwTF9NyAPpcbBVrd/u37rFhkf311ZXw4YRAnVxt
KUjw2BYxUuUWWPm5UrgkwQYKkqlK7WfTYBi5ZrtBMv8fqP7bS3RikOnRU4acesnKCT3zbxcY77Cr
3JU88Mitbpb3JNDWLNcbd3XTskLZEj4UzJsvxqPw8nPTonAbTtS0E3usXiP2dlu2JcTcezG5InAI
7fPyjbVnH7kb4duP0CejH6X+p7OMMtju4E33eHHzjpYd7S70+sjIhMSHqmV2ugNwqLCKIZ6nC7PB
+wjT2rAXRrBDdoXqCSEt/QHAB2YZ0zaz1f0WOdQ9P2C9siV7VNiw7QcZZY6Tn9jEfi3u5O5IqbYE
dCGbfqrV6gJ1wg2pnrngpqCRlrm2cXW+vFSwXAAi9XyPr1cen6Pk+9v6V/n2YnZEiF/BKKkG2O0F
olzw0YNrSomF0nZVGg/hJeUtkNBtiUvVqlAndRSKu7SWflCjXDLys3kdcYQSGh1Om4kb2sHcuyv5
XNuJqiovy5Tcd0uWga4PlQiSsQh8OEcOMmsYQERA69/ivICxQc/hvkxSFDpwoicYOiCVMBGGKBlS
OJZodyS9L7RCAZGED+YS/L4AwPbj0vcgLMDEeXaHGDfIo4KtMENpy5QrJ6agJoycK4mZvCJla4/x
CmfkyExa3R/CbH14zgzLK2YF+LMyBzMlf2TYdwrC/3/RDgxeuGi7x82QogUTKioYqQ+gaEV9BT8w
oEGTgNr0wzfigJYICxtbH6jW8ZTTB0ap4IUwyGFQ7KeCvNpI/hrTqgkToeV9eWO6vvQpFXyK5xq4
Z9YtnTF9n0wWQ+lbpDG8ilMP8UtRAamKp3BIC4s1zqtZOwgilL/mBUyKN2U8WOa8s36AB1HrCict
mmKuTp/ZYTm0hcg+SCUtwsV4ATALn9Z87paPatBfQbo3n88/dkH8CKlLX8TVuznyBWdHofctvuyV
4RU9rc1eOGyVkIzuUEq2Xn1kGEqIyH7rbMT2iwPaqbODgyCGzxTpiKs17A7qCmw563x6NSa4mNYQ
9r55rf6y0iRp50P/+uBYQ6lXwkhjgWweZgRtTj8u5R77/fEfnONR3TVXIj19JsQ9K7szd6Ckm+Wi
AatWhATpwwIHwg5T1B0ZpA633CbSYU5BQszCklN1ks/AJnSQukEbOlOMLIKBjwcnxZsz4e4uAHBy
lCkhlqVqD+bS0eCYG+mpkhnDbU40CukJnJnvcY35dnngzSw+kmdDXzkz2XFXK1sLeIVZNTOBPBUL
/Oqvmx8E5WR0PMlgtjinB6necoZYOBctYLDPiMwsw52wV3wcBCtGRunevEjLDN5okBom0luRepy7
50m996FS6b2sUlmpKGlFQq2QoFkjDGdCoOoMVxaIpNhao3sePKY+MV6F9dE/ovw8Ejurfh+lRTGC
kdZCr/UQ1dm3nSuhrh+ML/UHfwUMKxTxrt2+f10otZ8d1tLXgBGVfkK15J6Fl2gr/Gx1OFzGg+Xx
ZHlETpSYsVyE0MgARtxkkdug/KRoNwX4qW66zKrXelmWzunOK554S2usF9Bn40UFU3MC9vzbcv0o
2g5EflsSnRrAdHIMxqAZdKH5DKeId/w7ekFNa1PtaYJJ2h1FwpND2e1irJ+KK2YG1Tzsveew8FT6
WL4YyI9rm0qXJrbReSRPOkO1RzZSz6/y2YOSdGBYZnzeGMfRBGFWEdzR6gg1dtLz/CfK92spGdlx
t5DxvUk2OCSiXFxmavB+3/FgsFdVCK/cJRzakJpV8ap88mOncfc5ywbmPT9S+5Jz4/NJ5TvBzSgV
l/0lRpm3HWvSpjiEGs4UnWLv8OrJ/bKX/O/7/reNj9NUdQodVoyXbf2ZdNMZkMPLKKG9TJt4r1cU
sELwRhfjhoi2tjHmh48dBdS5zfMBVC4ZQC/qzUTSgWtUnj+e/1nr0g7wGp9ZNFE6YYfx9wT6N2+H
2ey9UMPfTNGX+fmQH+0Oppeal9seRG48qz2rPlssDR+4PX+znZFzXHPKPx4hiF33SOLyBESSFs8w
L0UT4yOHti4R9IX2f2FShXUbijqNMn5jXSD2gxNoa0CWKrelfIUMffNrH5fKJGLvzWU+xDpBnBm/
AlFhmhG4U7PkeGdAtZj6giXkqFcpYHPgjKj1x561z2glFi+RdpHIe2xn9UNJ5VgbCZjlqlMo5fjm
1x7q1QTKUa8PhdWzVBHXuJFLNIrtCLm74/V7mZ+b94Q8OOKTpr3tnRiPV7fQIK+8pEKA9+ziq633
YZhyy+uyQ8JGAIih1H9c5H05qh42ZLRtjTppBh3uUipcQSoMK5gWKuxXQ49bC1CN2zqSjPC6vyPY
mf69HvZpj3KrtXu66XVNCuczQojj/RGa0sofyzSwdh6uE0g4a41e/fNjoAtVeMyu2pqO8JBNUKmo
rlSdrjOk8noPV6RvBIw303H4LQ7S71lG5D1VHXFGmA5SNfkGndLCzHL+fKKfC/kECrgUd9cwSQ4V
TE45jOs9Gft49KWWYb1HrlMxgPGJQLCmONX0DM2R/esMvjo6Dp+J/Rxlgyl9YkYeGM8wSmUd6yD+
UpO9Nu0hXh6J++nm0eq0ZXsjyjOUtmXJELHKwZ1+OwjtzLOnIESIzCUgvLRvZDGQ89eG5Vs59ukA
2woOy0tVeaDkHXh2RlctPy4OhsRz/FYs3MPIfhys5YoGrH3iAwH0e4O7Eou0O7E4X2Ncezbe33EG
+Ea9Ng7UrRweLPBd/3yt7RGg6N7tceqyYGCMfjMJcHjXdCeG9wJnXHLslUby+YADJB7l67G+SrF4
QoZrBgxRdeCB/aVmc8sXvYU9K0FhHn7gwDuqqtM2EpZl6OnmQVRCyUFCwF65qQTyCBZNjRIVpn+I
w4xXi/4TfyWL5C92BZSsUf5NnMw89Z4xAKfXiuj2UI2mG7dQKzSgufyUfYYxrmmnJ/chLlm/0Sg7
aZVR+E/WIpr4z5ga8QPeRGAdWZI6lhhafSt8KAW2waEv58Wi7bYKEQZvDRkTqfqxZI3F8iJLoktX
euUaQiJxEKw+YzA2zoBb4QKEKuixbxaOmlcyhYOM7xw6TEmJnUxQ+3BPn4ZWQNLL3Y5PERlPvWwg
QL1TzDeXo4DvjwwJGwroJnWT98sZXZl0cwE0bn/mD+7Cui9N0MCXezaBhr8NRmV7vYO4w3ucI0iq
+juQQJKekUkbFuqq4dT/xLy2GwJijK+n4qrO8/SAE/QzkUwS96ZjNZPEAiszkOb2B5qz2+nVni5P
GplgFxEvWLBlPkNrInf2BHKDiq4+rR42AkmGBQ02EgpAhqNiYDN9iaZK0rLmZikIroOn9A3ikUQA
pxW7rBqlsnzCdom4t0Mq8YGD47fLL8Wwr4khE4S4ETyaWZEkrwTNF0joRkv3fDRvvpdQ6uDW7y4v
jvxBoRKMOXa7twJxMszs7ncZNJ7//xWzucNk1gu4TPYdpQ5dDXSioYjdagDDYrNvSY0tfMxOauep
P4oE3icNk98oC6YsxLqZCK7/QhZNCBXOpytcMdzuilHZa+eLJcIhHUUzd6ykf8lCYpfxY82TRQwE
mJq+J8U+Vt8hhaEYPIv3X3b2uIa9ijNTgItJDVYO4tIRM+qImcB8xMw61EBSJPqAoBUnyVYx2UtE
wmMcwgd1lrL3RpqVLvSECmB/xlditzeTVVYm6ypsqVeHSNSrSyZgc2bjnm8EONkB2/PffssPvJxJ
i+koy50waePpq9+lhwcehRsEY1yEV3GqedCAt/l9rRkCWtN8N2SvbG3tWXcgSNQeu55YtK15hs5k
R9nr4XxHaZXgHv6ybY83k14k2PxrVFmdV/5t0zjVRn16kxo0+tbtW5wtxdBf+nCqzNyjBG0hubGh
L+LxlFN6IrmneScmsvaQ+0BO36oqEf1TBtxsi0My+Fp/Z0z08ZmVgBXX31HaX5r6j2kmGQxkuT8G
gahUaRwCgCLrLOSWsXu1HfRQ16ryQtBfB8igvuig5rng5FDvDunmr9761B4pN+M3WkKsqZqM/8pe
9DddbpH9D+jmfn4i2PnD35bHGsOlLSJOxIhMG+yPPnZOnYDO7JkLrpU3rQSrepCek9/aacCOeLTa
vzxjBEDZSyER1RwwJNiTKhGGyTmaFULj4qWIflgmO2yXX5iLFOGwfRxAD9NySsCdezw/GpzZ7hXi
f/XCHC1XndecBmvzc7aLkYboxJTZygq9wjZQ9ZtXpYimiochOYXqMagOjkRtuIrwshEYD7rpg/W0
92EH4QbmgX7Aqwih4OvNIVqKe0KzdlsRhNprc8c6XR5DT3OIyTVqe2o+nxQjJN1axZSlwewd9iws
a+bts005xVS1hrGLdQRyk2FxnuPJGEW0B8/9Gz+xPTNCsCjMFb8ygY3+hEDRsqPrzl/MDM4QAssh
bxqKVOhGgJPqWKVQISKjS4MUz/yxCEXqULtzabOOq6kkFHIY9WhuysRFUngm0DjBaW8xny54FgC9
StX9gv7JLoEHqmpOfWS8uoQ+cPqpFBPdyeuVKOS7/Hdho81meUQ8yLmgx4q40OWK0borJ/ZLOmOi
aeNWr1AhEChnEPhU7bTCuTYBMuvIYnoXFk1CjeprZ6qethIq1b5pX4txTI539O4WEKvrzzWPVXbA
tV0Mtq9n4wnMBHjPsgnot6BMlaY=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
