Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e83cf517d0c94abd89d8366de2c3de90 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot system_tb_func_impl xil_defaultlib.system_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'resetn' is not connected on this instance [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/risc-v-main/hdl/system_tb.v:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_ctl_reg
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_stat_reg
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_stat_reg__p...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_ctl_reg__pa...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_ctl_reg__pa...
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_clk_x_pntrs_7
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.dbg_hub_rd_fwft
Compiling module xil_defaultlib.dbg_hub_rd_status_flags_as_17
Compiling module xil_defaultlib.dbg_hub_rd_handshaking_flags__pa...
Compiling module xil_defaultlib.dbg_hub_rd_bin_cntr_18
Compiling module xil_defaultlib.dbg_hub_rd_logic__parameterized0
Compiling module xil_defaultlib.dbg_hub_wr_status_flags_as_14
Compiling module xil_defaultlib.dbg_hub_wr_handshaking_flags_15
Compiling module xil_defaultlib.dbg_hub_wr_bin_cntr_16
Compiling module xil_defaultlib.dbg_hub_wr_logic__parameterized0
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.dbg_hub_dmem_13
Compiling module xil_defaultlib.dbg_hub_memory__parameterized0
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_9
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_10
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_11
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_12
Compiling module xil_defaultlib.dbg_hub_reset_blk_ramfifo_8
Compiling module xil_defaultlib.dbg_hub_fifo_generator_ramfifo__...
Compiling module xil_defaultlib.dbg_hub_fifo_generator_top__para...
Compiling module xil_defaultlib.dbg_hub_fifo_generator_v13_1_4_s...
Compiling module xil_defaultlib.dbg_hub_fifo_generator_v13_1_4__...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_rdfifo
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_rdreg
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_clk_x_pntrs
Compiling module xil_defaultlib.dbg_hub_rd_status_flags_as
Compiling module xil_defaultlib.dbg_hub_rd_handshaking_flags
Compiling module xil_defaultlib.dbg_hub_rd_bin_cntr
Compiling module xil_defaultlib.dbg_hub_rd_logic
Compiling module xil_defaultlib.dbg_hub_wr_status_flags_as
Compiling module xil_defaultlib.dbg_hub_wr_handshaking_flags
Compiling module xil_defaultlib.dbg_hub_wr_bin_cntr
Compiling module xil_defaultlib.dbg_hub_wr_logic
Compiling module xil_defaultlib.dbg_hub_dmem
Compiling module xil_defaultlib.dbg_hub_memory
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_1
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_2
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_3
Compiling module xil_defaultlib.dbg_hub_reset_blk_ramfifo
Compiling module xil_defaultlib.dbg_hub_fifo_generator_ramfifo
Compiling module xil_defaultlib.dbg_hub_fifo_generator_top
Compiling module xil_defaultlib.dbg_hub_fifo_generator_v13_1_4_s...
Compiling module xil_defaultlib.dbg_hub_fifo_generator_v13_1_4
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_wrfifo
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_wrreg
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_ctl_reg__pa...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_stat_reg__p...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_if_static_s...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_if
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_addr_ctl
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_burst_wdlen...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_ctl_flg...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_ctl_flg
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_ctl_cnt
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_ctl
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_mstr2sl...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_icon2xsdb
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_cmd_decode
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_stat
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_sync
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_icon
Compiling module unisims_ver.BSCANE2
Compiling module xil_defaultlib.dbg_hub_ltlib_v1_0_0_bscan
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bscan_switc...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_xsdbm_id
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_xsdbm
Compiling module xil_defaultlib.dbg_hub
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_v8_4_4
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.SRLC16E_default
Compiling module unisims_ver.CFGLUT5_default
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.ila_0
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000010...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101001100...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100111100...
Compiling module xil_defaultlib.picorv32_pcpi_div
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.picorv32_pcpi_fast_mul
Compiling module xil_defaultlib.picorv32
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.system_tb
Built simulation snapshot system_tb_func_impl
