
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000188                       # Number of seconds simulated
sim_ticks                                   188197500                       # Number of ticks simulated
final_tick                                  188197500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 266328                       # Simulator instruction rate (inst/s)
host_op_rate                                   268402                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               11297814                       # Simulator tick rate (ticks/s)
host_mem_usage                                 686116                       # Number of bytes of host memory used
host_seconds                                    16.66                       # Real time elapsed on the host
sim_insts                                     4436443                       # Number of instructions simulated
sim_ops                                       4471003                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          35200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         116032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             155328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        35200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37312                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2427                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         187037554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         616543790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           4420888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           1360273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           4080819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           1700341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           1020205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           1360273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data           1700341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst            680137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data           1700341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst            680137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data           1360273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst            340068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data           1360273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             825345714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    187037554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      4420888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      4080819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      1020205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst       680137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst       680137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst       340068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        198259807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        187037554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        616543790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          4420888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          1360273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          4080819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          1700341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          1020205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          1360273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data          1700341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst           680137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data          1700341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst           680137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data          1360273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst           340068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data          1360273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            825345714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2427                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2427                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 155328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  155328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           31                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     188158000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2427                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    473.600000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   265.539008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   421.539565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           99     30.46%     30.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           56     17.23%     47.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25      7.69%     55.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      3.08%     58.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      3.38%     61.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      2.46%     64.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.54%     65.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.85%     67.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          105     32.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          325                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     18126500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                63632750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12135000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7468.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26218.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       825.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    825.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2098                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      77526.99                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1731240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   944625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                10327200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             12205440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             59608035                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             60004500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              144821040                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            773.807845                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     99262250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       6240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      81664750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   725760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   396000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8431800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             12205440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             61180380                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             58611000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              141550380                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            756.428045                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     96679500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       6240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      84224250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  55956                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            53277                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1721                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               52739                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  48975                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.862967                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    993                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  68                       # Number of system calls
system.cpu0.numCycles                          376396                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             96014                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        673373                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      55956                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             49968                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       234053                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   3597                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                    82106                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  714                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            331871                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.128652                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.305145                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  226699     68.31%     68.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    3345      1.01%     69.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    5718      1.72%     71.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    1074      0.32%     71.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    6038      1.82%     73.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    1004      0.30%     73.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    5088      1.53%     75.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   34505     10.40%     85.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   48400     14.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              331871                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.148663                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.789001                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   86909                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               144879                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    91421                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 7209                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1453                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1196                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  355                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                697657                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1349                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1453                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   90864                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   3898                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         10288                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    94574                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               130794                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                690332                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   11                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  1228                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  5556                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                121637                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             866597                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              3425731                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         1127817                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               832043                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   34554                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               146                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           147                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    42086                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              142808                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              48219                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             1626                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             547                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    682878                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                292                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   674867                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued               95                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          21903                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        56953                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            96                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       331871                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.033522                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.523094                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             146557     44.16%     44.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              41673     12.56%     56.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              26076      7.86%     64.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              38764     11.68%     76.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              30482      9.18%     85.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               8957      2.70%     88.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               6135      1.85%     89.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               4589      1.38%     91.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              28638      8.63%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         331871                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    565      3.11%      3.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 17129     94.41%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   233      1.28%     98.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  216      1.19%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               378654     56.11%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              106818     15.83%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              142107     21.06%     92.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              47285      7.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                674867                       # Type of FU issued
system.cpu0.iq.rate                          1.792971                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      18143                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.026884                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           1699781                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           705121                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       670193                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 62                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                692976                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     34                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             128                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         5416                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1635                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          179                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          113                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1453                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2772                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  766                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             683177                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              264                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               142808                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               48219                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               138                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    36                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  719                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            81                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           847                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          668                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1515                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               672988                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               141362                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1879                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                      188437                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   51127                       # Number of branches executed
system.cpu0.iew.exec_stores                     47075                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.787979                       # Inst execution rate
system.cpu0.iew.wb_sent                        670691                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       670221                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   510371                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   819013                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.780627                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.623154                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          21923                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            196                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1376                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       328549                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.012689                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.859647                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       166782     50.76%     50.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        54948     16.72%     67.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        16615      5.06%     72.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         2719      0.83%     73.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        10671      3.25%     76.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        26096      7.94%     84.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         6163      1.88%     86.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         1650      0.50%     86.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        42905     13.06%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       328549                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              632043                       # Number of instructions committed
system.cpu0.commit.committedOps                661267                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        183976                       # Number of memory references committed
system.cpu0.commit.loads                       137392                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                     49769                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   612111                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 341                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          370738     56.06%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         106550     16.11%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.18% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         137392     20.78%     92.96% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         46584      7.04%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           661267                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                42905                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      968482                       # The number of ROB reads
system.cpu0.rob.rob_writes                    1369722                       # The number of ROB writes
system.cpu0.timesIdled                            445                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          44525                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     632043                       # Number of Instructions Simulated
system.cpu0.committedOps                       661267                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.595523                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.595523                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.679197                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.679197                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 1080317                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 558847                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  2436101                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  283779                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 191503                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements             3042                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          796.083164                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             139905                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4064                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            34.425443                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         70649250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   796.083164                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.777425                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.777425                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          965                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           378720                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          378720                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       134059                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         134059                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         5668                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          5668                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           49                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       139727                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          139727                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       139732                       # number of overall hits
system.cpu0.dcache.overall_hits::total         139732                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         6717                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6717                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        40763                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        40763                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        47480                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         47480                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        47481                       # number of overall misses
system.cpu0.dcache.overall_misses::total        47481                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     79556190                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     79556190                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   2077850309                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2077850309                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       193000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       193000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        21500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        21500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2157406499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2157406499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2157406499                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2157406499                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       140776                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       140776                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        46431                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        46431                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       187207                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       187207                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       187213                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       187213                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.047714                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.047714                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.877926                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.877926                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.253623                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.253623                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.253620                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.253620                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 11844.006253                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11844.006253                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50973.930010                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50973.930010                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        38600                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        38600                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  7166.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7166.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 45438.216070                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45438.216070                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 45437.259093                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45437.259093                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          889                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2657                       # number of writebacks
system.cpu0.dcache.writebacks::total             2657                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         5641                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5641                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        37733                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        37733                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        43374                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        43374                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        43374                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        43374                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         1076                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1076                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         3030                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3030                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         4106                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4106                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         4107                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4107                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     22426279                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     22426279                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    143277966                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    143277966                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        17000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        17000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    165704245                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    165704245                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    165780495                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    165780495                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.007643                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007643                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.065258                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065258                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.021933                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.021933                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.021938                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.021938                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 20842.266729                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20842.266729                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 47286.457426                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47286.457426                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        36900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        36900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  5666.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5666.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 40356.611057                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40356.611057                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 40365.350621                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40365.350621                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              259                       # number of replacements
system.cpu0.icache.tags.tagsinuse          323.111106                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              81221                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              654                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           124.191131                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   323.111106                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.631076                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.631076                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           164866                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          164866                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        81221                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          81221                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        81221                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           81221                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        81221                       # number of overall hits
system.cpu0.icache.overall_hits::total          81221                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          885                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          885                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          885                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           885                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          885                       # number of overall misses
system.cpu0.icache.overall_misses::total          885                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     57538732                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     57538732                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     57538732                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     57538732                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     57538732                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     57538732                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        82106                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        82106                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        82106                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        82106                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        82106                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        82106                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.010779                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010779                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.010779                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010779                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.010779                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010779                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 65015.516384                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65015.516384                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 65015.516384                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65015.516384                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 65015.516384                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65015.516384                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          229                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          229                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          229                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          229                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          229                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          229                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          656                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          656                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          656                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          656                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          656                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          656                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     44405768                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     44405768                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     44405768                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     44405768                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     44405768                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     44405768                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.007990                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007990                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.007990                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007990                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.007990                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007990                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 67691.719512                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67691.719512                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 67691.719512                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67691.719512                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 67691.719512                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67691.719512                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  46186                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            45969                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              636                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               41180                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  39903                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.898980                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                     85                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          150386                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             69304                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        560626                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      46186                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             39988                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        77722                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   1301                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                    68106                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   66                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            147684                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.804833                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.774190                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   72172     48.87%     48.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     667      0.45%     49.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      99      0.07%     49.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     108      0.07%     49.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     632      0.43%     49.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     114      0.08%     49.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     111      0.08%     50.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   33288     22.54%     72.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   40493     27.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              147684                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.307116                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.727914                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   68183                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 3805                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    73589                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 1484                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   622                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                  92                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                560876                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  103                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   622                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   69317                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    653                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           834                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    73893                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 2364                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                556349                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  1221                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   680                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands             763085                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              2741353                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          910349                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               749405                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   13665                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                16                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            18                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     6936                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              141751                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               2020                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             1182                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              37                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    551986                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 42                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   553716                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               38                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           6179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        19953                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            13                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       147684                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.749330                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.654223                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               5689      3.85%      3.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              31899     21.60%     25.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              19600     13.27%     38.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              30762     20.83%     59.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              16233     10.99%     70.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               2928      1.98%     72.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               3547      2.40%     74.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               6731      4.56%     79.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              30295     20.51%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         147684                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   4355     21.99%     21.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 14576     73.62%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   848      4.28%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   21      0.11%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               308693     55.75%     55.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               98308     17.75%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              144901     26.17%     99.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1814      0.33%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                553716                       # Type of FU issued
system.cpu1.iq.rate                          3.681965                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      19800                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.035758                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           1274954                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           558219                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       547719                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                573516                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              12                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         2556                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          266                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         3385                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   622                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    292                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                   26                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             552031                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               38                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               141751                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                2020                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                16                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    26                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           531                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 612                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               552710                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               144306                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1006                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                      146114                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   45197                       # Number of branches executed
system.cpu1.iew.exec_stores                      1808                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.675276                       # Inst execution rate
system.cpu1.iew.wb_sent                        547761                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       547719                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   449875                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   624310                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      3.642088                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.720596                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           6117                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              608                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       146848                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.717102                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.073184                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        10027      6.83%      6.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        60905     41.47%     48.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         4059      2.76%     51.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1688      1.15%     52.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          720      0.49%     52.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        27636     18.82%     71.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         1056      0.72%     72.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         1690      1.15%     73.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        39067     26.60%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       146848                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              545079                       # Number of instructions committed
system.cpu1.commit.committedOps                545849                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        140949                       # Number of memory references committed
system.cpu1.commit.loads                       139195                       # Number of loads committed
system.cpu1.commit.membars                         15                       # Number of memory barriers committed
system.cpu1.commit.branches                     45074                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   500822                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  31                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          306593     56.17%     56.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          98307     18.01%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         139195     25.50%     99.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1754      0.32%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           545849                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                39067                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      659669                       # The number of ROB reads
system.cpu1.rob.rob_writes                    1104841                       # The number of ROB writes
system.cpu1.timesIdled                             32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      226009                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     545079                       # Number of Instructions Simulated
system.cpu1.committedOps                       545849                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.275898                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.275898                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              3.624533                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        3.624533                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  902775                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 482761                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  2076216                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  268839                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 147551                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    35                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             1414                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          212.740356                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             137331                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2013                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            68.222057                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   212.740356                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.207754                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.207754                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          599                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          581                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.584961                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           287342                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          287342                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       136606                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         136606                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          722                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           722                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data       137328                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          137328                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       137330                       # number of overall hits
system.cpu1.dcache.overall_hits::total         137330                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         4277                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         4277                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         1021                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1021                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            8                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         5298                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5298                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         5302                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5302                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     29070617                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     29070617                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     15321498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     15321498                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        61500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        61500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     44392115                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     44392115                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     44392115                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     44392115                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       140883                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       140883                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         1743                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1743                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       142626                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       142626                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       142632                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       142632                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.030359                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030359                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.585772                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.585772                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.037146                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037146                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.037173                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.037173                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  6796.964461                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  6796.964461                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 15006.364349                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15006.364349                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  7687.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  7687.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  8379.032654                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  8379.032654                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  8372.711241                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  8372.711241                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1491                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          296                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              403                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     3.699752                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          296                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          552                       # number of writebacks
system.cpu1.dcache.writebacks::total              552                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         2739                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2739                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          513                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          513                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         3252                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3252                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         3252                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3252                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         1538                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1538                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          508                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          508                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            8                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         2046                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2046                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         2049                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2049                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      8326070                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      8326070                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      6372751                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      6372751                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        49500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        49500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     14698821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     14698821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     14724321                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     14724321                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.010917                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010917                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.291452                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.291452                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.014345                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014345                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.014366                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014366                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  5413.569571                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  5413.569571                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 12544.785433                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12544.785433                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         8500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         8500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  6187.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6187.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  7184.174487                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  7184.174487                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  7186.101025                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  7186.101025                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           17.381947                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              68031                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1308.288462                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    17.381947                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.033949                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.033949                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           136264                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          136264                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        68031                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          68031                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        68031                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           68031                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        68031                       # number of overall hits
system.cpu1.icache.overall_hits::total          68031                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           75                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           75                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           75                       # number of overall misses
system.cpu1.icache.overall_misses::total           75                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4608683                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4608683                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4608683                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4608683                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4608683                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4608683                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        68106                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        68106                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        68106                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        68106                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        68106                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        68106                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.001101                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001101                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.001101                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001101                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.001101                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001101                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 61449.106667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61449.106667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 61449.106667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61449.106667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 61449.106667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61449.106667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           23                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           23                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           23                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2865532                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2865532                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2865532                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2865532                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2865532                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2865532                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000764                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000764                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000764                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000764                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000764                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000764                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 55106.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55106.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 55106.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55106.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 55106.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55106.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  47165                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            46875                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              631                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               41604                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  40369                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            97.031535                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    107                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                          149836                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles             69346                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        563998                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      47165                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             40476                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        77566                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   1289                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                    68135                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   70                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            147564                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.832208                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.775038                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   71541     48.48%     48.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     799      0.54%     49.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      54      0.04%     49.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     100      0.07%     49.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     574      0.39%     49.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     100      0.07%     49.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                      94      0.06%     49.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   33487     22.69%     72.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   40815     27.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              147564                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.314777                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       3.764102                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   68993                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 2385                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    74601                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  968                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   616                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 127                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                564532                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  105                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   616                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   69987                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    321                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles           895                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    74556                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 1188                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                560096                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                   661                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   125                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands             769954                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              2759413                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          915256                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps               756087                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   13852                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                26                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            27                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     4392                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              142209                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               2095                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             1133                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              21                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    555844                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 44                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   555215                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued               47                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           6457                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        19599                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            13                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       147564                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.762537                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.656213                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               5405      3.66%      3.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              31888     21.61%     25.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              17933     12.15%     37.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              34600     23.45%     60.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              14384      9.75%     70.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5               2554      1.73%     72.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               2802      1.90%     74.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               7441      5.04%     79.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              30557     20.71%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         147564                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   5607     25.46%     25.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                 16139     73.27%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   252      1.14%     99.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   28      0.13%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               312025     56.20%     56.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               98308     17.71%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.91% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              142965     25.75%     99.65% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               1917      0.35%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                555215                       # Type of FU issued
system.cpu2.iq.rate                          3.705485                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      22026                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.039671                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           1280067                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           562356                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       551678                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                577241                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              12                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         2558                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          335                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          929                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   616                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    244                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    1                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             555891                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               23                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               142209                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                2095                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                19                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           536                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 608                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               554218                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               142362                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              997                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                      144243                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   46156                       # Number of branches executed
system.cpu2.iew.exec_stores                      1881                       # Number of stores executed
system.cpu2.iew.exec_rate                    3.698831                       # Inst execution rate
system.cpu2.iew.wb_sent                        551725                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       551678                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   454414                       # num instructions producing a value
system.cpu2.iew.wb_consumers                   631250                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      3.681879                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.719864                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           6386                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              603                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       146704                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     3.745167                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     3.065299                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         8742      5.96%      5.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        61730     42.08%     48.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         3915      2.67%     50.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1639      1.12%     51.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          620      0.42%     52.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27960     19.06%     71.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         1229      0.84%     72.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         1652      1.13%     73.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        39217     26.73%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       146704                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              548652                       # Number of instructions committed
system.cpu2.commit.committedOps                549431                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        141411                       # Number of memory references committed
system.cpu2.commit.loads                       139651                       # Number of loads committed
system.cpu2.commit.membars                         16                       # Number of memory barriers committed
system.cpu2.commit.branches                     45966                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   503513                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  32                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          309713     56.37%     56.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          98307     17.89%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         139651     25.42%     99.68% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          1760      0.32%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           549431                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                39217                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      663226                       # The number of ROB reads
system.cpu2.rob.rob_writes                    1112568                       # The number of ROB writes
system.cpu2.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2272                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      226559                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                     548652                       # Number of Instructions Simulated
system.cpu2.committedOps                       549431                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.273098                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.273098                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              3.661683                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        3.661683                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  905181                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 484396                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  2082276                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  274308                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                 148162                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    39                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements             1403                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          213.904751                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             138085                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2006                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            68.835992                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   213.904751                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.208891                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.208891                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          603                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          584                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.588867                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           288374                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          288374                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       137365                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         137365                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          714                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           714                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            2                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data       138079                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          138079                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       138081                       # number of overall hits
system.cpu2.dcache.overall_hits::total         138081                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         4022                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         4022                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         1034                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         1034                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            8                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data         5056                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          5056                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         5060                       # number of overall misses
system.cpu2.dcache.overall_misses::total         5060                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     21361658                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     21361658                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     15411248                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     15411248                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        41500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        41500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     36772906                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     36772906                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     36772906                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     36772906                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       141387                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       141387                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         1748                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         1748                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       143135                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       143135                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       143141                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       143141                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.028447                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.028447                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.591533                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.591533                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.035323                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.035323                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.035350                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.035350                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data  5311.202884                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  5311.202884                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 14904.495164                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 14904.495164                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  5187.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  5187.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  2666.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  2666.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data  7273.122231                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7273.122231                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data  7267.372727                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7267.372727                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          445                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          104                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               98                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     4.540816                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          104                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          517                       # number of writebacks
system.cpu2.dcache.writebacks::total              517                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         2482                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         2482                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data          521                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          521                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         3003                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3003                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         3003                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3003                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         1540                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         1540                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          513                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          513                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            8                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         2053                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         2053                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         2056                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         2056                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      5735055                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      5735055                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      6431001                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      6431001                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        29500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        29500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     12166056                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     12166056                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     12182556                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     12182556                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.010892                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010892                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.293478                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.293478                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.014343                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.014343                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.014363                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.014363                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  3724.061688                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  3724.061688                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 12536.064327                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12536.064327                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         5500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  3687.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3687.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data  5925.989284                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  5925.989284                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data  5925.367704                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  5925.367704                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           17.766216                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              68058                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1284.113208                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    17.766216                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.034700                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.034700                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           136323                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          136323                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        68058                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          68058                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        68058                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           68058                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        68058                       # number of overall hits
system.cpu2.icache.overall_hits::total          68058                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           77                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           77                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            77                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           77                       # number of overall misses
system.cpu2.icache.overall_misses::total           77                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      4252440                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4252440                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      4252440                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4252440                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      4252440                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4252440                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        68135                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        68135                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        68135                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        68135                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        68135                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        68135                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.001130                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001130                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.001130                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001130                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.001130                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001130                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 55226.493506                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55226.493506                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 55226.493506                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55226.493506                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 55226.493506                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55226.493506                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           24                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           24                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           24                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2537039                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2537039                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2537039                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2537039                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2537039                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2537039                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000778                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000778                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000778                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000778                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000778                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000778                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 47868.660377                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47868.660377                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 47868.660377                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47868.660377                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 47868.660377                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47868.660377                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  47049                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            46739                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              643                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               41498                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  40285                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            97.076968                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    109                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                          149204                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles             69149                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                        563778                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      47049                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             40394                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        77914                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   1313                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                    68179                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   77                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            147727                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.827296                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.774224                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   71674     48.52%     48.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     807      0.55%     49.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      69      0.05%     49.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     113      0.08%     49.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     602      0.41%     49.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     108      0.07%     49.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     102      0.07%     49.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   33465     22.65%     72.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   40787     27.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              147727                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.315333                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       3.778572                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                   68577                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 2975                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    74386                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 1162                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   626                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 140                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                564346                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  123                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   626                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                   69621                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    482                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles           897                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    74479                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 1621                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                559830                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                   824                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   352                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands             769087                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              2758105                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          914888                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps               755079                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   13993                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                28                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            30                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     5336                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              142207                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               2182                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             1152                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              30                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    555523                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 42                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   555163                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued               47                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           6678                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        20307                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            14                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       147727                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        3.758033                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.651706                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               5526      3.74%      3.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              32100     21.73%     25.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              15731     10.65%     36.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              38529     26.08%     62.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              12358      8.37%     70.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5               2682      1.82%     72.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               2888      1.95%     74.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               7460      5.05%     79.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              30453     20.61%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         147727                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   5605     22.99%     22.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                 18388     75.41%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     98.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   363      1.49%     99.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   27      0.11%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               311576     56.12%     56.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               98308     17.71%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              143307     25.81%     99.64% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               1972      0.36%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                555163                       # Type of FU issued
system.cpu3.iq.rate                          3.720832                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      24383                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.043920                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           1282483                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           562254                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       551246                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                579546                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              15                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         2625                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          425                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         1323                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   626                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    281                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    5                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             555568                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               142207                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                2182                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                17                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           535                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 616                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               554205                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               142719                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              958                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                      144650                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   46020                       # Number of branches executed
system.cpu3.iew.exec_stores                      1931                       # Number of stores executed
system.cpu3.iew.exec_rate                    3.714411                       # Inst execution rate
system.cpu3.iew.wb_sent                        551298                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       551246                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   456155                       # num instructions producing a value
system.cpu3.iew.wb_consumers                   632820                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      3.694579                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.720829                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           6614                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              613                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       146829                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     3.738274                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     3.076283                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         9568      6.52%      6.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        61210     41.69%     48.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         3874      2.64%     50.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1621      1.10%     51.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          570      0.39%     52.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        27672     18.85%     71.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         1189      0.81%     71.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         1708      1.16%     73.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        39417     26.85%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       146829                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              548108                       # Number of instructions committed
system.cpu3.commit.committedOps                548887                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                        141339                       # Number of memory references committed
system.cpu3.commit.loads                       139582                       # Number of loads committed
system.cpu3.commit.membars                         16                       # Number of memory barriers committed
system.cpu3.commit.branches                     45831                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   503104                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  32                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          309241     56.34%     56.34% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          98307     17.91%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         139582     25.43%     99.68% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          1757      0.32%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           548887                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                39417                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                      662835                       # The number of ROB reads
system.cpu3.rob.rob_writes                    1111975                       # The number of ROB writes
system.cpu3.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      227191                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                     548108                       # Number of Instructions Simulated
system.cpu3.committedOps                       548887                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.272216                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.272216                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              3.673548                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        3.673548                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  905012                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 484300                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  2082054                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  273375                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                 148152                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    27                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements             1397                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          214.161846                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             137745                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             1999                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            68.906953                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   214.161846                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.209142                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.209142                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          602                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          584                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           288272                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          288272                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       137033                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         137033                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          710                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           710                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            2                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data       137743                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          137743                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       137745                       # number of overall hits
system.cpu3.dcache.overall_hits::total         137745                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         4311                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         4311                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         1038                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1038                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            4                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            5                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            5                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         5349                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          5349                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         5353                       # number of overall misses
system.cpu3.dcache.overall_misses::total         5353                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     26761134                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     26761134                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     16105748                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     16105748                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        20500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        20500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        41501                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        41501                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        10500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        10500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     42866882                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     42866882                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     42866882                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     42866882                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       141344                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       141344                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         1748                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         1748                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       143092                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       143092                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       143098                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       143098                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.030500                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.030500                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.593822                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.593822                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.037382                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.037382                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.037408                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.037408                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data  6207.639527                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  6207.639527                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 15516.134875                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 15516.134875                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         4100                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         4100                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  8300.200000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8300.200000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data  8013.999252                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  8013.999252                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data  8008.010835                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8008.010835                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          623                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          198                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              140                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     4.450000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          198                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          552                       # number of writebacks
system.cpu3.dcache.writebacks::total              552                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         2783                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         2783                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data          523                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          523                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         3306                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3306                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         3306                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3306                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         1528                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1528                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data          515                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          515                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            5                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         2043                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         2043                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         2046                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         2046                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      6392058                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      6392058                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data      6606251                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      6606251                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        36999                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        36999                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data         7500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         7500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data     12998309                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     12998309                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data     13014809                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     13014809                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.010811                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010811                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.294622                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.294622                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.014278                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.014278                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.014298                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.014298                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  4183.284031                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  4183.284031                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 12827.671845                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 12827.671845                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         5500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         2600                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2600                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  7399.800000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7399.800000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  6362.363681                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  6362.363681                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  6361.099218                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  6361.099218                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           18.179483                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              68099                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               57                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1194.719298                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    18.179483                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.035507                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.035507                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           136415                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          136415                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        68099                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          68099                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        68099                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           68099                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        68099                       # number of overall hits
system.cpu3.icache.overall_hits::total          68099                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           80                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           80                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           80                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            80                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           80                       # number of overall misses
system.cpu3.icache.overall_misses::total           80                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      3501174                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3501174                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      3501174                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3501174                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      3501174                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3501174                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        68179                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        68179                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        68179                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        68179                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        68179                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        68179                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.001173                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001173                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.001173                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001173                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.001173                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001173                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 43764.675000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43764.675000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 43764.675000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43764.675000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 43764.675000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43764.675000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           23                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           23                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           23                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           57                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           57                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           57                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      2070797                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2070797                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      2070797                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2070797                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      2070797                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2070797                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000836                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000836                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000836                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000836                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000836                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000836                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 36329.771930                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 36329.771930                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 36329.771930                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 36329.771930                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 36329.771930                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 36329.771930                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                  46415                       # Number of BP lookups
system.cpu4.branchPred.condPredicted            46192                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              642                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups               41128                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                  40007                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            97.274363                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                     94                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                          148671                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles             69048                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                        561722                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                      46415                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches             40101                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                        77862                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                   1311                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                    68159                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   71                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples            147573                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             3.815610                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            3.774833                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                   71924     48.74%     48.74% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                     694      0.47%     49.21% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                      74      0.05%     49.26% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                      91      0.06%     49.32% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                     614      0.42%     49.74% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                     114      0.08%     49.81% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                      97      0.07%     49.88% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                   33362     22.61%     72.49% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                   40603     27.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total              147573                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.312199                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       3.778289                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                   68165                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 3572                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                    73815                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                 1394                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   626                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                  97                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                561967                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  114                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   626                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                   69294                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                    613                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles           759                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                    74043                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                 2237                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                557450                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents                  1070                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                   680                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.RenamedOperands             764860                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups              2746736                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups          911905                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps               750781                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                   14064                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                13                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            14                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                     6658                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads              141886                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores               2059                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads             1151                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores              24                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                    553046                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 33                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                   553797                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued               50                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           6526                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined        20742                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples       147573                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        3.752699                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       2.643845                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               5423      3.67%      3.67% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1              32336     21.91%     25.59% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2              14102      9.56%     35.14% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3              41368     28.03%     63.17% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4              10965      7.43%     70.61% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::5               2792      1.89%     72.50% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::6               3165      2.14%     74.64% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::7               7033      4.77%     79.41% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::8              30389     20.59%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total         147573                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                   4690     18.70%     18.70% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                 19774     78.83%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     97.52% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                   601      2.40%     99.92% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                   20      0.08%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu               309455     55.88%     55.88% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult               98308     17.75%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.63% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead              144197     26.04%     99.67% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite               1837      0.33%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                553797                       # Type of FU issued
system.cpu4.iq.rate                          3.724983                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                      25085                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.045296                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads           1280302                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes           559617                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses       548751                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                578882                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads              12                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads         2608                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          322                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked         2547                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   626                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                    276                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    1                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts             553082                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts               17                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts               141886                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                2059                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                12                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect           533                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 620                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts               552906                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts               143598                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              891                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                      145417                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                   45406                       # Number of branches executed
system.cpu4.iew.exec_stores                      1819                       # Number of stores executed
system.cpu4.iew.exec_rate                    3.718990                       # Inst execution rate
system.cpu4.iew.wb_sent                        548832                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                       548751                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                   455820                       # num instructions producing a value
system.cpu4.iew.wb_consumers                   630768                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      3.691043                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.722643                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           6463                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             24                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              613                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples       146687                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     3.725981                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     3.080289                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0        10005      6.82%      6.82% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1        61003     41.59%     48.41% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2         3870      2.64%     51.05% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3         1672      1.14%     52.19% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4          436      0.30%     52.48% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5        27468     18.73%     71.21% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6         1210      0.82%     72.03% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7         1734      1.18%     73.22% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8        39289     26.78%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total       146687                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts              545803                       # Number of instructions committed
system.cpu4.commit.committedOps                546553                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                        141015                       # Number of memory references committed
system.cpu4.commit.loads                       139278                       # Number of loads committed
system.cpu4.commit.membars                         15                       # Number of memory barriers committed
system.cpu4.commit.branches                     45258                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                   501338                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  29                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu          307231     56.21%     56.21% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          98307     17.99%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.20% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead         139278     25.48%     99.68% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite          1737      0.32%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total           546553                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                39289                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                      660349                       # The number of ROB reads
system.cpu4.rob.rob_writes                    1106992                       # The number of ROB writes
system.cpu4.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1098                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                      227724                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                     545803                       # Number of Instructions Simulated
system.cpu4.committedOps                       546553                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.272389                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.272389                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              3.671214                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        3.671214                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                  903118                       # number of integer regfile reads
system.cpu4.int_regfile_writes                 483311                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                  2077293                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                  270084                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                 147732                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements             1385                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          212.876135                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             137422                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             1986                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            69.195368                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   212.876135                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.207887                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.207887                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          601                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          582                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.586914                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           287545                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          287545                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data       136726                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         136726                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          694                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           694                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::cpu4.data       137420                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          137420                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data       137422                       # number of overall hits
system.cpu4.dcache.overall_hits::total         137422                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         4289                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         4289                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         1036                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         1036                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            4                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            5                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data         5325                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          5325                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data         5329                       # number of overall misses
system.cpu4.dcache.overall_misses::total         5329                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data     29312370                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     29312370                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data     15946500                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     15946500                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        20500                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        20500                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        12000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data     45258870                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     45258870                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data     45258870                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     45258870                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data       141015                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       141015                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data         1730                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total         1730                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data       142745                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       142745                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data       142751                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       142751                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.030415                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.030415                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.598844                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.598844                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.037304                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.037304                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.037331                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.037331                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data  6834.313360                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total  6834.313360                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 15392.374517                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 15392.374517                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data         4100                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total         4100                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data         4000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data  8499.318310                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total  8499.318310                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data  8492.938638                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  8492.938638                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs         1141                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          337                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs              295                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     3.867797                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          337                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          560                       # number of writebacks
system.cpu4.dcache.writebacks::total              560                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data         2783                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         2783                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data          522                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          522                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data         3305                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         3305                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data         3305                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         3305                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data         1506                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         1506                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data          514                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          514                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            3                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            5                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data         2020                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         2020                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data         2023                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         2023                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      7572561                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      7572561                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data      6536000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      6536000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data     14108561                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     14108561                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data     14125061                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     14125061                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.010680                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.010680                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.297110                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.297110                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.014151                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.014151                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.014172                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.014172                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data  5028.260956                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  5028.260956                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 12715.953307                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 12715.953307                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         5500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data         2600                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2600                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data         2500                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data  6984.436139                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  6984.436139                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data  6982.234800                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total  6982.234800                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse           17.306722                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs              68087                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1335.039216                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    17.306722                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.033802                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.033802                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           136369                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          136369                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst        68087                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total          68087                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst        68087                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total           68087                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst        68087                       # number of overall hits
system.cpu4.icache.overall_hits::total          68087                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           72                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           72                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           72                       # number of overall misses
system.cpu4.icache.overall_misses::total           72                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      2050186                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2050186                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      2050186                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2050186                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      2050186                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2050186                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst        68159                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total        68159                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst        68159                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total        68159                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst        68159                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total        68159                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.001056                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.001056                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.001056                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.001056                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.001056                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.001056                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 28474.805556                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 28474.805556                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 28474.805556                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 28474.805556                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 28474.805556                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 28474.805556                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           21                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           21                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           21                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           51                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           51                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           51                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      1351283                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      1351283                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      1351283                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      1351283                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      1351283                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      1351283                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000748                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000748                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000748                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000748                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000748                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000748                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 26495.745098                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 26495.745098                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 26495.745098                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 26495.745098                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 26495.745098                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 26495.745098                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                  45103                       # Number of BP lookups
system.cpu5.branchPred.condPredicted            44860                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              636                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups               40172                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                  39338                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            97.923927                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                     70                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                          148137                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles             69161                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                        556518                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                      45103                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches             39408                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                        77209                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                   1299                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                    68164                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   65                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples            147027                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             3.794419                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            3.772778                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                   72051     49.01%     49.01% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                     619      0.42%     49.43% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                      96      0.07%     49.49% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                     118      0.08%     49.57% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                     651      0.44%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                     121      0.08%     50.10% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                     117      0.08%     50.18% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                   33226     22.60%     72.78% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                   40028     27.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total              147027                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.304468                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       3.756779                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                   67304                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 4550                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                    72678                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                 1873                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   621                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                  94                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                556737                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  104                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   621                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                   68540                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                    399                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles           991                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                    73276                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                 3199                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                552182                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents                  1473                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                  1181                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.RenamedOperands             754889                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups              2721114                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups          904718                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps               740977                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                   13897                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                16                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            17                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                     8837                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads              141199                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores               2029                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads             1168                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              22                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                    547699                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 39                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                   549561                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued               35                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           6405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined        20602                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved            12                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples       147027                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        3.737824                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       2.629499                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               5453      3.71%      3.71% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1              32503     22.11%     25.82% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2              12333      8.39%     34.20% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3              43832     29.81%     64.02% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4               9816      6.68%     70.69% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::5               3097      2.11%     72.80% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::6               3669      2.50%     75.29% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::7               6459      4.39%     79.69% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::8              29865     20.31%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total         147027                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                   3605     14.02%     14.02% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                 21197     82.45%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                   889      3.46%     99.93% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                   18      0.07%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu               304822     55.47%     55.47% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult               98308     17.89%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.35% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead              144617     26.32%     99.67% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite               1814      0.33%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                549561                       # Type of FU issued
system.cpu5.iq.rate                          3.709816                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                      25709                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.046781                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads           1271893                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes           554154                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses       543502                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                575270                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads              14                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads         2573                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          285                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked         3656                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   621                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                    247                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                   10                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts             547741                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts               70                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts               141199                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                2029                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                15                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    6                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect           532                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 612                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts               548782                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts               144058                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              779                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                      145863                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                   44066                       # Number of branches executed
system.cpu5.iew.exec_stores                      1805                       # Number of stores executed
system.cpu5.iew.exec_rate                    3.704557                       # Inst execution rate
system.cpu5.iew.wb_sent                        543597                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                       543502                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                   453143                       # num instructions producing a value
system.cpu5.iew.wb_consumers                   624434                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      3.668915                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.725686                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           6343                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              608                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples       146163                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     3.703625                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     3.094053                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0        11428      7.82%      7.82% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1        59824     40.93%     48.75% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2         3797      2.60%     51.35% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3         1654      1.13%     52.48% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4          510      0.35%     52.83% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5        26887     18.40%     71.22% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6         1126      0.77%     71.99% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7         1774      1.21%     73.21% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8        39163     26.79%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total       146163                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts              540579                       # Number of instructions committed
system.cpu5.commit.committedOps                541333                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                        140370                       # Number of memory references committed
system.cpu5.commit.loads                       138626                       # Number of loads committed
system.cpu5.commit.membars                         15                       # Number of memory barriers committed
system.cpu5.commit.branches                     43948                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                   497428                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  29                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu          302656     55.91%     55.91% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult          98307     18.16%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.07% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead         138626     25.61%     99.68% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite          1744      0.32%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total           541333                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                39163                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                      654598                       # The number of ROB reads
system.cpu5.rob.rob_writes                    1096289                       # The number of ROB writes
system.cpu5.timesIdled                             29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           1110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                      228258                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                     540579                       # Number of Instructions Simulated
system.cpu5.committedOps                       541333                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.274034                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.274034                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              3.649183                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        3.649183                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                  897259                       # number of integer regfile reads
system.cpu5.int_regfile_writes                 481388                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                  2062974                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                  262148                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                 147049                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    26                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements             1381                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          212.815917                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             136141                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             1984                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            68.619456                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   212.815917                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.207828                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.207828                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          603                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          580                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.588867                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           286246                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          286246                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data       135441                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         135441                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          696                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           696                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data            1                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu5.dcache.demand_hits::cpu5.data       136137                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          136137                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data       136139                       # number of overall hits
system.cpu5.dcache.overall_hits::total         136139                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         4921                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         4921                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         1039                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         1039                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            4                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            6                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data         5960                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          5960                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data         5964                       # number of overall misses
system.cpu5.dcache.overall_misses::total         5964                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data     36311399                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     36311399                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data     15641250                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     15641250                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        50499                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        50499                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        12000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data     51952649                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     51952649                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data     51952649                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     51952649                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data       140362                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       140362                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data         1735                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total         1735                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data       142097                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       142097                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data       142103                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       142103                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.035059                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.035059                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.598847                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.598847                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.041943                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.041943                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.041970                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.041970                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data  7378.865881                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total  7378.865881                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 15054.138595                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 15054.138595                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data  8416.500000                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  8416.500000                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data         4000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data  8716.887416                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total  8716.887416                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data  8711.041080                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total  8711.041080                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs         1595                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs              433                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     3.683603                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          630                       # number of writebacks
system.cpu5.dcache.writebacks::total              630                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data         3424                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         3424                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data          523                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          523                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data         3947                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         3947                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data         3947                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         3947                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data         1497                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1497                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data          516                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          516                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            3                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            6                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data         2013                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         2013                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data         2016                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         2016                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      9181055                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      9181055                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data      6447250                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      6447250                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        40501                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        40501                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data     15628305                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     15628305                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data     15644805                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     15644805                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.010665                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.010665                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.297406                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.297406                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.014166                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.014166                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.014187                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.014187                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data  6132.969272                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  6132.969272                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 12494.670543                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 12494.670543                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         5500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data  6750.166667                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6750.166667                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         2500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data  7763.688525                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total  7763.688525                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data  7760.319940                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total  7760.319940                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse           17.757615                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs              68092                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               58                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs                 1174                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    17.757615                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.034683                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.034683                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           136386                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          136386                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst        68092                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total          68092                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst        68092                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total           68092                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst        68092                       # number of overall hits
system.cpu5.icache.overall_hits::total          68092                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           72                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           72                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           72                       # number of overall misses
system.cpu5.icache.overall_misses::total           72                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      1836209                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      1836209                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      1836209                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      1836209                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      1836209                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      1836209                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst        68164                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total        68164                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst        68164                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total        68164                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst        68164                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total        68164                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.001056                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.001056                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.001056                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.001056                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.001056                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.001056                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 25502.902778                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 25502.902778                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 25502.902778                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 25502.902778                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 25502.902778                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 25502.902778                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           14                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           14                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           58                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           58                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           58                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      1470781                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      1470781                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      1470781                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      1470781                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      1470781                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      1470781                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000851                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000851                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000851                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000851                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000851                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000851                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 25358.293103                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 25358.293103                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 25358.293103                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 25358.293103                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 25358.293103                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 25358.293103                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                  44736                       # Number of BP lookups
system.cpu6.branchPred.condPredicted            44493                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              638                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups               39496                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                  39138                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            99.093579                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                     71                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                          147452                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles             68955                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                        554921                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                      44736                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches             39209                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                        76671                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                   1301                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                    68104                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   64                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples            146284                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             3.802931                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            3.773057                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                   71550     48.91%     48.91% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                     604      0.41%     49.32% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                      92      0.06%     49.39% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                     101      0.07%     49.46% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                     631      0.43%     49.89% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                     103      0.07%     49.96% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                     113      0.08%     50.04% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                   33220     22.71%     72.74% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                   39870     27.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total              146284                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.303394                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       3.763401                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                   68187                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 3111                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                    73028                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                 1335                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   622                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                  98                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                555262                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                   99                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   622                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                   69266                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                    370                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles           682                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                    73244                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                 2099                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                550693                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents                  1140                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                   567                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.RenamedOperands             752147                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups              2713819                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups          902641                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps               738160                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                   13972                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                11                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            11                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                     5989                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads              141041                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores               2043                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads             1176                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              40                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                    546187                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 29                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                   547905                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued               47                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           6397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined        20546                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples       146284                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        3.745488                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       2.629845                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               5073      3.47%      3.47% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1              32512     22.23%     25.69% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2               8619      5.89%     31.59% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3              51873     35.46%     67.05% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4               5800      3.96%     71.01% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::5               2735      1.87%     72.88% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::6               2787      1.91%     74.79% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::7               6141      4.20%     78.98% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::8              30744     21.02%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total         146284                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                   3465     11.93%     11.93% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                 24722     85.11%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     97.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                   839      2.89%     99.93% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                   21      0.07%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu               303514     55.40%     55.40% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult               98308     17.94%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.34% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead              144261     26.33%     99.67% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite               1822      0.33%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                547905                       # Type of FU issued
system.cpu6.iq.rate                          3.715819                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                      29047                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.053015                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads           1271188                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes           552624                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses       542011                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                576952                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads              18                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads         2605                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          307                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked         3454                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   622                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                    242                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    9                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts             546219                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts               38                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts               141041                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                2043                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                 9                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    5                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect           533                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 618                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts               547092                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts               143660                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              813                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                      145463                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                   43705                       # Number of branches executed
system.cpu6.iew.exec_stores                      1803                       # Number of stores executed
system.cpu6.iew.exec_rate                    3.710306                       # Inst execution rate
system.cpu6.iew.wb_sent                        542066                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                       542011                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                   455828                       # num instructions producing a value
system.cpu6.iew.wb_consumers                   625578                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      3.675847                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.728651                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           6326                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              610                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples       145424                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     3.712035                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     3.064681                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0         9085      6.25%      6.25% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1        61612     42.37%     48.61% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2         3787      2.60%     51.22% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3         1660      1.14%     52.36% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4          292      0.20%     52.56% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5        27808     19.12%     71.68% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6         1256      0.86%     72.55% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7         1483      1.02%     73.57% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8        38441     26.43%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total       145424                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts              539069                       # Number of instructions committed
system.cpu6.commit.committedOps                539819                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                        140172                       # Number of memory references committed
system.cpu6.commit.loads                       138436                       # Number of loads committed
system.cpu6.commit.membars                         15                       # Number of memory barriers committed
system.cpu6.commit.branches                     43575                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                   496287                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  29                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu          301340     55.82%     55.82% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult          98307     18.21%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.03% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead         138436     25.64%     99.68% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite          1736      0.32%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total           539819                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                38441                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                      653063                       # The number of ROB reads
system.cpu6.rob.rob_writes                    1093233                       # The number of ROB writes
system.cpu6.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           1168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                      228943                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                     539069                       # Number of Instructions Simulated
system.cpu6.committedOps                       539819                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.273531                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.273531                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              3.655895                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        3.655895                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                  894912                       # number of integer regfile reads
system.cpu6.int_regfile_writes                 480785                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                  2057172                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                  259902                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                 146791                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements             1367                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          212.632122                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             136998                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             1969                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            69.577450                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   212.632122                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.207649                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.207649                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          602                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          583                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           285817                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          285817                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data       136302                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         136302                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          694                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           694                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::cpu6.data       136996                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          136996                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data       136998                       # number of overall hits
system.cpu6.dcache.overall_hits::total         136998                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data         3861                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         3861                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         1036                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         1036                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            4                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            3                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data         4897                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          4897                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data         4901                       # number of overall misses
system.cpu6.dcache.overall_misses::total         4901                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data     24147419                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     24147419                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data     15944250                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     15944250                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        12000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        13000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data     40091669                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     40091669                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data     40091669                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     40091669                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data       140163                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       140163                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data         1730                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total         1730                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data       141893                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       141893                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data       141899                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       141899                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.027546                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.027546                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.598844                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.598844                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.034512                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.034512                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.034539                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.034539                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data  6254.187775                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  6254.187775                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 15390.202703                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 15390.202703                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data         4000                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data  4333.333333                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  4333.333333                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data  8186.985706                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total  8186.985706                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data  8180.303816                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total  8180.303816                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs         1456                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets          100                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs              388                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     3.752577                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          100                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          520                       # number of writebacks
system.cpu6.dcache.writebacks::total              520                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data         2373                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         2373                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data          522                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          522                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data         2895                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2895                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data         2895                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2895                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data         1488                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1488                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data          514                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          514                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            3                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            3                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data         2002                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         2002                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data         2005                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         2005                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      7601546                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      7601546                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data      6585500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      6585500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data     14187046                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     14187046                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data     14203546                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     14203546                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.010616                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.010616                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.297110                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.297110                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.014109                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.014109                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.014130                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.014130                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data  5108.565860                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  5108.565860                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 12812.256809                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 12812.256809                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         5500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data  7086.436563                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  7086.436563                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data  7084.062843                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  7084.062843                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse           17.652386                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs              68037                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          1237.036364                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    17.652386                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.034477                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.034477                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           136263                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          136263                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst        68037                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total          68037                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst        68037                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total           68037                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst        68037                       # number of overall hits
system.cpu6.icache.overall_hits::total          68037                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           67                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           67                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           67                       # number of overall misses
system.cpu6.icache.overall_misses::total           67                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      1633451                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      1633451                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      1633451                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      1633451                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      1633451                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      1633451                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst        68104                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total        68104                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst        68104                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total        68104                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst        68104                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total        68104                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000984                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000984                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000984                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000984                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000984                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000984                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 24379.865672                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 24379.865672                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 24379.865672                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 24379.865672                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 24379.865672                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 24379.865672                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           55                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           55                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      1357042                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      1357042                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      1357042                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      1357042                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      1357042                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      1357042                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000808                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000808                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000808                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000808                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000808                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000808                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 24673.490909                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 24673.490909                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 24673.490909                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 24673.490909                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 24673.490909                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 24673.490909                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                  44200                       # Number of BP lookups
system.cpu7.branchPred.condPredicted            43938                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              637                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups               39141                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                  38855                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            99.269308                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    109                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                          147062                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles             68976                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                        552078                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                      44200                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches             38964                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                        76570                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                   1301                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                    68101                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   59                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples            146204                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             3.785601                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            3.771628                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                   71783     49.10%     49.10% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                     631      0.43%     49.53% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                     133      0.09%     49.62% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                      92      0.06%     49.68% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                     602      0.41%     50.10% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                     116      0.08%     50.17% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                     127      0.09%     50.26% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                   33213     22.72%     72.98% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                   39507     27.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total              146204                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.300554                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       3.754049                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                   68363                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 3147                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                    72853                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                 1221                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   619                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 107                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                552509                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  113                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   619                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                   69425                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                    312                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles           949                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                    73002                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                 1896                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                548141                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                  1054                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                   472                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.RenamedOperands             747931                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups              2701326                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups          898961                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps               734476                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                   13440                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                15                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            15                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                     5355                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads              140732                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores               1987                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads             1112                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              24                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                    543892                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 36                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                   545511                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued               12                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           6064                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined        19337                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples       146204                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        3.731163                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       2.625759                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               4859      3.32%      3.32% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1              33505     22.92%     26.24% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2               5545      3.79%     30.03% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3              57301     39.19%     69.23% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4               2970      2.03%     71.26% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::5               2574      1.76%     73.02% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::6               2697      1.84%     74.86% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::7               5943      4.06%     78.93% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::8              30810     21.07%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total         146204                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                   3312     10.45%     10.45% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                 27593     87.09%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     97.54% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                   759      2.40%     99.94% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                   20      0.06%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu               301713     55.31%     55.31% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult               98308     18.02%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.33% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead              143691     26.34%     99.67% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite               1799      0.33%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                545511                       # Type of FU issued
system.cpu7.iq.rate                          3.709395                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                      31684                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.058081                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads           1268922                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes           550003                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses       539826                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                577195                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads              14                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads         2543                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          244                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked         3077                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   619                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                    203                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                   13                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts             543931                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts               10                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts               140732                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                1987                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                13                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    9                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect           533                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 614                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts               544611                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts               143117                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              900                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                      144901                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                   43182                       # Number of branches executed
system.cpu7.iew.exec_stores                      1784                       # Number of stores executed
system.cpu7.iew.exec_rate                    3.703275                       # Inst execution rate
system.cpu7.iew.wb_sent                        539899                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                       539826                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                   456849                       # num instructions producing a value
system.cpu7.iew.wb_consumers                   625143                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      3.670738                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.730791                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           5994                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              606                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples       145388                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     3.699508                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     3.060630                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0         9021      6.20%      6.20% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1        62214     42.79%     49.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2         3546      2.44%     51.44% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3         1152      0.79%     52.23% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4          415      0.29%     52.51% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5        28492     19.60%     72.11% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6          995      0.68%     72.79% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7         1412      0.97%     73.77% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8        38141     26.23%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total       145388                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts              537110                       # Number of instructions committed
system.cpu7.commit.committedOps                537864                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                        139932                       # Number of memory references committed
system.cpu7.commit.loads                       138189                       # Number of loads committed
system.cpu7.commit.membars                         15                       # Number of memory barriers committed
system.cpu7.commit.branches                     43081                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                   494826                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  29                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu          299625     55.71%     55.71% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult          98307     18.28%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.98% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead         138189     25.69%     99.68% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite          1743      0.32%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total           537864                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                38141                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                      651027                       # The number of ROB reads
system.cpu7.rob.rob_writes                    1088613                       # The number of ROB writes
system.cpu7.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                            858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                      229333                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                     537110                       # Number of Instructions Simulated
system.cpu7.committedOps                       537864                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.273802                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.273802                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              3.652269                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        3.652269                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                  891702                       # number of integer regfile reads
system.cpu7.int_regfile_writes                 479920                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                  2049051                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                  256869                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                 149893                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements             1376                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          214.186717                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             136807                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             1982                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            69.024723                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   214.186717                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.209167                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.209167                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          606                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          584                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.591797                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses           285528                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses          285528                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data       136106                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         136106                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          699                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           699                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            1                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data       136805                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          136805                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data       136807                       # number of overall hits
system.cpu7.dcache.overall_hits::total         136807                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data         3898                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         3898                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         1036                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         1036                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            4                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            5                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data         4934                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          4934                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data         4938                       # number of overall misses
system.cpu7.dcache.overall_misses::total         4938                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data     22669924                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     22669924                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data     14897250                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     14897250                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        20000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        20000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        12000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data     37567174                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     37567174                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data     37567174                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     37567174                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data       140004                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       140004                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data         1735                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         1735                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data       141739                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       141739                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data       141745                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       141745                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.027842                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.027842                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.597118                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.597118                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.034810                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.034810                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.034837                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.034837                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data  5815.783479                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total  5815.783479                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 14379.584942                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 14379.584942                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data         4000                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data         4000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data  7613.938792                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total  7613.938792                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data  7607.771162                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total  7607.771162                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs         1346                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs              359                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     3.749304                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          521                       # number of writebacks
system.cpu7.dcache.writebacks::total              521                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data         2399                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         2399                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data          521                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          521                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data         2920                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         2920                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data         2920                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         2920                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data         1499                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         1499                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data          515                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          515                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            3                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            5                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data         2014                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         2014                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data         2017                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         2017                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      7474038                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      7474038                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data      6256750                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      6256750                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        12500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        12500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data     13730788                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     13730788                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data     13747288                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     13747288                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.010707                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010707                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.296830                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.296830                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.014209                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.014209                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.014230                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.014230                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data  4986.016011                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  4986.016011                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 12149.029126                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 12149.029126                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         5500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data         2500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data  6817.670308                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total  6817.670308                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data  6815.710461                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total  6815.710461                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse           16.841078                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              68038                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1308.423077                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    16.841078                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.032893                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.032893                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           136254                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          136254                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst        68038                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          68038                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst        68038                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           68038                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst        68038                       # number of overall hits
system.cpu7.icache.overall_hits::total          68038                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           63                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           63                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           63                       # number of overall misses
system.cpu7.icache.overall_misses::total           63                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      1465226                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      1465226                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      1465226                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      1465226                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      1465226                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      1465226                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst        68101                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        68101                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst        68101                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        68101                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst        68101                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        68101                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000925                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000925                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000925                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000925                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000925                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000925                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 23257.555556                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 23257.555556                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 23257.555556                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 23257.555556                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 23257.555556                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 23257.555556                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           52                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           52                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           52                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      1046769                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      1046769                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      1046769                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      1046769                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      1046769                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      1046769                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000764                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000764                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000764                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000764                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000764                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000764                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 20130.173077                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 20130.173077                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 20130.173077                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 20130.173077                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 20130.173077                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 20130.173077                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   969.191787                       # Cycle average of tags in use
system.l2.tags.total_refs                        6536                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1538                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.249675                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      419.730052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       435.752411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       102.566246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         5.137170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         3.972886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.393164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.430447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst         0.033454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data         0.016770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst         0.770911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         0.388277                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.012809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.013298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.003130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.029577                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1538                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          765                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          637                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.046936                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    133913                       # Number of tag accesses
system.l2.tags.data_accesses                   133913                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                 100                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                 899                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  24                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  76                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                  35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                  75                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                  40                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                  89                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                  47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data                 164                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                  45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data                  35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                  46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data                  42                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    1781                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6509                       # number of Writeback hits
system.l2.Writeback_hits::total                  6509                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              1309                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data               501                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data               506                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data               508                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data               507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data               508                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data               507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data               507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4853                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                  100                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 2208                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   24                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                  577                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                  541                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   36                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                  583                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                   40                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                  596                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                   47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                  672                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                   45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                  542                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                   46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                  549                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6634                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                 100                       # number of overall hits
system.l2.overall_hits::cpu0.data                2208                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  24                       # number of overall hits
system.l2.overall_hits::cpu1.data                 577                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  28                       # number of overall hits
system.l2.overall_hits::cpu2.data                 541                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  36                       # number of overall hits
system.l2.overall_hits::cpu3.data                 583                       # number of overall hits
system.l2.overall_hits::cpu4.inst                  40                       # number of overall hits
system.l2.overall_hits::cpu4.data                 596                       # number of overall hits
system.l2.overall_hits::cpu5.inst                  47                       # number of overall hits
system.l2.overall_hits::cpu5.data                 672                       # number of overall hits
system.l2.overall_hits::cpu6.inst                  45                       # number of overall hits
system.l2.overall_hits::cpu6.data                 542                       # number of overall hits
system.l2.overall_hits::cpu7.inst                  46                       # number of overall hits
system.l2.overall_hits::cpu7.data                 549                       # number of overall hits
system.l2.overall_hits::total                    6634                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               556                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               141                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                28                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                25                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                 6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   823                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data             30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 30                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1688                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data               5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1717                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                556                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1829                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 28                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2540                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               556                       # number of overall misses
system.l2.overall_misses::cpu0.data              1829                       # number of overall misses
system.l2.overall_misses::cpu1.inst                28                       # number of overall misses
system.l2.overall_misses::cpu1.data                 8                       # number of overall misses
system.l2.overall_misses::cpu2.inst                25                       # number of overall misses
system.l2.overall_misses::cpu2.data                 6                       # number of overall misses
system.l2.overall_misses::cpu3.inst                21                       # number of overall misses
system.l2.overall_misses::cpu3.data                 7                       # number of overall misses
system.l2.overall_misses::cpu4.inst                11                       # number of overall misses
system.l2.overall_misses::cpu4.data                 6                       # number of overall misses
system.l2.overall_misses::cpu5.inst                11                       # number of overall misses
system.l2.overall_misses::cpu5.data                 5                       # number of overall misses
system.l2.overall_misses::cpu6.inst                10                       # number of overall misses
system.l2.overall_misses::cpu6.data                 6                       # number of overall misses
system.l2.overall_misses::cpu7.inst                 6                       # number of overall misses
system.l2.overall_misses::cpu7.data                 5                       # number of overall misses
system.l2.overall_misses::total                  2540                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     42686250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     11875500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2537500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       258500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      2166500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       155000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1608750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       177500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst       858750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data        22500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst       894750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data        82500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst       803500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data        98000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst       498750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data        16000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        64740250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data       373488                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       373488                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    125317000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       509750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       554000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       634750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data       638500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data       541250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data       624000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data       347750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     129167000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     42686250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    137192500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2537500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       768250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      2166500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       709000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1608750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       812250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst       858750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data       661000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst       894750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data       623750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst       803500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data       722000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst       498750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data       363750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        193907250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     42686250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    137192500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2537500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       768250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      2166500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       709000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1608750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       812250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst       858750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data       661000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst       894750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data       623750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst       803500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data       722000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst       498750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data       363750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       193907250                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             656                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data            1040                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              80                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              78                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst              51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data              90                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst              58                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data             165                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data              37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data              43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                2604                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6509                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6509                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               38                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          2997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           510                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data           512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data           511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data           511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6570                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              656                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             4037                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data              585                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data              547                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data              590                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst               51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data              602                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst               58                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data              677                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data              548                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data              554                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9174                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             656                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            4037                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data             585                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data             547                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data             590                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst              51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data             602                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst              58                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data             677                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data             548                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data             554                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9174                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.847561                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.135577                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.538462                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.050000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.471698                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.054054                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.368421                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.038462                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.215686                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.011111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.189655                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.006061                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.181818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.054054                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.115385                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.023256                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.316052                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.789474                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.789474                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.563230                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.007921                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.007843                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.007812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.009766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.007812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.007828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.007828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.261339                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.847561                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.453059                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.538462                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.013675                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.471698                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.010969                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.368421                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.011864                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.215686                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.009967                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.189655                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.007386                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.181818                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.010949                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.115385                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.009025                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.276869                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.847561                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.453059                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.538462                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.013675                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.471698                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.010969                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.368421                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.011864                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.215686                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.009967                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.189655                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.007386                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.181818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.010949                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.115385                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.009025                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.276869                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 76773.830935                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 84223.404255                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst        90625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        64625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst        86660                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data        77500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 76607.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 59166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 78068.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data        22500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 81340.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data        82500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst        80350                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data        49000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst        83125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data        16000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 78663.730255                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 12449.600000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12449.600000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 74239.928910                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 127437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data       138500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 158687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data       127700                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 135312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data       156000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 86937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75228.305183                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 76773.830935                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 75009.568070                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst        90625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 96031.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst        86660                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 118166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 76607.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 116035.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 78068.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 110166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 81340.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data       124750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst        80350                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 120333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst        83125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data        72750                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76341.437008                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 76773.830935                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 75009.568070                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst        90625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 96031.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst        86660                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 118166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 76607.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 116035.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 78068.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 110166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 81340.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data       124750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst        80350                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 120333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst        83125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data        72750                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76341.437008                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              123                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       1                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          123                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst              8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                112                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 112                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                112                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          551                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          125                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              711                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            30                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1688                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1717                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2428                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2428                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     35533250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      9186000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst       951000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       984250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data        68000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       200500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.inst       131000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.data        70000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.inst       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     47293250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       537028                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       537028                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    104261500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       458750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       503000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       583250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data       575000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data       492250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data       574000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data       297250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    107745000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     35533250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    113447500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst       951000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       458750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       984250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       571000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       200500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       583250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data       575000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst       131000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data       562250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data       574000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data       297250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    155038250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     35533250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    113447500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst       951000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       458750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       984250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       571000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       200500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       583250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data       575000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst       131000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data       562250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data       574000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data       297250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    155038250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.839939                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.120192                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.250000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.226415                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.027027                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.052632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.inst     0.034483                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.data     0.006061                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.inst     0.036364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.019231                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.273041                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.789474                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.789474                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.563230                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.007921                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.007843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.007812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.009766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.007812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.007828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.007828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.261339                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.839939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.449096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.006838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.226415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.009141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.052632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.006780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.008306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.034483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.007386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.036364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.007299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.019231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.007220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.264661                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.839939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.449096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.006838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.226415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.009141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.052632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.006780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.008306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.034483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.007386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.036364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.007299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.019231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.007220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.264661                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 64488.656987                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data        73488                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 73153.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 82020.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        68000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 66833.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.inst        65500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.data        70000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.inst        56500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 66516.526020                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17900.933333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17900.933333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 61766.291469                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 114687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data       125750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 145812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data       115000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 123062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data       143500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 74312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62751.892836                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 64488.656987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 62574.462217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 73153.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 114687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 82020.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data       114200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 66833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 145812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data       115000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst        65500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data       112450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst        56500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data       143500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 74312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63854.303954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 64488.656987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 62574.462217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 73153.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 114687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 82020.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data       114200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 66833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 145812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data       115000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst        65500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data       112450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst        56500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data       143500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 74312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63854.303954                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 710                       # Transaction distribution
system.membus.trans_dist::ReadResp                709                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               48                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             22                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              31                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1718                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1717                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       155264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  155264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               41                       # Total snoops (count)
system.membus.snoop_fanout::samples              2499                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2499    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2499                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2717001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12856720                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              12772                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             12770                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             6509                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              56                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             79                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6585                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6585                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        10863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         3197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         3131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         3199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side         3193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         3332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side         3079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side         3100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 35160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        41856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       428416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        72768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        68096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        73088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side        74368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side        83648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side        68352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        68800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1003584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10225                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            25949                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  15                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 25949    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25949                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19484498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1085732                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             85968                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           3109679                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             85461                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           3117444                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            93703                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          3099692                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.6                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            81217                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          3070439                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            1.6                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            90719                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          3052194                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.6                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            86458                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          3025454                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            1.6                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            80231                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          3046212                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
