{"vcs1":{"timestamp_begin":1678833485.877252162, "rt":0.30, "ut":0.07, "st":0.06}}
{"vcselab":{"timestamp_begin":1678833486.198351348, "rt":0.20, "ut":0.08, "st":0.02}}
{"link":{"timestamp_begin":1678833486.410845226, "rt":0.15, "ut":0.05, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678833485.771177744}
{"VCS_COMP_START_TIME": 1678833485.771177744}
{"VCS_COMP_END_TIME": 1678833486.586912645}
{"VCS_USER_OPTIONS": "-nc -sverilog tb.sv 02_abstract.sv"}
{"vcs1": {"peak_mem": 336228}}
{"stitch_vcselab": {"peak_mem": 222556}}
