// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module CIFAR_10_wrapper_pool_2u_32u_16u_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        connect_5_dout,
        connect_5_num_data_valid,
        connect_5_fifo_cap,
        connect_5_empty_n,
        connect_5_read,
        connect_6_din,
        connect_6_num_data_valid,
        connect_6_fifo_cap,
        connect_6_full_n,
        connect_6_write
);

parameter    ap_ST_fsm_state1 = 50'd1;
parameter    ap_ST_fsm_state2 = 50'd2;
parameter    ap_ST_fsm_state3 = 50'd4;
parameter    ap_ST_fsm_state4 = 50'd8;
parameter    ap_ST_fsm_state5 = 50'd16;
parameter    ap_ST_fsm_state6 = 50'd32;
parameter    ap_ST_fsm_state7 = 50'd64;
parameter    ap_ST_fsm_state8 = 50'd128;
parameter    ap_ST_fsm_state9 = 50'd256;
parameter    ap_ST_fsm_state10 = 50'd512;
parameter    ap_ST_fsm_state11 = 50'd1024;
parameter    ap_ST_fsm_state12 = 50'd2048;
parameter    ap_ST_fsm_state13 = 50'd4096;
parameter    ap_ST_fsm_state14 = 50'd8192;
parameter    ap_ST_fsm_state15 = 50'd16384;
parameter    ap_ST_fsm_state16 = 50'd32768;
parameter    ap_ST_fsm_state17 = 50'd65536;
parameter    ap_ST_fsm_state18 = 50'd131072;
parameter    ap_ST_fsm_state19 = 50'd262144;
parameter    ap_ST_fsm_state20 = 50'd524288;
parameter    ap_ST_fsm_state21 = 50'd1048576;
parameter    ap_ST_fsm_state22 = 50'd2097152;
parameter    ap_ST_fsm_state23 = 50'd4194304;
parameter    ap_ST_fsm_state24 = 50'd8388608;
parameter    ap_ST_fsm_state25 = 50'd16777216;
parameter    ap_ST_fsm_state26 = 50'd33554432;
parameter    ap_ST_fsm_state27 = 50'd67108864;
parameter    ap_ST_fsm_state28 = 50'd134217728;
parameter    ap_ST_fsm_state29 = 50'd268435456;
parameter    ap_ST_fsm_state30 = 50'd536870912;
parameter    ap_ST_fsm_state31 = 50'd1073741824;
parameter    ap_ST_fsm_state32 = 50'd2147483648;
parameter    ap_ST_fsm_state33 = 50'd4294967296;
parameter    ap_ST_fsm_state34 = 50'd8589934592;
parameter    ap_ST_fsm_state35 = 50'd17179869184;
parameter    ap_ST_fsm_state36 = 50'd34359738368;
parameter    ap_ST_fsm_state37 = 50'd68719476736;
parameter    ap_ST_fsm_state38 = 50'd137438953472;
parameter    ap_ST_fsm_state39 = 50'd274877906944;
parameter    ap_ST_fsm_state40 = 50'd549755813888;
parameter    ap_ST_fsm_state41 = 50'd1099511627776;
parameter    ap_ST_fsm_state42 = 50'd2199023255552;
parameter    ap_ST_fsm_state43 = 50'd4398046511104;
parameter    ap_ST_fsm_state44 = 50'd8796093022208;
parameter    ap_ST_fsm_state45 = 50'd17592186044416;
parameter    ap_ST_fsm_state46 = 50'd35184372088832;
parameter    ap_ST_fsm_state47 = 50'd70368744177664;
parameter    ap_ST_fsm_state48 = 50'd140737488355328;
parameter    ap_ST_fsm_state49 = 50'd281474976710656;
parameter    ap_ST_fsm_state50 = 50'd562949953421312;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] connect_5_dout;
input  [2:0] connect_5_num_data_valid;
input  [2:0] connect_5_fifo_cap;
input   connect_5_empty_n;
output   connect_5_read;
output  [31:0] connect_6_din;
input  [6:0] connect_6_num_data_valid;
input  [6:0] connect_6_fifo_cap;
input   connect_6_full_n;
output   connect_6_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg connect_5_read;
reg[31:0] connect_6_din;
reg connect_6_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [49:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [31:0] IFMCH_curr_2;
reg   [31:0] IFMDim_curr_2;
reg    connect_5_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    connect_6_blk_n;
reg   [31:0] valIn_22_reg_691;
reg    ap_block_state1;
reg   [31:0] valIn_23_reg_697;
reg    ap_block_state2;
reg  signed [31:0] valIn_24_reg_702;
reg    ap_block_state3;
reg  signed [31:0] valIn_25_reg_708;
reg    ap_block_state4;
reg  signed [31:0] valIn_26_reg_713;
reg    ap_block_state6;
reg   [31:0] valIn_27_reg_719;
reg    ap_block_state7;
wire   [0:0] icmp_ln137_fu_570_p2;
reg   [0:0] icmp_ln137_reg_727;
reg    ap_block_state8;
wire  signed [31:0] KER_size_0_fu_575_p2;
reg  signed [31:0] KER_size_0_reg_731;
wire    ap_CS_fsm_state39;
wire   [30:0] trunc_ln_fu_583_p4;
reg   [30:0] trunc_ln_reg_743;
wire   [62:0] zext_ln138_fu_597_p1;
wire  signed [31:0] KER_size_1_fu_617_p2;
reg  signed [31:0] KER_size_1_reg_768;
wire    ap_CS_fsm_state40;
wire   [31:0] KER_bound_fu_621_p2;
reg   [31:0] KER_bound_reg_773;
wire    ap_CS_fsm_state41;
wire   [32:0] tmp_8_fu_625_p3;
reg   [32:0] tmp_8_reg_778;
wire    ap_CS_fsm_state44;
wire   [31:0] tmp_s_fu_632_p3;
reg   [31:0] tmp_s_reg_783;
wire   [62:0] grp_fu_547_p2;
reg   [62:0] mul_ln138_reg_788;
wire   [62:0] grp_fu_551_p2;
reg   [62:0] mul_ln138_3_reg_793;
wire   [62:0] add_ln139_fu_647_p2;
reg   [62:0] add_ln139_reg_801;
wire    ap_CS_fsm_state45;
wire   [31:0] add_ln141_fu_658_p2;
reg   [31:0] add_ln141_reg_809;
wire    ap_CS_fsm_state46;
wire   [2:0] trunc_ln142_fu_677_p1;
reg   [2:0] trunc_ln142_reg_814;
wire   [30:0] add_ln142_fu_681_p2;
reg   [30:0] add_ln142_reg_819;
reg   [4:0] buf_address0;
reg    buf_ce0;
wire   [31:0] buf_q0;
reg   [4:0] buf_address1;
reg    buf_ce1;
reg    buf_we1;
reg   [31:0] buf_d1;
reg   [4:0] buf_1_address0;
reg    buf_1_ce0;
wire   [31:0] buf_1_q0;
reg   [4:0] buf_1_address1;
reg    buf_1_ce1;
reg    buf_1_we1;
reg   [31:0] buf_1_d1;
reg   [4:0] buf_2_address0;
reg    buf_2_ce0;
wire   [31:0] buf_2_q0;
reg   [4:0] buf_2_address1;
reg    buf_2_ce1;
reg    buf_2_we1;
reg   [31:0] buf_2_d1;
reg   [4:0] buf_3_address0;
reg    buf_3_ce0;
wire   [31:0] buf_3_q0;
reg   [4:0] buf_3_address1;
reg    buf_3_ce1;
reg    buf_3_we1;
reg   [31:0] buf_3_d1;
reg   [4:0] buf_4_address0;
reg    buf_4_ce0;
wire   [31:0] buf_4_q0;
reg   [4:0] buf_4_address1;
reg    buf_4_ce1;
reg    buf_4_we1;
reg   [31:0] buf_4_d1;
reg   [4:0] buf_5_address0;
reg    buf_5_ce0;
wire   [31:0] buf_5_q0;
reg   [4:0] buf_5_address1;
reg    buf_5_ce1;
reg    buf_5_we1;
reg   [31:0] buf_5_d1;
reg   [4:0] buf_6_address0;
reg    buf_6_ce0;
wire   [31:0] buf_6_q0;
reg   [4:0] buf_6_address1;
reg    buf_6_ce1;
reg    buf_6_we1;
reg   [31:0] buf_6_d1;
reg   [4:0] buf_7_address0;
reg    buf_7_ce0;
wire   [31:0] buf_7_q0;
reg   [4:0] buf_7_address1;
reg    buf_7_ce1;
reg    buf_7_we1;
reg   [31:0] buf_7_d1;
reg    acc_ce0;
wire   [31:0] acc_q0;
reg   [4:0] acc_address1;
reg    acc_ce1;
reg    acc_we1;
reg   [31:0] acc_d1;
wire   [31:0] acc_q1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_start;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_done;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_idle;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_ready;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_7_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_7_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_7_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_7_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_6_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_6_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_6_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_6_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_5_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_5_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_5_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_5_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_4_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_4_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_4_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_4_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_3_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_3_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_3_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_3_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_2_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_2_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_2_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_2_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_1_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_1_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_1_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_1_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_r_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_r_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_r_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_r_d1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_ap_start;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_ap_done;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_ap_idle;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_ap_ready;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_connect_5_read;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_connect_6_din;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_connect_6_write;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_ap_start;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_ap_done;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_ap_idle;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_ap_ready;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_connect_5_read;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_acc_address0;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_acc_ce0;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_acc_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_acc_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_acc_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_acc_d1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_ap_start;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_ap_done;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_ap_idle;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_ap_ready;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_connect_6_din;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_connect_6_write;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_acc_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_acc_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_acc_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_acc_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_7_address0;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_7_ce0;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_7_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_7_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_7_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_7_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_6_address0;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_6_ce0;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_6_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_6_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_6_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_6_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_5_address0;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_5_ce0;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_5_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_5_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_5_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_5_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_4_address0;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_4_ce0;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_4_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_4_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_4_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_4_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_3_address0;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_3_ce0;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_3_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_3_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_3_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_3_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_2_address0;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_2_ce0;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_2_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_2_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_2_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_2_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_1_address0;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_1_ce0;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_1_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_1_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_1_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_1_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_r_address0;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_r_ce0;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_r_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_r_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_r_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_r_d1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_start;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_done;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_idle;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_ready;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_7_address0;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_7_ce0;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_7_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_7_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_7_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_7_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_6_address0;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_6_ce0;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_6_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_6_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_6_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_6_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_5_address0;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_5_ce0;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_5_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_5_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_5_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_5_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_4_address0;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_4_ce0;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_4_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_4_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_4_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_4_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_3_address0;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_3_ce0;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_3_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_3_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_3_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_3_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_2_address0;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_2_ce0;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_2_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_2_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_2_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_2_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_1_address0;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_1_ce0;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_1_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_1_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_1_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_1_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_r_address0;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_r_ce0;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_r_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_r_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_r_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_r_d1;
wire   [4:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_acc_address1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_acc_ce1;
wire    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_acc_we1;
wire   [31:0] grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_acc_d1;
reg   [31:0] indvar_flatten6_reg_464;
wire   [0:0] icmp_ln139_fu_642_p2;
wire    ap_CS_fsm_state49;
reg   [30:0] xp_reg_475;
reg    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_start_reg;
reg    ap_block_state8_ignore_call9;
wire    ap_CS_fsm_state9;
reg    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_ap_start_reg;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
reg    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_ap_start_reg;
wire   [0:0] icmp_ln141_fu_653_p2;
wire    ap_CS_fsm_state47;
reg    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_ap_start_reg;
wire    ap_CS_fsm_state50;
reg    grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_start_reg;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire   [0:0] icmp_ln109_fu_555_p2;
reg   [62:0] indvar_flatten20_fu_180;
reg    ap_block_state5;
wire   [30:0] grp_fu_547_p0;
wire   [31:0] grp_fu_547_p1;
wire   [31:0] grp_fu_551_p0;
wire   [30:0] grp_fu_551_p1;
wire   [0:0] icmp_ln142_fu_664_p2;
wire   [30:0] select_ln141_fu_669_p3;
reg    ap_block_state43_on_subcall_done;
reg   [49:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
reg    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
reg    ap_ST_fsm_state49_blk;
reg    ap_ST_fsm_state50_blk;
wire   [62:0] grp_fu_547_p10;
wire   [62:0] grp_fu_551_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 50'd1;
#0 IFMCH_curr_2 = 32'd0;
#0 IFMDim_curr_2 = 32'd0;
#0 grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_start_reg = 1'b0;
#0 grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_ap_start_reg = 1'b0;
#0 grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_ap_start_reg = 1'b0;
#0 grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_ap_start_reg = 1'b0;
#0 grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_start_reg = 1'b0;
#0 indvar_flatten20_fu_180 = 63'd0;
end

CIFAR_10_wrapper_pool_2u_32u_32u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_address0),
    .ce0(buf_ce0),
    .q0(buf_q0),
    .address1(buf_address1),
    .ce1(buf_ce1),
    .we1(buf_we1),
    .d1(buf_d1)
);

CIFAR_10_wrapper_pool_2u_32u_32u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_1_address0),
    .ce0(buf_1_ce0),
    .q0(buf_1_q0),
    .address1(buf_1_address1),
    .ce1(buf_1_ce1),
    .we1(buf_1_we1),
    .d1(buf_1_d1)
);

CIFAR_10_wrapper_pool_2u_32u_32u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buf_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2_address0),
    .ce0(buf_2_ce0),
    .q0(buf_2_q0),
    .address1(buf_2_address1),
    .ce1(buf_2_ce1),
    .we1(buf_2_we1),
    .d1(buf_2_d1)
);

CIFAR_10_wrapper_pool_2u_32u_32u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buf_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_3_address0),
    .ce0(buf_3_ce0),
    .q0(buf_3_q0),
    .address1(buf_3_address1),
    .ce1(buf_3_ce1),
    .we1(buf_3_we1),
    .d1(buf_3_d1)
);

CIFAR_10_wrapper_pool_2u_32u_32u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buf_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_4_address0),
    .ce0(buf_4_ce0),
    .q0(buf_4_q0),
    .address1(buf_4_address1),
    .ce1(buf_4_ce1),
    .we1(buf_4_we1),
    .d1(buf_4_d1)
);

CIFAR_10_wrapper_pool_2u_32u_32u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buf_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_5_address0),
    .ce0(buf_5_ce0),
    .q0(buf_5_q0),
    .address1(buf_5_address1),
    .ce1(buf_5_ce1),
    .we1(buf_5_we1),
    .d1(buf_5_d1)
);

CIFAR_10_wrapper_pool_2u_32u_32u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buf_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_6_address0),
    .ce0(buf_6_ce0),
    .q0(buf_6_q0),
    .address1(buf_6_address1),
    .ce1(buf_6_ce1),
    .we1(buf_6_we1),
    .d1(buf_6_d1)
);

CIFAR_10_wrapper_pool_2u_32u_32u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buf_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_7_address0),
    .ce0(buf_7_ce0),
    .q0(buf_7_q0),
    .address1(buf_7_address1),
    .ce1(buf_7_ce1),
    .we1(buf_7_we1),
    .d1(buf_7_d1)
);

CIFAR_10_wrapper_pool_2u_32u_32u_s_acc_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
acc_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_acc_address0),
    .ce0(acc_ce0),
    .q0(acc_q0),
    .address1(acc_address1),
    .ce1(acc_ce1),
    .we1(acc_we1),
    .d1(acc_d1),
    .q1(acc_q1)
);

CIFAR_10_wrapper_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1 grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_start),
    .ap_done(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_done),
    .ap_idle(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_idle),
    .ap_ready(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_ready),
    .buf_7_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_7_address1),
    .buf_7_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_7_ce1),
    .buf_7_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_7_we1),
    .buf_7_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_7_d1),
    .buf_6_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_6_address1),
    .buf_6_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_6_ce1),
    .buf_6_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_6_we1),
    .buf_6_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_6_d1),
    .buf_5_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_5_address1),
    .buf_5_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_5_ce1),
    .buf_5_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_5_we1),
    .buf_5_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_5_d1),
    .buf_4_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_4_address1),
    .buf_4_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_4_ce1),
    .buf_4_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_4_we1),
    .buf_4_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_4_d1),
    .buf_3_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_3_address1),
    .buf_3_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_3_ce1),
    .buf_3_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_3_we1),
    .buf_3_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_3_d1),
    .buf_2_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_2_address1),
    .buf_2_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_2_ce1),
    .buf_2_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_2_we1),
    .buf_2_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_2_d1),
    .buf_1_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_1_address1),
    .buf_1_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_1_ce1),
    .buf_1_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_1_we1),
    .buf_1_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_1_d1),
    .buf_r_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_r_address1),
    .buf_r_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_r_ce1),
    .buf_r_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_r_we1),
    .buf_r_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_r_d1)
);

CIFAR_10_wrapper_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13 grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_ap_start),
    .ap_done(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_ap_done),
    .ap_idle(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_ap_idle),
    .ap_ready(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_ap_ready),
    .connect_5_dout(connect_5_dout),
    .connect_5_num_data_valid(3'd0),
    .connect_5_fifo_cap(3'd0),
    .connect_5_empty_n(connect_5_empty_n),
    .connect_5_read(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_connect_5_read),
    .connect_6_din(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_connect_6_din),
    .connect_6_num_data_valid(7'd0),
    .connect_6_fifo_cap(7'd0),
    .connect_6_full_n(connect_6_full_n),
    .connect_6_write(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_connect_6_write),
    .KER_bound(KER_bound_reg_773)
);

CIFAR_10_wrapper_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_ap_start),
    .ap_done(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_ap_done),
    .ap_idle(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_ap_idle),
    .ap_ready(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_ap_ready),
    .connect_5_dout(connect_5_dout),
    .connect_5_num_data_valid(3'd0),
    .connect_5_fifo_cap(3'd0),
    .connect_5_empty_n(connect_5_empty_n),
    .connect_5_read(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_connect_5_read),
    .zext_ln138(tmp_8_reg_778),
    .IFMCH_curr_2_load(IFMCH_curr_2),
    .acc_address0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_acc_address0),
    .acc_ce0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_acc_ce0),
    .acc_q0(acc_q0),
    .acc_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_acc_address1),
    .acc_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_acc_ce1),
    .acc_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_acc_we1),
    .acc_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_acc_d1)
);

CIFAR_10_wrapper_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_ap_start),
    .ap_done(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_ap_done),
    .ap_idle(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_ap_idle),
    .ap_ready(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_ap_ready),
    .connect_6_din(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_connect_6_din),
    .connect_6_num_data_valid(7'd0),
    .connect_6_fifo_cap(7'd0),
    .connect_6_full_n(connect_6_full_n),
    .connect_6_write(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_connect_6_write),
    .mul_ln138(mul_ln138_reg_788),
    .acc_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_acc_address1),
    .acc_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_acc_ce1),
    .acc_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_acc_we1),
    .acc_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_acc_d1),
    .IFMCH_curr_2_load(IFMCH_curr_2),
    .buf_7_address0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_7_address0),
    .buf_7_ce0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_7_ce0),
    .buf_7_q0(buf_7_q0),
    .buf_7_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_7_address1),
    .buf_7_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_7_ce1),
    .buf_7_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_7_we1),
    .buf_7_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_7_d1),
    .buf_6_address0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_6_address0),
    .buf_6_ce0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_6_ce0),
    .buf_6_q0(buf_6_q0),
    .buf_6_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_6_address1),
    .buf_6_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_6_ce1),
    .buf_6_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_6_we1),
    .buf_6_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_6_d1),
    .buf_5_address0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_5_address0),
    .buf_5_ce0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_5_ce0),
    .buf_5_q0(buf_5_q0),
    .buf_5_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_5_address1),
    .buf_5_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_5_ce1),
    .buf_5_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_5_we1),
    .buf_5_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_5_d1),
    .buf_4_address0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_4_address0),
    .buf_4_ce0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_4_ce0),
    .buf_4_q0(buf_4_q0),
    .buf_4_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_4_address1),
    .buf_4_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_4_ce1),
    .buf_4_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_4_we1),
    .buf_4_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_4_d1),
    .buf_3_address0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_3_address0),
    .buf_3_ce0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_3_ce0),
    .buf_3_q0(buf_3_q0),
    .buf_3_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_3_address1),
    .buf_3_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_3_ce1),
    .buf_3_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_3_we1),
    .buf_3_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_3_d1),
    .buf_2_address0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_2_address0),
    .buf_2_ce0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .buf_2_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_2_address1),
    .buf_2_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_2_ce1),
    .buf_2_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_2_we1),
    .buf_2_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_2_d1),
    .buf_1_address0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_1_address0),
    .buf_1_ce0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_1_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_1_address1),
    .buf_1_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_1_ce1),
    .buf_1_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_1_we1),
    .buf_1_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_1_d1),
    .buf_r_address0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_r_address0),
    .buf_r_ce0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_r_address1),
    .buf_r_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_r_ce1),
    .buf_r_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_r_we1),
    .buf_r_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_r_d1)
);

CIFAR_10_wrapper_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10 grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_start),
    .ap_done(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_done),
    .ap_idle(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_idle),
    .ap_ready(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_ready),
    .buf_7_address0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_7_address0),
    .buf_7_ce0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_7_ce0),
    .buf_7_q0(buf_7_q0),
    .buf_7_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_7_address1),
    .buf_7_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_7_ce1),
    .buf_7_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_7_we1),
    .buf_7_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_7_d1),
    .buf_6_address0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_6_address0),
    .buf_6_ce0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_6_ce0),
    .buf_6_q0(buf_6_q0),
    .buf_6_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_6_address1),
    .buf_6_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_6_ce1),
    .buf_6_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_6_we1),
    .buf_6_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_6_d1),
    .buf_5_address0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_5_address0),
    .buf_5_ce0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_5_ce0),
    .buf_5_q0(buf_5_q0),
    .buf_5_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_5_address1),
    .buf_5_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_5_ce1),
    .buf_5_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_5_we1),
    .buf_5_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_5_d1),
    .buf_4_address0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_4_address0),
    .buf_4_ce0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_4_ce0),
    .buf_4_q0(buf_4_q0),
    .buf_4_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_4_address1),
    .buf_4_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_4_ce1),
    .buf_4_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_4_we1),
    .buf_4_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_4_d1),
    .buf_3_address0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_3_address0),
    .buf_3_ce0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_3_ce0),
    .buf_3_q0(buf_3_q0),
    .buf_3_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_3_address1),
    .buf_3_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_3_ce1),
    .buf_3_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_3_we1),
    .buf_3_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_3_d1),
    .buf_2_address0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_2_address0),
    .buf_2_ce0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .buf_2_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_2_address1),
    .buf_2_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_2_ce1),
    .buf_2_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_2_we1),
    .buf_2_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_2_d1),
    .buf_1_address0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_1_address0),
    .buf_1_ce0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_1_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_1_address1),
    .buf_1_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_1_ce1),
    .buf_1_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_1_we1),
    .buf_1_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_1_d1),
    .buf_r_address0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_r_address0),
    .buf_r_ce0(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_r_address1),
    .buf_r_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_r_ce1),
    .buf_r_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_r_we1),
    .buf_r_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_r_d1),
    .empty(trunc_ln142_reg_814),
    .acc_address1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_acc_address1),
    .acc_ce1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_acc_ce1),
    .acc_we1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_acc_we1),
    .acc_d1(grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_acc_d1),
    .acc_q1(acc_q1)
);

CIFAR_10_wrapper_mul_31ns_32ns_63_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_31ns_32ns_63_2_1_U645(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_547_p0),
    .din1(grp_fu_547_p1),
    .ce(1'b1),
    .dout(grp_fu_547_p2)
);

CIFAR_10_wrapper_mul_32ns_31ns_63_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 63 ))
mul_32ns_31ns_63_2_1_U646(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_551_p0),
    .din1(grp_fu_551_p1),
    .ce(1'b1),
    .dout(grp_fu_551_p2)
);

CIFAR_10_wrapper_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U647(
    .din0(valIn_26_reg_713),
    .din1(valIn_24_reg_702),
    .dout(KER_size_0_fu_575_p2)
);

CIFAR_10_wrapper_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U648(
    .din0(valIn_24_reg_702),
    .din1(KER_size_0_reg_731),
    .dout(KER_size_1_fu_617_p2)
);

CIFAR_10_wrapper_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U649(
    .din0(valIn_25_reg_708),
    .din1(KER_size_1_reg_768),
    .dout(KER_bound_fu_621_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state43) & (1'b0 == ap_block_state43_on_subcall_done))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_ignore_call9))) begin
            grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_start_reg <= 1'b1;
        end else if ((grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_ready == 1'b1)) begin
            grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln141_fu_653_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
            grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_ap_start_reg <= 1'b1;
        end else if ((grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_ap_ready == 1'b1)) begin
            grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state48)) begin
            grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_start_reg <= 1'b1;
        end else if ((grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_ready == 1'b1)) begin
            grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln141_fu_653_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
            grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_ap_start_reg <= 1'b1;
        end else if ((grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_ap_ready == 1'b1)) begin
            grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state42)) begin
            grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_ap_start_reg <= 1'b1;
        end else if ((grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_ap_ready == 1'b1)) begin
            grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (icmp_ln137_reg_727 == 1'd1))) begin
        indvar_flatten20_fu_180 <= 63'd0;
    end else if (((icmp_ln141_fu_653_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        indvar_flatten20_fu_180 <= add_ln139_reg_801;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state49))) begin
        indvar_flatten6_reg_464 <= add_ln141_reg_809;
    end else if (((icmp_ln139_fu_642_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state45))) begin
        indvar_flatten6_reg_464 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state49))) begin
        xp_reg_475 <= add_ln142_reg_819;
    end else if (((icmp_ln139_fu_642_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state45))) begin
        xp_reg_475 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_555_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8))) begin
        IFMCH_curr_2 <= valIn_26_reg_713;
        IFMDim_curr_2 <= valIn_27_reg_719;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        KER_bound_reg_773 <= KER_bound_fu_621_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        KER_size_0_reg_731 <= KER_size_0_fu_575_p2;
        trunc_ln_reg_743 <= {{IFMDim_curr_2[31:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        KER_size_1_reg_768 <= KER_size_1_fu_617_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        add_ln139_reg_801 <= add_ln139_fu_647_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        add_ln141_reg_809 <= add_ln141_fu_658_p2;
        add_ln142_reg_819 <= add_ln142_fu_681_p2;
        trunc_ln142_reg_814 <= trunc_ln142_fu_677_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8))) begin
        icmp_ln137_reg_727 <= icmp_ln137_fu_570_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        mul_ln138_3_reg_793 <= grp_fu_551_p2;
        mul_ln138_reg_788 <= grp_fu_547_p2;
        tmp_8_reg_778[32 : 1] <= tmp_8_fu_625_p3[32 : 1];
        tmp_s_reg_783[31 : 1] <= tmp_s_fu_632_p3[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        valIn_22_reg_691 <= connect_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
        valIn_23_reg_697 <= connect_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3))) begin
        valIn_24_reg_702 <= connect_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4))) begin
        valIn_25_reg_708 <= connect_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6))) begin
        valIn_26_reg_713 <= connect_5_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7))) begin
        valIn_27_reg_719 <= connect_5_dout;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        acc_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        acc_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        acc_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        acc_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        acc_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        acc_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        acc_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        acc_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        acc_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        acc_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        acc_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        acc_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        acc_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        acc_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        acc_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        acc_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        acc_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        acc_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        acc_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        acc_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        acc_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        acc_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        acc_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        acc_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        acc_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        acc_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        acc_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        acc_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        acc_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        acc_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        acc_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        acc_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        acc_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_acc_address1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        acc_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_acc_address1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        acc_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_acc_address1;
    end else begin
        acc_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        acc_ce0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_acc_ce0;
    end else begin
        acc_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state39) | ((grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_CS_fsm_state8) 
    & (1'b0 == ap_block_state8)))) begin
        acc_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        acc_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_acc_ce1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        acc_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_acc_ce1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        acc_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_acc_ce1;
    end else begin
        acc_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state8))) begin
        acc_d1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        acc_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_acc_d1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        acc_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_acc_d1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        acc_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_acc_d1;
    end else begin
        acc_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state39) | ((grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_CS_fsm_state8) 
    & (1'b0 == ap_block_state8)))) begin
        acc_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        acc_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_acc_we1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        acc_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_acc_we1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        acc_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_acc_we1;
    end else begin
        acc_we1 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state2)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state43_on_subcall_done)) begin
        ap_ST_fsm_state43_blk = 1'b1;
    end else begin
        ap_ST_fsm_state43_blk = 1'b0;
    end
end

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

always @ (*) begin
    if ((grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_ap_done == 1'b0)) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

assign ap_ST_fsm_state48_blk = 1'b0;

always @ (*) begin
    if ((grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_done == 1'b0)) begin
        ap_ST_fsm_state49_blk = 1'b1;
    end else begin
        ap_ST_fsm_state49_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state4)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_ap_done == 1'b0)) begin
        ap_ST_fsm_state50_blk = 1'b1;
    end else begin
        ap_ST_fsm_state50_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state5)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state6)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state7)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state8)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) & (1'b0 == ap_block_state43_on_subcall_done))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_1_address0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_1_address0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_1_address0;
    end else begin
        buf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_1_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_1_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_1_address1;
    end else begin
        buf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_1_ce0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_1_ce0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_1_ce0;
    end else begin
        buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_1_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_1_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_1_ce1;
    end else begin
        buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_1_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_1_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_1_d1;
    end else begin
        buf_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_1_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_1_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_1_we1;
    end else begin
        buf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_2_address0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_2_address0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_2_address0;
    end else begin
        buf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_2_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_2_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_2_address1;
    end else begin
        buf_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_2_ce0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_2_ce0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_2_ce0;
    end else begin
        buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_2_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_2_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_2_ce1;
    end else begin
        buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_2_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_2_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_2_d1;
    end else begin
        buf_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_2_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_2_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_2_we1;
    end else begin
        buf_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_3_address0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_3_address0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_3_address0;
    end else begin
        buf_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_3_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_3_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_3_address1;
    end else begin
        buf_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_3_ce0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_3_ce0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_3_ce0;
    end else begin
        buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_3_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_3_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_3_ce1;
    end else begin
        buf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_3_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_3_d1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_3_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_3_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_3_d1;
    end else begin
        buf_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_3_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_3_we1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_3_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_3_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_3_we1;
    end else begin
        buf_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_4_address0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_4_address0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_4_address0;
    end else begin
        buf_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_4_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_4_address1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_4_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_4_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_4_address1;
    end else begin
        buf_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_4_ce0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_4_ce0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_4_ce0;
    end else begin
        buf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_4_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_4_ce1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_4_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_4_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_4_ce1;
    end else begin
        buf_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_4_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_4_d1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_4_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_4_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_4_d1;
    end else begin
        buf_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_4_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_4_we1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_4_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_4_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_4_we1;
    end else begin
        buf_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_5_address0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_5_address0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_5_address0;
    end else begin
        buf_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_5_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_5_address1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_5_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_5_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_5_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_5_address1;
    end else begin
        buf_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_5_ce0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_5_ce0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_5_ce0;
    end else begin
        buf_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_5_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_5_ce1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_5_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_5_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_5_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_5_ce1;
    end else begin
        buf_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_5_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_5_d1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_5_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_5_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_5_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_5_d1;
    end else begin
        buf_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_5_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_5_we1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_5_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_5_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_5_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_5_we1;
    end else begin
        buf_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_6_address0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_6_address0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_6_address0;
    end else begin
        buf_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_6_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_6_address1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_6_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_6_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_6_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_6_address1;
    end else begin
        buf_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_6_ce0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_6_ce0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_6_ce0;
    end else begin
        buf_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_6_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_6_ce1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_6_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_6_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_6_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_6_ce1;
    end else begin
        buf_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_6_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_6_d1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_6_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_6_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_6_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_6_d1;
    end else begin
        buf_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_6_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_6_we1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_6_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_6_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_6_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_6_we1;
    end else begin
        buf_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_7_address0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_7_address0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_7_address0;
    end else begin
        buf_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_7_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_7_address1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_7_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_7_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_7_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_7_address1;
    end else begin
        buf_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_7_ce0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_7_ce0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_7_ce0;
    end else begin
        buf_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_7_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_7_ce1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_7_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_7_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_7_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_7_ce1;
    end else begin
        buf_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_7_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_7_d1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_7_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_7_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_7_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_7_d1;
    end else begin
        buf_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_7_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_7_we1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_7_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_7_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_7_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_7_we1;
    end else begin
        buf_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_address0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_address0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_r_address0;
    end else begin
        buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_address1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_r_address1;
    end else begin
        buf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_ce0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_ce0 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_r_ce0;
    end else begin
        buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_ce1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_r_ce1;
    end else begin
        buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_d1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_r_d1;
    end else begin
        buf_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buf_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_we1 = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_buf_r_we1;
    end else begin
        buf_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        connect_5_blk_n = connect_5_empty_n;
    end else begin
        connect_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1)) | ((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7)) | ((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6)) | ((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5)) | ((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4)) | ((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3)) | ((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2)))) begin
        connect_5_read = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        connect_5_read = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_connect_5_read;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln137_reg_727 == 1'd0))) begin
        connect_5_read = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_connect_5_read;
    end else begin
        connect_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        connect_6_blk_n = connect_6_full_n;
    end else begin
        connect_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1)) | ((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7)) | ((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6)) | ((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5)) | ((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4)) | ((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3)) | ((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2)))) begin
        connect_6_din = connect_5_dout;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        connect_6_din = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_connect_6_din;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln137_reg_727 == 1'd0))) begin
        connect_6_din = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_connect_6_din;
    end else begin
        connect_6_din = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_connect_6_din;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1)) | ((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7)) | ((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6)) | ((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5)) | ((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4)) | ((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3)) | ((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2)))) begin
        connect_6_write = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        connect_6_write = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_connect_6_write;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln137_reg_727 == 1'd0))) begin
        connect_6_write = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_connect_6_write;
    end else begin
        connect_6_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) & (1'b0 == ap_block_state43_on_subcall_done))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & (icmp_ln137_reg_727 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((1'b1 == ap_CS_fsm_state43) & (1'b0 == ap_block_state43_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            if (((icmp_ln139_fu_642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state46 : begin
            if (((icmp_ln141_fu_653_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state50 : begin
            if (((grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln139_fu_647_p2 = (indvar_flatten20_fu_180 + 63'd1);

assign add_ln141_fu_658_p2 = (indvar_flatten6_reg_464 + 32'd1);

assign add_ln142_fu_681_p2 = (select_ln141_fu_669_p3 + 31'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((connect_6_full_n == 1'b0) | (connect_5_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((connect_6_full_n == 1'b0) | (connect_5_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((connect_6_full_n == 1'b0) | (connect_5_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4 = ((connect_6_full_n == 1'b0) | (connect_5_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state43_on_subcall_done = ((grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_ap_done == 1'b0) & (icmp_ln137_reg_727 == 1'd0));
end

always @ (*) begin
    ap_block_state5 = ((connect_6_full_n == 1'b0) | (connect_5_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((connect_6_full_n == 1'b0) | (connect_5_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((connect_6_full_n == 1'b0) | (connect_5_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((connect_6_full_n == 1'b0) | (connect_5_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8_ignore_call9 = ((connect_6_full_n == 1'b0) | (connect_5_empty_n == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign grp_fu_547_p0 = zext_ln138_fu_597_p1;

assign grp_fu_547_p1 = grp_fu_547_p10;

assign grp_fu_547_p10 = IFMCH_curr_2;

assign grp_fu_551_p0 = grp_fu_551_p00;

assign grp_fu_551_p00 = valIn_23_reg_697;

assign grp_fu_551_p1 = zext_ln138_fu_597_p1;

assign grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_start = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_123_1_fu_486_ap_start_reg;

assign grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_ap_start = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_507_ap_start_reg;

assign grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_start = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_153_10_fu_533_ap_start_reg;

assign grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_ap_start = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_516_ap_start_reg;

assign grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_ap_start = grp_pool_2u_32u_16u_Pipeline_VITIS_LOOP_194_13_fu_498_ap_start_reg;

assign icmp_ln109_fu_555_p2 = ((valIn_22_reg_691 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln137_fu_570_p2 = ((valIn_22_reg_691 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln139_fu_642_p2 = ((indvar_flatten20_fu_180 == mul_ln138_3_reg_793) ? 1'b1 : 1'b0);

assign icmp_ln141_fu_653_p2 = ((indvar_flatten6_reg_464 == tmp_s_reg_783) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_664_p2 = ((xp_reg_475 == trunc_ln_reg_743) ? 1'b1 : 1'b0);

assign select_ln141_fu_669_p3 = ((icmp_ln142_fu_664_p2[0:0] == 1'b1) ? 31'd0 : xp_reg_475);

assign start_out = real_start;

assign tmp_8_fu_625_p3 = {{IFMCH_curr_2}, {1'd0}};

assign tmp_s_fu_632_p3 = {{trunc_ln_reg_743}, {1'd0}};

assign trunc_ln142_fu_677_p1 = select_ln141_fu_669_p3[2:0];

assign trunc_ln_fu_583_p4 = {{IFMDim_curr_2[31:1]}};

assign zext_ln138_fu_597_p1 = trunc_ln_fu_583_p4;

always @ (posedge ap_clk) begin
    tmp_8_reg_778[0] <= 1'b0;
    tmp_s_reg_783[0] <= 1'b0;
end

endmodule //CIFAR_10_wrapper_pool_2u_32u_16u_s
