<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Timer.twx Timer.ncd -o Timer.twr Timer.pcf -ucf Timer.ucf

</twCmdLine><twDesign>Timer.ncd</twDesign><twDesignPath>Timer.ncd</twDesignPath><twPCF>Timer.pcf</twPCF><twPcfPath>Timer.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-06-08</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>2167778194698104600</twItemCnt><twErrCntSetup>13</twErrCntSetup><twErrCntEndPt>13</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>141</twEndPtCnt><twPathErrCnt>2167778194697385000</twPathErrCnt><twMinPer>28.379</twMinPer></twConstHead><twPathRptBanner iPaths="897278623214087550" iCriticalPaths="897278623214080900" sType="EndPoint">Paths for end point clock_module/clk_faster (SLICE_X21Y17.D5), 897278623214087550 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-18.379</twSlack><twSrc BELType="FF">clock_module/count_1</twSrc><twDest BELType="FF">clock_module/clk_faster</twDest><twTotPathDel>28.331</twTotPathDel><twClkSkew dest = "0.249" src = "0.262">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_module/count_1</twSrc><twDest BELType='FF'>clock_module/clk_faster</twDest><twLogLvls>33</twLogLvls><twSrcSite>SLICE_X20Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_module/count&lt;3&gt;</twComp><twBEL>clock_module/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>clock_module/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;3&gt;</twComp><twBEL>clock_module/count&lt;1&gt;_rt</twBEL><twBEL>clock_module/Madd__n0026_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;7&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;11&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;15&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y31.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;19&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y34.C1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>clock_module/_n0026&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_a[28]_MUX_3049_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0019_INV_1964_o11_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0019_INV_1964_o112</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_cy&lt;19&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_lut&lt;17&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_39_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N649</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[18]_a[28]_MUX_3088_o11_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>N649</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N649</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[18]_a[28]_MUX_3088_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[18]_a[28]_MUX_3088_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[23]_a[28]_MUX_3141_o111</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0021_INV_2024_o22_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0021_INV_2024_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3118_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3135_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3118_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[16]_a[28]_MUX_3119_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o23_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o23</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o2</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y34.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o24</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o221</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o22_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o221</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[24]_a[28]_MUX_3169_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o24</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N11</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0024_INV_2114_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0024_INV_2114_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N385</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[28]_a[28]_MUX_3194_o11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>N385</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3195_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[27]_a[28]_MUX_3195_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3195_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1005</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o21_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o212</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_cy&lt;13&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_lut&lt;11&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_51_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N996</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3280_o141_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>N996</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1144</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3280_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[13]_a[28]_MUX_3267_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o31_SW1</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y26.C3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o34</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3340_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[27]_a[28]_MUX_3282_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y19.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3282_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_lutdi3</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[24]_a[28]_MUX_3314_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0028_INV_2234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1360</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3338_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[9]_a[28]_MUX_3329_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_lutdi</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[14]_a[28]_MUX_3353_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y20.B6</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0029_INV_2264_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3350_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3367_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[8]_a[28]_MUX_3359_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0030_INV_2294_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0030_INV_2294_o_lutdi</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0030_INV_2294_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0030_INV_2294_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>N1026</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0030_INV_2294_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0030_INV_2294_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>clock_module/clk_faster</twComp><twBEL>clock_module/count[28]_reduce_nor_6_o6</twBEL><twBEL>clock_module/clk_faster</twBEL></twPathDel><twLogDel>9.306</twLogDel><twRouteDel>19.025</twRouteDel><twTotDel>28.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-18.375</twSlack><twSrc BELType="FF">clock_module/count_1</twSrc><twDest BELType="FF">clock_module/clk_faster</twDest><twTotPathDel>28.327</twTotPathDel><twClkSkew dest = "0.249" src = "0.262">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_module/count_1</twSrc><twDest BELType='FF'>clock_module/clk_faster</twDest><twLogLvls>33</twLogLvls><twSrcSite>SLICE_X20Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_module/count&lt;3&gt;</twComp><twBEL>clock_module/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>clock_module/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;3&gt;</twComp><twBEL>clock_module/count&lt;1&gt;_rt</twBEL><twBEL>clock_module/Madd__n0026_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;7&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;11&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;15&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y31.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;19&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y34.C1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>clock_module/_n0026&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_a[28]_MUX_3049_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0019_INV_1964_o11_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0019_INV_1964_o112</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_cy&lt;19&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_lut&lt;17&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_39_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N649</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[18]_a[28]_MUX_3088_o11_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>N649</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N649</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[18]_a[28]_MUX_3088_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[18]_a[28]_MUX_3088_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[23]_a[28]_MUX_3141_o111</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0021_INV_2024_o22_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0021_INV_2024_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3118_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3135_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3118_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[16]_a[28]_MUX_3119_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o23_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o23</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o2</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y34.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o24</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o221</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o22_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o221</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[24]_a[28]_MUX_3169_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o24</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N11</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0024_INV_2114_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0024_INV_2114_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N385</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[28]_a[28]_MUX_3194_o11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>N385</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3195_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[27]_a[28]_MUX_3195_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3195_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1005</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o21_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o212</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_cy&lt;13&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_lut&lt;11&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_51_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N996</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3280_o141_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>N996</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1144</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3280_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[13]_a[28]_MUX_3267_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o31_SW1</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y26.C3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o34</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3340_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[27]_a[28]_MUX_3282_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y19.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3282_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_lutdi3</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[24]_a[28]_MUX_3314_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0028_INV_2234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1360</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3338_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[9]_a[28]_MUX_3329_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_lutdi</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[14]_a[28]_MUX_3353_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0029_INV_2264_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3350_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[18]_a[28]_MUX_3349_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[18]_a[28]_MUX_3349_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0030_INV_2294_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0030_INV_2294_o_lut&lt;2&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0030_INV_2294_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0030_INV_2294_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>N1026</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0030_INV_2294_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0030_INV_2294_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>clock_module/clk_faster</twComp><twBEL>clock_module/count[28]_reduce_nor_6_o6</twBEL><twBEL>clock_module/clk_faster</twBEL></twPathDel><twLogDel>9.192</twLogDel><twRouteDel>19.135</twRouteDel><twTotDel>28.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-18.374</twSlack><twSrc BELType="FF">clock_module/count_1</twSrc><twDest BELType="FF">clock_module/clk_faster</twDest><twTotPathDel>28.326</twTotPathDel><twClkSkew dest = "0.249" src = "0.262">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_module/count_1</twSrc><twDest BELType='FF'>clock_module/clk_faster</twDest><twLogLvls>33</twLogLvls><twSrcSite>SLICE_X20Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_module/count&lt;3&gt;</twComp><twBEL>clock_module/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>clock_module/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;3&gt;</twComp><twBEL>clock_module/count&lt;1&gt;_rt</twBEL><twBEL>clock_module/Madd__n0026_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;7&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;11&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;15&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y31.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;19&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y34.C1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>clock_module/_n0026&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_a[28]_MUX_3049_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0019_INV_1964_o11_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0019_INV_1964_o112</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_cy&lt;19&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_lut&lt;17&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_39_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N649</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[18]_a[28]_MUX_3088_o11_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>N649</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N649</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[18]_a[28]_MUX_3088_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[18]_a[28]_MUX_3088_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[23]_a[28]_MUX_3141_o111</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0021_INV_2024_o22_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0021_INV_2024_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3118_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3135_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3118_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[16]_a[28]_MUX_3119_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o23_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o23</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o2</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y34.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o24</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o221</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o22_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o221</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[24]_a[28]_MUX_3169_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o24</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N11</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0024_INV_2114_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0024_INV_2114_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N385</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[28]_a[28]_MUX_3194_o11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N385</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o221</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[25]_a[28]_MUX_3197_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[25]_a[28]_MUX_3197_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1005</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o21_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o212</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_cy&lt;13&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_lut&lt;11&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_51_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N996</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3280_o141_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>N996</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1144</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3280_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[13]_a[28]_MUX_3267_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o31_SW1</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y26.C3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o34</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3340_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[27]_a[28]_MUX_3282_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y19.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3282_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_lutdi3</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[24]_a[28]_MUX_3314_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0028_INV_2234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1360</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3338_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[9]_a[28]_MUX_3329_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_lutdi</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[14]_a[28]_MUX_3353_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y20.B6</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0029_INV_2264_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3350_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3367_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[8]_a[28]_MUX_3359_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0030_INV_2294_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0030_INV_2294_o_lutdi</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0030_INV_2294_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0030_INV_2294_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>N1026</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0030_INV_2294_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0030_INV_2294_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>clock_module/clk_faster</twComp><twBEL>clock_module/count[28]_reduce_nor_6_o6</twBEL><twBEL>clock_module/clk_faster</twBEL></twPathDel><twLogDel>9.306</twLogDel><twRouteDel>19.020</twRouteDel><twTotDel>28.326</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="377800558853277700" iCriticalPaths="377800558853271940" sType="EndPoint">Paths for end point clock_module/clk_faster (SLICE_X21Y17.D3), 377800558853277700 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-17.827</twSlack><twSrc BELType="FF">clock_module/count_1</twSrc><twDest BELType="FF">clock_module/clk_faster</twDest><twTotPathDel>27.779</twTotPathDel><twClkSkew dest = "0.249" src = "0.262">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_module/count_1</twSrc><twDest BELType='FF'>clock_module/clk_faster</twDest><twLogLvls>33</twLogLvls><twSrcSite>SLICE_X20Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_module/count&lt;3&gt;</twComp><twBEL>clock_module/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>clock_module/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;3&gt;</twComp><twBEL>clock_module/count&lt;1&gt;_rt</twBEL><twBEL>clock_module/Madd__n0026_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;7&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;11&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;15&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y31.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;19&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y34.C1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>clock_module/_n0026&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_a[28]_MUX_3049_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0019_INV_1964_o11_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0019_INV_1964_o112</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_cy&lt;19&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_lut&lt;17&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_39_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N649</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[18]_a[28]_MUX_3088_o11_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>N649</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N649</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[18]_a[28]_MUX_3088_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[18]_a[28]_MUX_3088_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[23]_a[28]_MUX_3141_o111</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0021_INV_2024_o22_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0021_INV_2024_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3118_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3135_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3118_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[16]_a[28]_MUX_3119_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o23_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o23</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o2</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y34.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o24</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o221</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o22_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o221</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[24]_a[28]_MUX_3169_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o24</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N11</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0024_INV_2114_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0024_INV_2114_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N385</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[28]_a[28]_MUX_3194_o11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>N385</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3195_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[27]_a[28]_MUX_3195_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3195_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1005</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o21_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o212</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_cy&lt;13&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_lut&lt;11&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_51_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N996</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3280_o141_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>N996</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1144</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3280_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[13]_a[28]_MUX_3267_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o31_SW1</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y26.C3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o34</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3340_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[27]_a[28]_MUX_3282_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y19.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3282_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_lutdi3</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[24]_a[28]_MUX_3314_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0028_INV_2234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1360</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3338_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[9]_a[28]_MUX_3329_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_lutdi</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[14]_a[28]_MUX_3353_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0029_INV_2264_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y16.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;9&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_lut&lt;7&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y17.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;13&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_59_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_reduce_nor_6_o4</twComp><twBEL>clock_module/count[28]_reduce_nor_6_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>clock_module/count[28]_reduce_nor_6_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>clock_module/clk_faster</twComp><twBEL>clock_module/count[28]_reduce_nor_6_o6</twBEL><twBEL>clock_module/clk_faster</twBEL></twPathDel><twLogDel>9.344</twLogDel><twRouteDel>18.435</twRouteDel><twTotDel>27.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-17.822</twSlack><twSrc BELType="FF">clock_module/count_1</twSrc><twDest BELType="FF">clock_module/clk_faster</twDest><twTotPathDel>27.774</twTotPathDel><twClkSkew dest = "0.249" src = "0.262">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_module/count_1</twSrc><twDest BELType='FF'>clock_module/clk_faster</twDest><twLogLvls>33</twLogLvls><twSrcSite>SLICE_X20Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_module/count&lt;3&gt;</twComp><twBEL>clock_module/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>clock_module/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;3&gt;</twComp><twBEL>clock_module/count&lt;1&gt;_rt</twBEL><twBEL>clock_module/Madd__n0026_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;7&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;11&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;15&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y31.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;19&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y34.C1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>clock_module/_n0026&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_a[28]_MUX_3049_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0019_INV_1964_o11_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0019_INV_1964_o112</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_cy&lt;19&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_lut&lt;17&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_39_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N649</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[18]_a[28]_MUX_3088_o11_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>N649</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N649</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[18]_a[28]_MUX_3088_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[18]_a[28]_MUX_3088_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[23]_a[28]_MUX_3141_o111</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0021_INV_2024_o22_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0021_INV_2024_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3118_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3135_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3118_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[16]_a[28]_MUX_3119_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o23_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o23</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o2</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y34.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o24</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o221</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o22_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o221</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[24]_a[28]_MUX_3169_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o24</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N11</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0024_INV_2114_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0024_INV_2114_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N385</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[28]_a[28]_MUX_3194_o11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N385</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o221</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[25]_a[28]_MUX_3197_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[25]_a[28]_MUX_3197_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1005</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o21_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o212</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_cy&lt;13&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_lut&lt;11&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_51_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N996</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3280_o141_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>N996</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1144</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3280_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[13]_a[28]_MUX_3267_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o31_SW1</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y26.C3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o34</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3340_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[27]_a[28]_MUX_3282_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y19.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3282_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_lutdi3</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[24]_a[28]_MUX_3314_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0028_INV_2234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1360</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3338_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[9]_a[28]_MUX_3329_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_lutdi</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[14]_a[28]_MUX_3353_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0029_INV_2264_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y16.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;9&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_lut&lt;7&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y17.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;13&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_59_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_reduce_nor_6_o4</twComp><twBEL>clock_module/count[28]_reduce_nor_6_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>clock_module/count[28]_reduce_nor_6_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>clock_module/clk_faster</twComp><twBEL>clock_module/count[28]_reduce_nor_6_o6</twBEL><twBEL>clock_module/clk_faster</twBEL></twPathDel><twLogDel>9.344</twLogDel><twRouteDel>18.430</twRouteDel><twTotDel>27.774</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-17.814</twSlack><twSrc BELType="FF">clock_module/count_1</twSrc><twDest BELType="FF">clock_module/clk_faster</twDest><twTotPathDel>27.766</twTotPathDel><twClkSkew dest = "0.249" src = "0.262">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_module/count_1</twSrc><twDest BELType='FF'>clock_module/clk_faster</twDest><twLogLvls>33</twLogLvls><twSrcSite>SLICE_X20Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_module/count&lt;3&gt;</twComp><twBEL>clock_module/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>clock_module/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;3&gt;</twComp><twBEL>clock_module/count&lt;1&gt;_rt</twBEL><twBEL>clock_module/Madd__n0026_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;7&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;11&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;15&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y31.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;19&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y34.C1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>clock_module/_n0026&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_a[28]_MUX_3049_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0019_INV_1964_o11_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0019_INV_1964_o112</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_cy&lt;19&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_lut&lt;17&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_39_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N649</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[18]_a[28]_MUX_3088_o11_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>N649</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N649</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[18]_a[28]_MUX_3088_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[18]_a[28]_MUX_3088_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[23]_a[28]_MUX_3141_o111</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0021_INV_2024_o22_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0021_INV_2024_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3118_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3135_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3118_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[16]_a[28]_MUX_3119_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o23_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o23</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o2</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y34.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o24</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o221</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o22_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o221</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[24]_a[28]_MUX_3169_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o24</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N11</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0024_INV_2114_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0024_INV_2114_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N385</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[28]_a[28]_MUX_3194_o11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>N385</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3195_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[27]_a[28]_MUX_3195_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3195_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1005</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o21_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o212</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_cy&lt;13&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_lut&lt;11&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_51_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N996</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3280_o141_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>N996</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1144</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3280_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[13]_a[28]_MUX_3267_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o31_SW1</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y26.C3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o34</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3340_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[27]_a[28]_MUX_3282_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y19.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3282_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_lut&lt;3&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[24]_a[28]_MUX_3314_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0028_INV_2234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1360</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3338_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[9]_a[28]_MUX_3329_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_lutdi</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[14]_a[28]_MUX_3353_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0029_INV_2264_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y16.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;9&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_lut&lt;7&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y17.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;13&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_59_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_reduce_nor_6_o4</twComp><twBEL>clock_module/count[28]_reduce_nor_6_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>clock_module/count[28]_reduce_nor_6_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>clock_module/clk_faster</twComp><twBEL>clock_module/count[28]_reduce_nor_6_o6</twBEL><twBEL>clock_module/clk_faster</twBEL></twPathDel><twLogDel>9.331</twLogDel><twRouteDel>18.435</twRouteDel><twTotDel>27.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="449732893509868220" iCriticalPaths="449732893509852990" sType="EndPoint">Paths for end point clock_module/clk_faster (SLICE_X21Y17.D6), 449732893509868220 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-17.597</twSlack><twSrc BELType="FF">clock_module/count_1</twSrc><twDest BELType="FF">clock_module/clk_faster</twDest><twTotPathDel>27.549</twTotPathDel><twClkSkew dest = "0.249" src = "0.262">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_module/count_1</twSrc><twDest BELType='FF'>clock_module/clk_faster</twDest><twLogLvls>34</twLogLvls><twSrcSite>SLICE_X20Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_module/count&lt;3&gt;</twComp><twBEL>clock_module/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>clock_module/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;3&gt;</twComp><twBEL>clock_module/count&lt;1&gt;_rt</twBEL><twBEL>clock_module/Madd__n0026_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;7&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;11&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;15&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y31.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;19&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y34.C1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>clock_module/_n0026&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_a[28]_MUX_3049_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0019_INV_1964_o11_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0019_INV_1964_o112</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_cy&lt;19&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_lut&lt;17&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_39_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N649</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[18]_a[28]_MUX_3088_o11_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>N649</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N649</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[18]_a[28]_MUX_3088_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[18]_a[28]_MUX_3088_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[23]_a[28]_MUX_3141_o111</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0021_INV_2024_o22_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0021_INV_2024_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3118_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3135_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3118_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[16]_a[28]_MUX_3119_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o23_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o23</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o2</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y34.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o24</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o221</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o22_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o221</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[24]_a[28]_MUX_3169_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o24</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N11</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0024_INV_2114_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0024_INV_2114_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N385</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[28]_a[28]_MUX_3194_o11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>N385</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3195_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[27]_a[28]_MUX_3195_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3195_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1005</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o21_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o212</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_cy&lt;13&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_lut&lt;11&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_51_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N996</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3280_o141_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>N996</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1144</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3280_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[13]_a[28]_MUX_3267_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o31_SW1</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y26.C3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o34</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3340_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[27]_a[28]_MUX_3282_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y19.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3282_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_lutdi3</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[24]_a[28]_MUX_3314_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0028_INV_2234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1360</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3338_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[9]_a[28]_MUX_3329_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_lutdi</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[14]_a[28]_MUX_3353_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0029_INV_2264_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y16.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;9&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_lut&lt;7&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;13&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_59_OUT&lt;17&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y18.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_59_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N7</twComp><twBEL>clock_module/count[28]_reduce_nor_6_o6_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>N7</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>clock_module/clk_faster</twComp><twBEL>clock_module/count[28]_reduce_nor_6_o6</twBEL><twBEL>clock_module/clk_faster</twBEL></twPathDel><twLogDel>9.361</twLogDel><twRouteDel>18.188</twRouteDel><twTotDel>27.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-17.592</twSlack><twSrc BELType="FF">clock_module/count_1</twSrc><twDest BELType="FF">clock_module/clk_faster</twDest><twTotPathDel>27.544</twTotPathDel><twClkSkew dest = "0.249" src = "0.262">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_module/count_1</twSrc><twDest BELType='FF'>clock_module/clk_faster</twDest><twLogLvls>34</twLogLvls><twSrcSite>SLICE_X20Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_module/count&lt;3&gt;</twComp><twBEL>clock_module/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>clock_module/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;3&gt;</twComp><twBEL>clock_module/count&lt;1&gt;_rt</twBEL><twBEL>clock_module/Madd__n0026_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;7&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;11&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;15&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y31.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;19&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y34.C1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>clock_module/_n0026&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_a[28]_MUX_3049_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0019_INV_1964_o11_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0019_INV_1964_o112</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_cy&lt;19&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_lut&lt;17&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_39_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N649</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[18]_a[28]_MUX_3088_o11_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>N649</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N649</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[18]_a[28]_MUX_3088_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[18]_a[28]_MUX_3088_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[23]_a[28]_MUX_3141_o111</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0021_INV_2024_o22_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0021_INV_2024_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3118_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3135_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3118_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[16]_a[28]_MUX_3119_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o23_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o23</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o2</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y34.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o24</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o221</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o22_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o221</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[24]_a[28]_MUX_3169_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o24</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N11</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0024_INV_2114_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0024_INV_2114_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N385</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[28]_a[28]_MUX_3194_o11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N385</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o221</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[25]_a[28]_MUX_3197_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[25]_a[28]_MUX_3197_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1005</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o21_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o212</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_cy&lt;13&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_lut&lt;11&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_51_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N996</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3280_o141_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>N996</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1144</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3280_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[13]_a[28]_MUX_3267_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o31_SW1</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y26.C3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o34</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3340_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[27]_a[28]_MUX_3282_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y19.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3282_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_lutdi3</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[24]_a[28]_MUX_3314_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0028_INV_2234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1360</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3338_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[9]_a[28]_MUX_3329_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_lutdi</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[14]_a[28]_MUX_3353_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0029_INV_2264_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y16.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;9&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_lut&lt;7&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;13&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_59_OUT&lt;17&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y18.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_59_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N7</twComp><twBEL>clock_module/count[28]_reduce_nor_6_o6_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>N7</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>clock_module/clk_faster</twComp><twBEL>clock_module/count[28]_reduce_nor_6_o6</twBEL><twBEL>clock_module/clk_faster</twBEL></twPathDel><twLogDel>9.361</twLogDel><twRouteDel>18.183</twRouteDel><twTotDel>27.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-17.584</twSlack><twSrc BELType="FF">clock_module/count_1</twSrc><twDest BELType="FF">clock_module/clk_faster</twDest><twTotPathDel>27.536</twTotPathDel><twClkSkew dest = "0.249" src = "0.262">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_module/count_1</twSrc><twDest BELType='FF'>clock_module/clk_faster</twDest><twLogLvls>34</twLogLvls><twSrcSite>SLICE_X20Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_module/count&lt;3&gt;</twComp><twBEL>clock_module/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>clock_module/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;3&gt;</twComp><twBEL>clock_module/count&lt;1&gt;_rt</twBEL><twBEL>clock_module/Madd__n0026_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;7&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;11&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;15&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y31.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>clock_module/Madd__n0026_cy&lt;19&gt;</twComp><twBEL>clock_module/Madd__n0026_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y34.C1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>clock_module/_n0026&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_a[28]_MUX_3049_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0019_INV_1964_o11_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0019_INV_1964_o112</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_cy&lt;19&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_lut&lt;17&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_39_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_39_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N649</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[18]_a[28]_MUX_3088_o11_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>N649</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N649</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[18]_a[28]_MUX_3088_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[18]_a[28]_MUX_3088_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[23]_a[28]_MUX_3141_o111</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0021_INV_2024_o22_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0021_INV_2024_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3118_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3135_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[17]_a[28]_MUX_3118_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[16]_a[28]_MUX_3119_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o23_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o23</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o2</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y34.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0022_INV_2054_o24</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o221</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o22_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o221</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[24]_a[28]_MUX_3169_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0023_INV_2084_o24</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N11</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0024_INV_2114_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0024_INV_2114_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N385</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[28]_a[28]_MUX_3194_o11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>N385</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3195_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[27]_a[28]_MUX_3195_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3195_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1005</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o21_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0025_INV_2144_o212</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_cy&lt;13&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_lut&lt;11&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_51_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_51_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N996</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3280_o141_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>N996</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1144</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3280_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[13]_a[28]_MUX_3267_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o31_SW1</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y26.C3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0027_INV_2204_o34</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3340_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[27]_a[28]_MUX_3282_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y19.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[27]_a[28]_MUX_3282_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y19.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_lut&lt;3&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[24]_a[28]_MUX_3314_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0028_INV_2234_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0028_INV_2234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1360</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mmux_a[0]_a[28]_MUX_3338_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[9]_a[28]_MUX_3329_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_lutdi</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[14]_a[28]_MUX_3353_o</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Mcompar_BUS_0029_INV_2264_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/BUS_0029_INV_2264_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y16.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;9&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_lut&lt;7&gt;</twBEL><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;13&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y18.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_59_OUT&lt;17&gt;</twComp><twBEL>clock_module/count[28]_PWR_2_o_mod_4/Madd_a[28]_GND_4_o_add_59_OUT_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y18.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>clock_module/count[28]_PWR_2_o_mod_4/a[28]_GND_4_o_add_59_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N7</twComp><twBEL>clock_module/count[28]_reduce_nor_6_o6_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>N7</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>clock_module/clk_faster</twComp><twBEL>clock_module/count[28]_reduce_nor_6_o6</twBEL><twBEL>clock_module/clk_faster</twBEL></twPathDel><twLogDel>9.348</twLogDel><twRouteDel>18.188</twRouteDel><twTotDel>27.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_module/count_28 (SLICE_X20Y36.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.464</twSlack><twSrc BELType="FF">clock_module/count_28</twSrc><twDest BELType="FF">clock_module/count_28</twDest><twTotPathDel>0.464</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clock_module/count_28</twSrc><twDest BELType='FF'>clock_module/count_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clock_module/count&lt;28&gt;</twComp><twBEL>clock_module/count_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>clock_module/count&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y36.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>clock_module/count&lt;28&gt;</twComp><twBEL>clock_module/count&lt;28&gt;_rt</twBEL><twBEL>clock_module/Mcount_count_xor&lt;28&gt;</twBEL><twBEL>clock_module/count_28</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_module/count_25 (SLICE_X20Y35.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.510</twSlack><twSrc BELType="FF">clock_module/count_25</twSrc><twDest BELType="FF">clock_module/count_25</twDest><twTotPathDel>0.510</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clock_module/count_25</twSrc><twDest BELType='FF'>clock_module/count_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y35.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clock_module/count&lt;27&gt;</twComp><twBEL>clock_module/count_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y35.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.076</twDelInfo><twComp>clock_module/count&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y35.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>clock_module/count&lt;27&gt;</twComp><twBEL>clock_module/count&lt;25&gt;_rt.1</twBEL><twBEL>clock_module/Mcount_count_cy&lt;27&gt;</twBEL><twBEL>clock_module/count_25</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.076</twRouteDel><twTotDel>0.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_module/count_1 (SLICE_X20Y29.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.513</twSlack><twSrc BELType="FF">clock_module/count_1</twSrc><twDest BELType="FF">clock_module/count_1</twDest><twTotPathDel>0.513</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clock_module/count_1</twSrc><twDest BELType='FF'>clock_module/count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clock_module/count&lt;3&gt;</twComp><twBEL>clock_module/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y29.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.079</twDelInfo><twComp>clock_module/count&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>clock_module/count&lt;3&gt;</twComp><twBEL>clock_module/count&lt;1&gt;_rt.1</twBEL><twBEL>clock_module/Mcount_count_cy&lt;3&gt;</twBEL><twBEL>clock_module/count_1</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.079</twRouteDel><twTotDel>0.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>84.6</twPctLog><twPctRoute>15.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tbcper_I" slack="8.270" period="10.000" constraintValue="10.000" deviceLimit="1.730" freqLimit="578.035" physResource="clk_BUFGP/BUFG/I0" logResource="clk_BUFGP/BUFG/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="clk_BUFGP/IBUFG"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tcp" slack="9.570" period="10.000" constraintValue="10.000" deviceLimit="0.430" freqLimit="2325.581" physResource="clock_module/count&lt;3&gt;/CLK" logResource="clock_module/count_0/CK" locationPin="SLICE_X20Y29.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tcp" slack="9.570" period="10.000" constraintValue="10.000" deviceLimit="0.430" freqLimit="2325.581" physResource="clock_module/count&lt;3&gt;/CLK" logResource="clock_module/count_1/CK" locationPin="SLICE_X20Y29.CLK" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="34">1</twUnmetConstCnt><twDataSheet anchorID="35" twNameLen="15"><twClk2SUList anchorID="36" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>28.379</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="37"><twErrCnt>13</twErrCnt><twScore>139801</twScore><twSetupScore>139801</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>2167778194698104600</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5896</twConnCnt></twConstCov><twStats anchorID="38"><twMinPer>28.379</twMinPer><twFootnote number="1" /><twMaxFreq>35.237</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri May 08 14:51:44 2015 </twTimestamp></twFoot><twClientInfo anchorID="39"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 239 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
