<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSP432E4 DriverLib API Guide: hw_nvic.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSP432E4 DriverLib API Guide
   &#160;<span id="projectnumber">1.11.00.03</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8af83c0dc83a45a35ca6968cdc29a7af.html">tmp</a></li><li class="navelem"><a class="el" href="dir_90140c32fc9edc734902adeac82f5126.html">bazel_docapi.z9EuJc</a></li><li class="navelem"><a class="el" href="dir_582f67035d13454332c96fa2a9d28795.html">source</a></li><li class="navelem"><a class="el" href="dir_07e5b87f48f4320347001f82c85f4e84.html">ti</a></li><li class="navelem"><a class="el" href="dir_43e4c3706e9fa2b4c33e3262f8af0c15.html">devices</a></li><li class="navelem"><a class="el" href="dir_2bedc7ddcfead1e35ef6a2ee214c390d.html">msp432e4</a></li><li class="navelem"><a class="el" href="dir_7b1c26a06c9db619344d1b1808fc2b83.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_1aef2308e4b202c538b2d6e8a0dd67b0.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_nvic.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__nvic_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// hw_nvic.h - Macros used when accessing the NVIC hardware.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// Software License Agreement</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//   modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//   are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//   Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//   Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//   documentation and/or other materials provided with the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//   distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//   its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//   from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_NVIC_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_NVIC_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the NVIC register addresses.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab9847cc83164693a8f399e22e9459065">   46</a></span>&#160;<span class="preprocessor">#define NVIC_ACTLR              0xE000E008  // Auxiliary Control</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a767bbd2f329184ac62b26b3882a4590b">   47</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL            0xE000E010  // SysTick Control and Status</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac2f5cafa69f951520d4fd44dd4e924b4">   49</a></span>&#160;<span class="preprocessor">#define NVIC_ST_RELOAD          0xE000E014  // SysTick Reload Value Register</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0f17a366e81b0725e62a3090b6ed4d41">   50</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CURRENT         0xE000E018  // SysTick Current Value Register</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0daccf03d4cbd559a3018bbb9cd96ad3">   51</a></span>&#160;<span class="preprocessor">#define NVIC_EN0                0xE000E100  // Interrupt 0-31 Set Enable</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9829912cd8ad095150c59f0007a70db5">   52</a></span>&#160;<span class="preprocessor">#define NVIC_EN1                0xE000E104  // Interrupt 32-63 Set Enable</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8e296d3fe1f71f9c8d31a81f06a11b4e">   53</a></span>&#160;<span class="preprocessor">#define NVIC_EN2                0xE000E108  // Interrupt 64-95 Set Enable</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a48a6eda009e5561d2b1c01257f873528">   54</a></span>&#160;<span class="preprocessor">#define NVIC_EN3                0xE000E10C  // Interrupt 96-127 Set Enable</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a03e9b69fd65de83a38074563a5f93c35">   55</a></span>&#160;<span class="preprocessor">#define NVIC_EN4                0xE000E110  // Interrupt 128-159 Set Enable</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac9888a13dfbc4e6f087ffb299b784cd3">   56</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0               0xE000E180  // Interrupt 0-31 Clear Enable</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9f8f5c06e619e8230d854fe86cd6f1ca">   57</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1               0xE000E184  // Interrupt 32-63 Clear Enable</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3de8688830bcf9e79f1e450f1b4cf65e">   58</a></span>&#160;<span class="preprocessor">#define NVIC_DIS2               0xE000E188  // Interrupt 64-95 Clear Enable</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac936c75dd75a1b13e3a58bfb87275473">   59</a></span>&#160;<span class="preprocessor">#define NVIC_DIS3               0xE000E18C  // Interrupt 96-127 Clear Enable</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4938b6e3cb616e5655f546d4fd1be773">   60</a></span>&#160;<span class="preprocessor">#define NVIC_DIS4               0xE000E190  // Interrupt 128-159 Clear Enable</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1c227f4e486e43e89889548daf74a8bf">   61</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0              0xE000E200  // Interrupt 0-31 Set Pending</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab97ab845d8d2750beede3fa0b49d1064">   62</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1              0xE000E204  // Interrupt 32-63 Set Pending</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adca9ac0a1e7edd8fefe49008099ab8e6">   63</a></span>&#160;<span class="preprocessor">#define NVIC_PEND2              0xE000E208  // Interrupt 64-95 Set Pending</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acde0d489c11893d48674b803c707eb96">   64</a></span>&#160;<span class="preprocessor">#define NVIC_PEND3              0xE000E20C  // Interrupt 96-127 Set Pending</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae739baea6cd152ada46c2a3e2d904e46">   65</a></span>&#160;<span class="preprocessor">#define NVIC_PEND4              0xE000E210  // Interrupt 128-159 Set Pending</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5f10bf99e21c6b76d3431a518071fd71">   66</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0            0xE000E280  // Interrupt 0-31 Clear Pending</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a17db90deb5ddafd6aa4b4f1f3568fc43">   67</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1            0xE000E284  // Interrupt 32-63 Clear Pending</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4deddcd9463a41363f447d21f1c206cf">   68</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND2            0xE000E288  // Interrupt 64-95 Clear Pending</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad49408c20bf59d89d3bc8fb88fc8e5bd">   69</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND3            0xE000E28C  // Interrupt 96-127 Clear Pending</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9e7502ef5375ba716868e1b54bd9eb7f">   70</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND4            0xE000E290  // Interrupt 128-159 Clear Pending</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac000f145a5bace31e22573a57248c781">   71</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0            0xE000E300  // Interrupt 0-31 Active Bit</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab477cde51d26aecc301161b117b7bb56">   72</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1            0xE000E304  // Interrupt 32-63 Active Bit</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af871d057f8e22806fd4e8af17b08bb6e">   73</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE2            0xE000E308  // Interrupt 64-95 Active Bit</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a510bdeac1f0693e89c7346b19e2dc34c">   74</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE3            0xE000E30C  // Interrupt 96-127 Active Bit</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aedee6c3b69e16c5ef0bd651a9f350367">   75</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE4            0xE000E310  // Interrupt 128-159 Active Bit</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a18cea92c71bd04c864eb6d2ed7438885">   76</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0               0xE000E400  // Interrupt 0-3 Priority</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1a9e2a8df93a2504c1a55aa95962a73a">   77</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1               0xE000E404  // Interrupt 4-7 Priority</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8c7e668b3262773a397fc25c4d0cdbcb">   78</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2               0xE000E408  // Interrupt 8-11 Priority</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a94acb841e721388468ac76b29f44ab06">   79</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3               0xE000E40C  // Interrupt 12-15 Priority</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af966c67de90708e2137c37fba54e91bc">   80</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4               0xE000E410  // Interrupt 16-19 Priority</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3d0ccbe9b6733e7f3003a356b9ec998c">   81</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5               0xE000E414  // Interrupt 20-23 Priority</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a517055d422a98ee117e548da8bab6cd2">   82</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6               0xE000E418  // Interrupt 24-27 Priority</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acb5880381bb3ccc41a43769cbb7d0380">   83</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7               0xE000E41C  // Interrupt 28-31 Priority</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3a4b85819dabf11849c195cd486e9998">   84</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8               0xE000E420  // Interrupt 32-35 Priority</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8078d70d80da47831a9747b799dd9edb">   85</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9               0xE000E424  // Interrupt 36-39 Priority</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a11d56252a7d015637eba9501f52633b6">   86</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10              0xE000E428  // Interrupt 40-43 Priority</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0c59a490d0dd67147dcae93b45c0f109">   87</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11              0xE000E42C  // Interrupt 44-47 Priority</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a155fb32059321478ae7fbad99d384f2f">   88</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12              0xE000E430  // Interrupt 48-51 Priority</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad1d93011f649138c55405a816a6d9800">   89</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13              0xE000E434  // Interrupt 52-55 Priority</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a163ac0da371b2faffba35e7c51bddf69">   90</a></span>&#160;<span class="preprocessor">#define NVIC_PRI14              0xE000E438  // Interrupt 56-59 Priority</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a38c109f2985b5c3877fc8f7f9ceebf75">   91</a></span>&#160;<span class="preprocessor">#define NVIC_PRI15              0xE000E43C  // Interrupt 60-63 Priority</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2eff8fcba140ec15e6d597d1504264a6">   92</a></span>&#160;<span class="preprocessor">#define NVIC_PRI16              0xE000E440  // Interrupt 64-67 Priority</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a24880b174f48925af3c6d0289771299a">   93</a></span>&#160;<span class="preprocessor">#define NVIC_PRI17              0xE000E444  // Interrupt 68-71 Priority</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9e0e1d9190a7f221b4202c4b38ec2c23">   94</a></span>&#160;<span class="preprocessor">#define NVIC_PRI18              0xE000E448  // Interrupt 72-75 Priority</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a343012fe7c4a899cd7f8649d66ef5fb1">   95</a></span>&#160;<span class="preprocessor">#define NVIC_PRI19              0xE000E44C  // Interrupt 76-79 Priority</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afa8c32e0b14411cb053216d573bdc3f6">   96</a></span>&#160;<span class="preprocessor">#define NVIC_PRI20              0xE000E450  // Interrupt 80-83 Priority</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab8c3971a48ea63fba5ea8e17717cd926">   97</a></span>&#160;<span class="preprocessor">#define NVIC_PRI21              0xE000E454  // Interrupt 84-87 Priority</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2e383a6d48e4d28b7e710e6278b56b55">   98</a></span>&#160;<span class="preprocessor">#define NVIC_PRI22              0xE000E458  // Interrupt 88-91 Priority</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adf02d3ed29dc6aa2b0db48984e4bdf39">   99</a></span>&#160;<span class="preprocessor">#define NVIC_PRI23              0xE000E45C  // Interrupt 92-95 Priority</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac9366a6a9f20fa2bbc2e4e5a52c068c9">  100</a></span>&#160;<span class="preprocessor">#define NVIC_PRI24              0xE000E460  // Interrupt 96-99 Priority</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afe27fe8b84ab5b20a964b6b4168c903a">  101</a></span>&#160;<span class="preprocessor">#define NVIC_PRI25              0xE000E464  // Interrupt 100-103 Priority</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aaebfad3444b121076cc6cb32235a5c5b">  102</a></span>&#160;<span class="preprocessor">#define NVIC_PRI26              0xE000E468  // Interrupt 104-107 Priority</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa06a7e4198d41474a5f6f22c19468c42">  103</a></span>&#160;<span class="preprocessor">#define NVIC_PRI27              0xE000E46C  // Interrupt 108-111 Priority</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acc016217a09721e7f2d8208f6a64759b">  104</a></span>&#160;<span class="preprocessor">#define NVIC_PRI28              0xE000E470  // Interrupt 112-115 Priority</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a33fb2f8e23e77abe3c715acf0087631e">  105</a></span>&#160;<span class="preprocessor">#define NVIC_PRI29              0xE000E474  // Interrupt 116-119 Priority</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a58e28d01171df299c73abd6d2d20155f">  106</a></span>&#160;<span class="preprocessor">#define NVIC_PRI30              0xE000E478  // Interrupt 120-123 Priority</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a96295fc75f6873c5a973af8600d15bbe">  107</a></span>&#160;<span class="preprocessor">#define NVIC_PRI31              0xE000E47C  // Interrupt 124-127 Priority</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab67dba70ea174720f0edf71ab018ba9e">  108</a></span>&#160;<span class="preprocessor">#define NVIC_PRI32              0xE000E480  // Interrupt 128-131 Priority</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a06d223e88ce0e03e265dc49fb63a97f9">  109</a></span>&#160;<span class="preprocessor">#define NVIC_PRI33              0xE000E484  // Interrupt 132-135 Priority</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa146b483bffc0ad38ed81bf29f5187ef">  110</a></span>&#160;<span class="preprocessor">#define NVIC_PRI34              0xE000E488  // Interrupt 136-139 Priority</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac0b341e1cdaa51a86b0cf9cf56988695">  111</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID              0xE000ED00  // CPU ID Base</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afa1ca44ad548bf5bfa2f19d7438c722a">  112</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL           0xE000ED04  // Interrupt Control and State</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8028743cd542dca6de67524512f015b0">  113</a></span>&#160;<span class="preprocessor">#define NVIC_VTABLE             0xE000ED08  // Vector Table Offset</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4b8063473ed37bbc7f9a41da65b9c2ad">  114</a></span>&#160;<span class="preprocessor">#define NVIC_APINT              0xE000ED0C  // Application Interrupt and Reset</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a15f41c2b54e21dc9abb03e5d0a7c719d">  116</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_CTRL           0xE000ED10  // System Control</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a51ae1d31f483a442ba3b67c605419f03">  117</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL           0xE000ED14  // Configuration and Control</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aaca44d8032156f85991ffc303f1baddf">  118</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1           0xE000ED18  // System Handler Priority 1</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a618b94c9eb37d0fa3ce8a015000af87e">  119</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI2           0xE000ED1C  // System Handler Priority 2</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a11a289b2016fdb8e0f1d9bd27dc355ed">  120</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3           0xE000ED20  // System Handler Priority 3</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a529f8f0eef63e12214fdd2c723a3d155">  121</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL       0xE000ED24  // System Handler Control and State</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af7ee8c85a3eedaf44f73ed49c20a44af">  122</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT         0xE000ED28  // Configurable Fault Status</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aaa94249a2a6bd06073cc33b064ef2bc9">  123</a></span>&#160;<span class="preprocessor">#define NVIC_HFAULT_STAT        0xE000ED2C  // Hard Fault Status</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab5d71ec1866230429979a72b36d96b8d">  124</a></span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT         0xE000ED30  // Debug Status Register</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae0b49e0585292833147af2d025c0843c">  125</a></span>&#160;<span class="preprocessor">#define NVIC_MM_ADDR            0xE000ED34  // Memory Management Fault Address</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8d1260111b683a702662798be078f899">  126</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_ADDR         0xE000ED38  // Bus Fault Address</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6461db37313f33e7498cf9955571d758">  127</a></span>&#160;<span class="preprocessor">#define NVIC_CPAC               0xE000ED88  // Coprocessor Access Control</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7be75ffdc159ad15d871dc79b12a6675">  128</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_TYPE           0xE000ED90  // MPU Type</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3ddc77a4059aa9dcb20fbd9f543363a0">  129</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_CTRL           0xE000ED94  // MPU Control</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ade051e0e6b4c898e3488eb39bfaae129">  130</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_NUMBER         0xE000ED98  // MPU Region Number</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a89eef9b61007afd7b03f5384a4eed0f4">  131</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE           0xE000ED9C  // MPU Region Base Address</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a27fcd26de5ff56333143e9d4e48c2198">  132</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR           0xE000EDA0  // MPU Region Attribute and Size</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3ab86021ae3032ee53d8eb3a4fd29448">  133</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE1          0xE000EDA4  // MPU Region Base Address Alias 1</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad37ebc91f6039ea6669133720ed1b31c">  134</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1          0xE000EDA8  // MPU Region Attribute and Size</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                            <span class="comment">// Alias 1</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a03545c101617c26e6ca3ba5256a14b47">  136</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE2          0xE000EDAC  // MPU Region Base Address Alias 2</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a73e3ad404bbc15932dfefe2335fc7d79">  137</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2          0xE000EDB0  // MPU Region Attribute and Size</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                            <span class="comment">// Alias 2</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a875b1c171334ab6c0856a6d051fb78df">  139</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE3          0xE000EDB4  // MPU Region Base Address Alias 3</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a95c4e9016388e17095186211689cc513">  140</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3          0xE000EDB8  // MPU Region Attribute and Size</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                            <span class="comment">// Alias 3</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1f4c68985928d88474bbb2000912f9ad">  142</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL           0xE000EDF0  // Debug Control and Status Reg</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1ecf7e4a6729766387f4742939183be9">  143</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER           0xE000EDF4  // Debug Core Reg. Transfer Select</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adb1e0fc271cbed105133b2efe0d75b9c">  144</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_DATA           0xE000EDF8  // Debug Core Register Data</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a088d9b67bd0c0b785e2821b502f5990f">  145</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT            0xE000EDFC  // Debug Reset Interrupt Control</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aff93a807f44930ad5cc13c5d9cf58b82">  146</a></span>&#160;<span class="preprocessor">#define NVIC_SW_TRIG            0xE000EF00  // Software Trigger Interrupt</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afe03ac0fb1df64b6779e143f0cc74985">  147</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC               0xE000EF34  // Floating-Point Context Control</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a68f027efc387ab46467583aaa0a11cbb">  148</a></span>&#160;<span class="preprocessor">#define NVIC_FPCA               0xE000EF38  // Floating-Point Context Address</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a550be2d476fee72ee0ca7baaffeb5f68">  149</a></span>&#160;<span class="preprocessor">#define NVIC_FPDSC              0xE000EF3C  // Floating-Point Default Status</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTLR register.</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a08176e10f4439b0ec6dd8172cb7c17c3">  157</a></span>&#160;<span class="preprocessor">#define NVIC_ACTLR_DISOOFP      0x00000200  // Disable Out-Of-Order Floating</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                            <span class="comment">// Point</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af2ae2a2d61e6f0f4d059666a0f0c3087">  159</a></span>&#160;<span class="preprocessor">#define NVIC_ACTLR_DISFPCA      0x00000100  // Disable CONTROL</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a211e481842051c5bd6a4a3e281d5155d">  160</a></span>&#160;<span class="preprocessor">#define NVIC_ACTLR_DISFOLD      0x00000004  // Disable IT Folding</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aafabc18a0df71cfa8f5a4548fffebe5a">  161</a></span>&#160;<span class="preprocessor">#define NVIC_ACTLR_DISWBUF      0x00000002  // Disable Write Buffer</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af3e7e044ef44476dbedbf4f5ed912f4d">  162</a></span>&#160;<span class="preprocessor">#define NVIC_ACTLR_DISMCYC      0x00000001  // Disable Interrupts of Multiple</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                            <span class="comment">// Cycle Instructions</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ST_CTRL register.</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3046d95603d6bf78a76ebae31b9dc2d0">  170</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_COUNT      0x00010000  // Count Flag</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5a6d19d13e11441d5e62ce699749eea7">  171</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_CLK_SRC    0x00000004  // Clock Source</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aff514c40eb9dcd7438077ec36b184b32">  172</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_INTEN      0x00000002  // Interrupt Enable</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a10796236e9ce72fc8b59a0ac57ccc3c4">  173</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_ENABLE     0x00000001  // Enable</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ST_RELOAD register.</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa4be427c338d1f3929a136a2774c4d7e">  180</a></span>&#160;<span class="preprocessor">#define NVIC_ST_RELOAD_M        0x00FFFFFF  // Reload Value</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa38c0fe2abc113dcbc042dfa5bdffd8a">  181</a></span>&#160;<span class="preprocessor">#define NVIC_ST_RELOAD_S        0</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ST_CURRENT</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acfa787fd3be98c2f2142bfd58fc32e20">  189</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CURRENT_M       0x00FFFFFF  // Current Value</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae84004a0580f5e245034804b9fc28795">  190</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CURRENT_S       0</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_EN0 register.</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adef2f09b9cb5b0dd62cd8e87528fb901">  197</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT_M          0xFFFFFFFF  // Interrupt Enable</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_EN1 register.</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5bb983464e5b9c075481b707114a4be8">  204</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT_M          0xFFFFFFFF  // Interrupt Enable</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_EN2 register.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a67c57bc07f3e10aa60635a118411a6a7">  211</a></span>&#160;<span class="preprocessor">#define NVIC_EN2_INT_M          0xFFFFFFFF  // Interrupt Enable</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_EN3 register.</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2cf9624e8550de7e9df3892bc6f6164e">  218</a></span>&#160;<span class="preprocessor">#define NVIC_EN3_INT_M          0xFFFFFFFF  // Interrupt Enable</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_EN4 register.</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1e6dd68455aaa79513e07fc531426da0">  225</a></span>&#160;<span class="preprocessor">#define NVIC_EN4_INT_M          0x000007FF  // Interrupt Enable</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DIS0 register.</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae9ca2fa40358379de7ff662749cd2fca">  232</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT_M         0xFFFFFFFF  // Interrupt Disable</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DIS1 register.</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7b3e99917ccefe633c809487c8c47c07">  239</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT_M         0xFFFFFFFF  // Interrupt Disable</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DIS2 register.</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab77e1f7b051b913782b8f92782e5a11a">  246</a></span>&#160;<span class="preprocessor">#define NVIC_DIS2_INT_M         0xFFFFFFFF  // Interrupt Disable</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DIS3 register.</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae1ea3cbab19f177f0c547fe1248449dd">  253</a></span>&#160;<span class="preprocessor">#define NVIC_DIS3_INT_M         0xFFFFFFFF  // Interrupt Disable</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DIS4 register.</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5d8f9f16db07dcba09c8e921e9cfca4b">  260</a></span>&#160;<span class="preprocessor">#define NVIC_DIS4_INT_M         0x000007FF  // Interrupt Disable</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PEND0 register.</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a467c269f05b73caba80bc074cf88b432">  267</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PEND1 register.</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9426dff7aa5d567029bb3ed8dc7054d6">  274</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PEND2 register.</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3071b7d39094fffbb66cf0afe734f365">  281</a></span>&#160;<span class="preprocessor">#define NVIC_PEND2_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PEND3 register.</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aca5d5c589fe17ecdac7ed1a9417a1166">  288</a></span>&#160;<span class="preprocessor">#define NVIC_PEND3_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PEND4 register.</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a29ed2ae27c086810ebb65228f0bdd039">  295</a></span>&#160;<span class="preprocessor">#define NVIC_PEND4_INT_M        0x000007FF  // Interrupt Set Pending</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND0 register.</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ace6ef0e9e8b1fe79ae13be7b9f688e26">  302</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND1 register.</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adad790695f9cd8399a50aea5ee6d94cb">  309</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND2 register.</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0179dfe450acf373a5c8b1cf7ba861b0">  316</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND2_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND3 register.</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7f4ca4d6e02e42516d50e349264271f9">  323</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND3_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND4 register.</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad32ab5a14d242d85cccb24667929d9c8">  330</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND4_INT_M      0x000007FF  // Interrupt Clear Pending</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE0 register.</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af09093b82bcbf553ffb7adc83337e6b6">  337</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT_M      0xFFFFFFFF  // Interrupt Active</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE1 register.</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad8c69a2641e7f8c9673df265774358a9">  344</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT_M      0xFFFFFFFF  // Interrupt Active</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE2 register.</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8cef5776f6a4f2023a920170626463d5">  351</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE2_INT_M      0xFFFFFFFF  // Interrupt Active</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE3 register.</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acfbd7438a3b2511ba36a23fe6da81471">  358</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE3_INT_M      0xFFFFFFFF  // Interrupt Active</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE4 register.</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adccc9ce469c608946cced936adc36383">  365</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE4_INT_M      0x000007FF  // Interrupt Active</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI0 register.</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8466b4896505f5a3739fbdbfa6a91736">  372</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT3_M        0xE0000000  // Interrupt 3 Priority Mask</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0b36df4fa760f59ab9ee78214ca417f6">  373</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT2_M        0x00E00000  // Interrupt 2 Priority Mask</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac6dcf4cb914e37d5cdeacbf2c33aa5b3">  374</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT1_M        0x0000E000  // Interrupt 1 Priority Mask</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aeb223aa5e78ce87481aa302e4960991b">  375</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT0_M        0x000000E0  // Interrupt 0 Priority Mask</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a034cf668b94934f8a98f518b31d24a4e">  376</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT3_S        29</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad3e2f3fdcad83367cd4b7479f0d0bd19">  377</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT2_S        21</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad0b2f337ff415ff15c1748b4dc8d492b">  378</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT1_S        13</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a23301637d3f348074601b43fd34d96f4">  379</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT0_S        5</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI1 register.</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa26a6ed061a9e2607d08089792517059">  386</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT7_M        0xE0000000  // Interrupt 7 Priority Mask</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1b88f004c9c4aec1b14335a40bfed973">  387</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT6_M        0x00E00000  // Interrupt 6 Priority Mask</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a16def09c64525a714d8de1a2fcd9885b">  388</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT5_M        0x0000E000  // Interrupt 5 Priority Mask</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa209d77076c4687b5bc138cf13e20c7c">  389</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT4_M        0x000000E0  // Interrupt 4 Priority Mask</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a689b2888a9fa6a14fb0cfe79f6f487f6">  390</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT7_S        29</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0d1cd02fd3f87c99f1317720d62d5699">  391</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT6_S        21</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af2438af5ab5b9f37a53ea1d48b5778e2">  392</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT5_S        13</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3da0f0f48c82e89babc6ff61ea65fe3a">  393</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT4_S        5</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI2 register.</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af3010874f18446972187cb1dd29f5b9b">  400</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT11_M       0xE0000000  // Interrupt 11 Priority Mask</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab18ecca7b21ea619e5c9c02a91a87763">  401</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT10_M       0x00E00000  // Interrupt 10 Priority Mask</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5aa722815c4330f8bda5d38db5e3c244">  402</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT9_M        0x0000E000  // Interrupt 9 Priority Mask</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8000e0288c0c11340ba22755e6a1e049">  403</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT8_M        0x000000E0  // Interrupt 8 Priority Mask</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6251f82618d37a240fa75879eb8ef325">  404</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT11_S       29</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a70dac7f06886f479705b86c10542c8f2">  405</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT10_S       21</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a499c09d37c34ae949dfa1289d3efa722">  406</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT9_S        13</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8fb137b8a31bcbec0d2b4ae0fd7a5822">  407</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT8_S        5</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI3 register.</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aae103697609027349515ef1d9842f160">  414</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT15_M       0xE0000000  // Interrupt 15 Priority Mask</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7fa72ed11f7dc437e81dd394629fbe14">  415</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT14_M       0x00E00000  // Interrupt 14 Priority Mask</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3839185444ec447cdd088de2a50caaad">  416</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT13_M       0x0000E000  // Interrupt 13 Priority Mask</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6189a2281187191a39f01891dd0e8a54">  417</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT12_M       0x000000E0  // Interrupt 12 Priority Mask</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6950fd8426b90d162f4931937b60ed60">  418</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT15_S       29</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ace8df69c60aa6634905c2ac7ec6aa6f9">  419</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT14_S       21</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad163a9c5c190bc39399c8829f7114db1">  420</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT13_S       13</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aba65741cbc30f8d6bc0be773ece9d3a4">  421</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT12_S       5</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI4 register.</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1a822572d7d360d613719f25a5f8edd3">  428</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT19_M       0xE0000000  // Interrupt 19 Priority Mask</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a996ad14f0bc7fd9453efdcc44e268749">  429</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT18_M       0x00E00000  // Interrupt 18 Priority Mask</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab59ccf44d5dabecf57e262fc84eeb88b">  430</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT17_M       0x0000E000  // Interrupt 17 Priority Mask</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac91f9810103fc740647eac9e9c064ea5">  431</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT16_M       0x000000E0  // Interrupt 16 Priority Mask</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab8693e825b53e319b7b3215bf10de7ec">  432</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT19_S       29</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa72c2b861b4d8a1dd03f2c9e33b1b119">  433</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT18_S       21</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af52d01568aad6aab128b957343828e74">  434</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT17_S       13</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af820c9ffdb950781bcfb79dca3df2430">  435</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT16_S       5</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI5 register.</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad5d783e3732a43c9a861602273cee6e5">  442</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT23_M       0xE0000000  // Interrupt 23 Priority Mask</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6f5161d63a57432c48eee0b92575b5d9">  443</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT22_M       0x00E00000  // Interrupt 22 Priority Mask</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acf3d85605fd3f6afaaae4c345b53f5df">  444</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT21_M       0x0000E000  // Interrupt 21 Priority Mask</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a83468a8ffca811993551f43a4c82af0f">  445</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT20_M       0x000000E0  // Interrupt 20 Priority Mask</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a69a738033b0ffb62b9925c6af6f5d8e0">  446</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT23_S       29</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3cbb1134fb7df3ad88ed2440344cdd00">  447</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT22_S       21</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9ca7f3802f9f684987e6b1f6637a4269">  448</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT21_S       13</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a55aa271d719398a0d42fcff2cf68ceab">  449</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT20_S       5</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI6 register.</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1db9bf4834f5e2593a8aca5bb33bc10c">  456</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT27_M       0xE0000000  // Interrupt 27 Priority Mask</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5bd57e38550f71f725b1e606963e23f7">  457</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT26_M       0x00E00000  // Interrupt 26 Priority Mask</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2d4c7e5a93a4031fac72ab7844b4671d">  458</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT25_M       0x0000E000  // Interrupt 25 Priority Mask</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae78a3fe07174d2b86bff495429797e66">  459</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT24_M       0x000000E0  // Interrupt 24 Priority Mask</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a44b20008d368f9236ac7689e8d3eb5eb">  460</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT27_S       29</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9db1528737b961a94d841fc26f8bbe9e">  461</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT26_S       21</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a85b268747cde5af52175bd597b56ad24">  462</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT25_S       13</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae2dcbdcd865d09d36a25b01ea88d7371">  463</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT24_S       5</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI7 register.</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ace80ea8eb44638a7a4a71b82c758785d">  470</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT31_M       0xE0000000  // Interrupt 31 Priority Mask</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0133a17e8ce8528fdeff34de6d94817f">  471</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT30_M       0x00E00000  // Interrupt 30 Priority Mask</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7cce2327e61ec1a982f734eec7cfd5d1">  472</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT29_M       0x0000E000  // Interrupt 29 Priority Mask</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a814ff3a2fce8d685e0139fe0f5562d72">  473</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT28_M       0x000000E0  // Interrupt 28 Priority Mask</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab3072a07f9934fe505c95a10b8cf2682">  474</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT31_S       29</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af4f22774f2d187efd3de0ae2365be962">  475</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT30_S       21</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2a40aaba0fa456ab3192787e66e8a9af">  476</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT29_S       13</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9809bb67d2e489e11272dffdb4a4e0db">  477</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT28_S       5</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI8 register.</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af5b16f46cc8facf3e0818210a2fd54fb">  484</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT35_M       0xE0000000  // Interrupt 35 Priority Mask</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2c761b32588fc33732dfb0eafbe2d13e">  485</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT34_M       0x00E00000  // Interrupt 34 Priority Mask</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae2a1527ade77f00ffc9768cc1e07d7bf">  486</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT33_M       0x0000E000  // Interrupt 33 Priority Mask</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3b8aa42fe4be1f5770a28a1d62cbb9e3">  487</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT32_M       0x000000E0  // Interrupt 32 Priority Mask</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1605a37283cf69e19eb673caac04924d">  488</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT35_S       29</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a21aaa94a1e46175bf67af7fa47d78102">  489</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT34_S       21</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a772612a2cb406c0774cbd00a5b8629d5">  490</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT33_S       13</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa045100dc06bca9dc5ad8f038018fa8f">  491</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT32_S       5</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI9 register.</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adf3bf0895ed6a29e5219f0bdbdaa6495">  498</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT39_M       0xE0000000  // Interrupt 39 Priority Mask</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a89dff4ccb8cafd047be31e5f423139c5">  499</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT38_M       0x00E00000  // Interrupt 38 Priority Mask</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a94f64621445f8ccfdbdf4472d766d1de">  500</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT37_M       0x0000E000  // Interrupt 37 Priority Mask</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a72cfd1581c6d671d91128f1e928a4fdb">  501</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT36_M       0x000000E0  // Interrupt 36 Priority Mask</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab8fdd1eb98380214abb8385d6c13eb1f">  502</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT39_S       29</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa41eb929a7096ade583f5c3a9fd155fa">  503</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT38_S       21</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7cc59a0d4600c4e5a98fc72cb47e90de">  504</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT37_S       13</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab13e4613bf1aab9547b674ff022bb938">  505</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT36_S       5</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI10 register.</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a70279393b256510b8c8beed7d209af64">  512</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT43_M      0xE0000000  // Interrupt 43 Priority Mask</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afe16f2a9292d83a079b1787aaab7358f">  513</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT42_M      0x00E00000  // Interrupt 42 Priority Mask</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6abc5f3f43f6bf70721cf9eca3174cf8">  514</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT41_M      0x0000E000  // Interrupt 41 Priority Mask</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adb04f8d241169ae1bc06eeacaa1617a5">  515</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT40_M      0x000000E0  // Interrupt 40 Priority Mask</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad24a8949ccaa0a2d23140d63e3ad1148">  516</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT43_S      29</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8a0494dd5c35c410e5d813435f0073a0">  517</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT42_S      21</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af036b7a8023692d618ff7fc8c15ff14a">  518</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT41_S      13</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ade7bdcbd333fe7c440c3322cd2e7ff5f">  519</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT40_S      5</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI11 register.</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae45785e78d28753bf9f65831d8a38346">  526</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT47_M      0xE0000000  // Interrupt 47 Priority Mask</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a757abf8d6ac5805f9b503aff37fc9ce2">  527</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT46_M      0x00E00000  // Interrupt 46 Priority Mask</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acd3a25bfa4e96c5db8ee3ef5bf1e6604">  528</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT45_M      0x0000E000  // Interrupt 45 Priority Mask</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a572fe6013742eb251e302d90b8874ce6">  529</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT44_M      0x000000E0  // Interrupt 44 Priority Mask</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a677b5533e47d124bdd294fa51a61867a">  530</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT47_S      29</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6542bc63b13395598ccfa57028a062f1">  531</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT46_S      21</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7956749deb9a33a9d52a8a31e4a8f437">  532</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT45_S      13</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa714fc7841216322fbf35bca95306a80">  533</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT44_S      5</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI12 register.</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2d665574fc39eea957b14ba60d08d708">  540</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT51_M      0xE0000000  // Interrupt 51 Priority Mask</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa1cb3d3e26ca31dc320b79e13879ebea">  541</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT50_M      0x00E00000  // Interrupt 50 Priority Mask</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4a1091a2ea72fc1f52218da941e71dac">  542</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT49_M      0x0000E000  // Interrupt 49 Priority Mask</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a42648801e22173eaf2155f3338d7872c">  543</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT48_M      0x000000E0  // Interrupt 48 Priority Mask</span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a131fb0b29ec2d56d4fd475be6a781ed8">  544</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT51_S      29</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afac497b3fa3deb06e692b7f9d8f3e366">  545</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT50_S      21</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a37e28ef071088c11ed1c7c46afaae8f1">  546</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT49_S      13</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa7e55db2ec6a444caa3ee037c86d023d">  547</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT48_S      5</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI13 register.</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a760256d40f32e13ae43a43c2bfec570e">  554</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT55_M      0xE0000000  // Interrupt 55 Priority Mask</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a320ee17403ece54d2e3f93e2ae81b298">  555</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT54_M      0x00E00000  // Interrupt 54 Priority Mask</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afc3066813c49009ee4c6cd10d08b208e">  556</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT53_M      0x0000E000  // Interrupt 53 Priority Mask</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac0e72cd588c4d77cdad091bd0d98995d">  557</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT52_M      0x000000E0  // Interrupt 52 Priority Mask</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa314d474fd7c7e7eaaf81de1d54f9765">  558</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT55_S      29</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3feacfe0c9249ea2704419f96cc32ca3">  559</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT54_S      21</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a890c85219671cba0431c1b69479ed928">  560</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT53_S      13</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5ac10e2883206a03913f305c35ef616c">  561</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT52_S      5</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI14 register.</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acd958d2ba3f69680b61d6eb8764f140d">  568</a></span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTD_M       0xE0000000  // Interrupt 59 Priority Mask</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3868d9a0066cdc5b8c8c0f073ce7fc3d">  569</a></span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTC_M       0x00E00000  // Interrupt 58 Priority Mask</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6f0e2e29939130e3e33db03fd7df7240">  570</a></span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTB_M       0x0000E000  // Interrupt 57 Priority Mask</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afa6c60045975a676e80b8505599d1ebb">  571</a></span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTA_M       0x000000E0  // Interrupt 56 Priority Mask</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9342d5d926f00f0da63c21016a4c4752">  572</a></span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTD_S       29</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a59d306f4895b48114bd368f87fb58952">  573</a></span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTC_S       21</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4f2e780b70e4824afc42d8532dcb4dd6">  574</a></span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTB_S       13</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad87c66822c6da3dab859ba5b1c37007e">  575</a></span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTA_S       5</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI15 register.</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9f5083995382fae62c7c1573e89a461e">  582</a></span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTD_M       0xE0000000  // Interrupt 63 Priority Mask</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae7980e293ea5232d0a7593e84a15364f">  583</a></span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTC_M       0x00E00000  // Interrupt 62 Priority Mask</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8f39443478003ebcf637d5efc9e5d771">  584</a></span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTB_M       0x0000E000  // Interrupt 61 Priority Mask</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a76bb2fb8dcfa3265e8c059bfe9ee4d9c">  585</a></span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTA_M       0x000000E0  // Interrupt 60 Priority Mask</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af29f9bd18ab88fc1dc97c4abb449b2ee">  586</a></span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTD_S       29</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afcf5d45f3cb3f6fd5279be62bdab6d2a">  587</a></span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTC_S       21</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aeb6743cd6e5c465a9a2e55b646a353e2">  588</a></span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTB_S       13</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1066a35c44a223bd768987fc727998a8">  589</a></span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTA_S       5</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI16 register.</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad73d7674aff841a8bf53cb216e22370d">  596</a></span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTD_M       0xE0000000  // Interrupt 67 Priority Mask</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3618a8f9a5952dc0a720fc84ca3c553a">  597</a></span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTC_M       0x00E00000  // Interrupt 66 Priority Mask</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aee6bc4f792b2e59f724142b183f20e3c">  598</a></span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTB_M       0x0000E000  // Interrupt 65 Priority Mask</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aec50a66bf7cac70d83edeb7f908e274d">  599</a></span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTA_M       0x000000E0  // Interrupt 64 Priority Mask</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3b216488569e7962758176ba5088745d">  600</a></span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTD_S       29</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a34dc31d51d62c102d05a11732d74323d">  601</a></span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTC_S       21</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae308de8d08e2391b2c80bb98091a1b88">  602</a></span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTB_S       13</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5361298bee17754c7fd150031430c189">  603</a></span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTA_S       5</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI17 register.</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aad30481d22eed3603f6d347acb9734bb">  610</a></span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTD_M       0xE0000000  // Interrupt 71 Priority Mask</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3f716cbd2262873f049531937a58837e">  611</a></span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTC_M       0x00E00000  // Interrupt 70 Priority Mask</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1e83d99adb79a574454f78fbbf230af2">  612</a></span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTB_M       0x0000E000  // Interrupt 69 Priority Mask</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae1f8c76af2e9ef0139b3436ca9e74a90">  613</a></span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTA_M       0x000000E0  // Interrupt 68 Priority Mask</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4380a8617f4d47cc728c753fd400c2c8">  614</a></span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTD_S       29</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8671834456dd5d67119ff964ca8c9e4e">  615</a></span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTC_S       21</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4f4953db1d008d03bdf53f2f360b638c">  616</a></span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTB_S       13</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4c80b8645c6865c39d71dc732d93c058">  617</a></span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTA_S       5</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI18 register.</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9f2015e54a0c47ec076c660eeee4457c">  624</a></span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTD_M       0xE0000000  // Interrupt 75 Priority Mask</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae03012740554ef7aaf9e0935737db859">  625</a></span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTC_M       0x00E00000  // Interrupt 74 Priority Mask</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae3647f766009ebdb159c7b40a8c3759a">  626</a></span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTB_M       0x0000E000  // Interrupt 73 Priority Mask</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8bb748ae3851ff812e16292c47269e30">  627</a></span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTA_M       0x000000E0  // Interrupt 72 Priority Mask</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adffd77bb5537ab80674322c797ec56f2">  628</a></span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTD_S       29</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a667b206fa9e4de47173dd385ed4a3a3d">  629</a></span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTC_S       21</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a98362301f4df0d98d668f4e72009f43b">  630</a></span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTB_S       13</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5a9b9d6e5f8e6fda8c756ac9554b9935">  631</a></span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTA_S       5</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI19 register.</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0b4fc25e1560348ffbff5920b7700fba">  638</a></span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTD_M       0xE0000000  // Interrupt 79 Priority Mask</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a62f583199d70f96278f5057b09c4fd03">  639</a></span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTC_M       0x00E00000  // Interrupt 78 Priority Mask</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa44a2a0bc79ffd77341dfce25339bc17">  640</a></span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTB_M       0x0000E000  // Interrupt 77 Priority Mask</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4e6506a91bd2befb5bc3c1f4d31375e5">  641</a></span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTA_M       0x000000E0  // Interrupt 76 Priority Mask</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af9055c3758285ddee80d5e3c35ead07e">  642</a></span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTD_S       29</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a20b5dc2f12cffe189253e13352a335dc">  643</a></span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTC_S       21</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#add723b330152ac93af213592d63be611">  644</a></span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTB_S       13</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3bddf46f191f036f1a8972620b36552a">  645</a></span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTA_S       5</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI20 register.</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afe80941682582426e4318ce631d0d642">  652</a></span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTD_M       0xE0000000  // Interrupt 83 Priority Mask</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a61e4adf8583d439f4b76fbee0f96e0c3">  653</a></span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTC_M       0x00E00000  // Interrupt 82 Priority Mask</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af9ce62a639183cc3c3bce8d751a6b4da">  654</a></span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTB_M       0x0000E000  // Interrupt 81 Priority Mask</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a561405e49ebea5731d7846b37f978c49">  655</a></span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTA_M       0x000000E0  // Interrupt 80 Priority Mask</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aed895fdc17a5a1d36721fb29ff178ee1">  656</a></span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTD_S       29</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a197041980cae4760d18ea4e6832e826d">  657</a></span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTC_S       21</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8b320760b219f162cc753559ce54e91d">  658</a></span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTB_S       13</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac2bda09e2356ef2e282440cc109c9f37">  659</a></span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTA_S       5</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI21 register.</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a69422fc0369cce473c53666499a87b3c">  666</a></span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTD_M       0xE0000000  // Interrupt 87 Priority Mask</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7eaa60956efc66ea8d3ee96f866c0735">  667</a></span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTC_M       0x00E00000  // Interrupt 86 Priority Mask</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a06ac6514e6b1569620e3f632b8c9a48f">  668</a></span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTB_M       0x0000E000  // Interrupt 85 Priority Mask</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a650ca24d4623b0713ddd53cb18b5c745">  669</a></span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTA_M       0x000000E0  // Interrupt 84 Priority Mask</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac12ba21235df5c1bfe099e70bb65f99c">  670</a></span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTD_S       29</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac4b708d38ea65f087ac54fd03a9c3c7f">  671</a></span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTC_S       21</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a90979b8dea5ae1b799fb5e1b60525a79">  672</a></span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTB_S       13</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a15ce48be101f1b3b785000e3f380d33d">  673</a></span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTA_S       5</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI22 register.</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8dcfae244656c51e024e1f951cb6e962">  680</a></span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTD_M       0xE0000000  // Interrupt 91 Priority Mask</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a17afc501a9459dfc73def38d67321ed1">  681</a></span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTC_M       0x00E00000  // Interrupt 90 Priority Mask</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a50cee2d33495a09e4ae9dfdbfe420db7">  682</a></span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTB_M       0x0000E000  // Interrupt 89 Priority Mask</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad74fdf6dcf8f5c94c96f237093aae641">  683</a></span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTA_M       0x000000E0  // Interrupt 88 Priority Mask</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a47267213fd62ec6785d1fe46f30bcb2b">  684</a></span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTD_S       29</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a84cf658eccf7ca02cd25019cbfb47dcf">  685</a></span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTC_S       21</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a79ab39ec118aefa43509b0178f797d0e">  686</a></span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTB_S       13</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a07a6cfa7727bc3ca3839559e2c9aafd5">  687</a></span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTA_S       5</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI23 register.</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a293f4a8151f2075517bce60f1b85cab8">  694</a></span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTD_M       0xE0000000  // Interrupt 95 Priority Mask</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a871f6070273a1b0a3b9df2b8f957d0ad">  695</a></span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTC_M       0x00E00000  // Interrupt 94 Priority Mask</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3eb25e8fae7dd508356406ecd05cc1a3">  696</a></span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTB_M       0x0000E000  // Interrupt 93 Priority Mask</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a29ffe1ae20f79be6b5d6834ebcf48557">  697</a></span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTA_M       0x000000E0  // Interrupt 92 Priority Mask</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a95573f2b4c5f39bc7cc602e3fe89294f">  698</a></span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTD_S       29</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad5ebaf2e119f76c16c2c605926919e0a">  699</a></span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTC_S       21</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#addcd7e306b732db9aa11f18256d7e56b">  700</a></span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTB_S       13</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aecb8b425a5458ae6b28c8afa3c56d9ea">  701</a></span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTA_S       5</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI24 register.</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab6cb742e84a53ebfc462540ab0236a2e">  708</a></span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTD_M       0xE0000000  // Interrupt 99 Priority Mask</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6e34f13b4557a9d70a07cac32d2c1cc2">  709</a></span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTC_M       0x00E00000  // Interrupt 98 Priority Mask</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab0bb6f4a158650c121c6d6ec5bab9fc2">  710</a></span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTB_M       0x0000E000  // Interrupt 97 Priority Mask</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8d03daf8509c4e323dac4a3f1add518d">  711</a></span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTA_M       0x000000E0  // Interrupt 96 Priority Mask</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af2980eb71927b5aa83de4431a1a820b3">  712</a></span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTD_S       29</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afefd61512854248dd65dad34112950ce">  713</a></span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTC_S       21</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9d2757cec3eebbdd4cf993c5191a6072">  714</a></span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTB_S       13</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a70d60193a0679885cfb7fb0b8526e3fc">  715</a></span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTA_S       5</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI25 register.</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac3beafa3a399966e707bdcbf8b7bad5b">  722</a></span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTD_M       0xE0000000  // Interrupt 103 Priority Mask</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a055687c370d60d76cd8d7d0a16f9a6ba">  723</a></span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTC_M       0x00E00000  // Interrupt 102 Priority Mask</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a715e3cbf2de937968eafda1aa939a694">  724</a></span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTB_M       0x0000E000  // Interrupt 101 Priority Mask</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1335c9c0dee2e0e8e6c5760dd9ff7330">  725</a></span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTA_M       0x000000E0  // Interrupt 100 Priority Mask</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a13814a085b67a306c013adf9c8be520b">  726</a></span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTD_S       29</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9d5fa622bd4992b496ad42031a172d97">  727</a></span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTC_S       21</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aac1668e0ace62884480783394b1144b8">  728</a></span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTB_S       13</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a17b3c6cdf088b20e747365620f51fd46">  729</a></span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTA_S       5</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI26 register.</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad172df584c5cce6cdb93c01cd854dfb1">  736</a></span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTD_M       0xE0000000  // Interrupt 107 Priority Mask</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af2c7093d6c960c926d7027dd52bc2b94">  737</a></span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTC_M       0x00E00000  // Interrupt 106 Priority Mask</span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a42b71ec6b6b4d10e53ed3d02686b8339">  738</a></span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTB_M       0x0000E000  // Interrupt 105 Priority Mask</span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6eee287ab45d35bd68e6666dff2cb419">  739</a></span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTA_M       0x000000E0  // Interrupt 104 Priority Mask</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aad15792b6955d48d4d0a0fc96d00a25c">  740</a></span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTD_S       29</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7069fb9d3e4ceb1944148d931984788b">  741</a></span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTC_S       21</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6f247d239aa7412feb01411fa80d8ec4">  742</a></span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTB_S       13</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a425c42e3bdf0d119d217b0cb35f4743f">  743</a></span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTA_S       5</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI27 register.</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab52651e9c9639e07c685679628d73c99">  750</a></span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTD_M       0xE0000000  // Interrupt 111 Priority Mask</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a763116a34742db9c95209edd360d079a">  751</a></span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTC_M       0x00E00000  // Interrupt 110 Priority Mask</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad99da1cc7872407a4dbaac665c7e96ce">  752</a></span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTB_M       0x0000E000  // Interrupt 109 Priority Mask</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2bd3f1a31ab3c1677f51e49fd29d1257">  753</a></span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTA_M       0x000000E0  // Interrupt 108 Priority Mask</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a32517143c2b5a967ee00b461186932e5">  754</a></span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTD_S       29</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a06b7a0d4d67316bc916fa88fa8d98c78">  755</a></span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTC_S       21</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac4a72b474acdf414fcaf967d3070ee63">  756</a></span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTB_S       13</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a61fbfaa93f4847e8d177bb341b81c15f">  757</a></span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTA_S       5</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI28 register.</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a58ad09e54652a291704e15f8bd172326">  764</a></span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTD_M       0xE0000000  // Interrupt 115 Priority Mask</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab248845c02bf9862aef81261d34783ab">  765</a></span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTC_M       0x00E00000  // Interrupt 114 Priority Mask</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac626aa4f884df4ca42217bac87349b6a">  766</a></span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTB_M       0x0000E000  // Interrupt 113 Priority Mask</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad4814e6c7450ed5df3a312da20a6d418">  767</a></span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTA_M       0x000000E0  // Interrupt 112 Priority Mask</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4d9bcbe7bd45b543d224de2044b8a598">  768</a></span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTD_S       29</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a50b7d4134c02ac6c703bf0d4d30894fe">  769</a></span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTC_S       21</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a15fccb4250369dbc8d90491c8f3115ea">  770</a></span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTB_S       13</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a52f1c2861076a470d7fd5cdc5822b0f4">  771</a></span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTA_S       5</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI29 register.</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a17d3a26a7ba2befd5c7ce7941ac446da">  778</a></span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTD_M       0xE0000000  // Interrupt 119 Priority Mask</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9c91df87cc802d6938694e314672eca7">  779</a></span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTC_M       0x00E00000  // Interrupt 118 Priority Mask</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a95c824f7d911b00eb757a8410249fca6">  780</a></span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTB_M       0x0000E000  // Interrupt 117 Priority Mask</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a24f2bd97ef95733f69cfba7bb6b68ced">  781</a></span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTA_M       0x000000E0  // Interrupt 116 Priority Mask</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4ed32fd65c40f8d04db8632a95bbf725">  782</a></span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTD_S       29</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a218ecf5dfad7d123357fce5d77c7dbbc">  783</a></span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTC_S       21</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a737d06c82319be200e1fb1d88744851d">  784</a></span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTB_S       13</span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a84caeb92405c2425db9467cd7c797c57">  785</a></span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTA_S       5</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI30 register.</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac0e9e5e6f369cd155f2df0a5077f09ff">  792</a></span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTD_M       0xE0000000  // Interrupt 123 Priority Mask</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abfe627cbd02507ae00521a8bd24e80a1">  793</a></span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTC_M       0x00E00000  // Interrupt 122 Priority Mask</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0060dc94793a58ed5046c5d01146212a">  794</a></span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTB_M       0x0000E000  // Interrupt 121 Priority Mask</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae25e9f6aae6943e3ede8aefe23130066">  795</a></span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTA_M       0x000000E0  // Interrupt 120 Priority Mask</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad3f314f178f8882177d8281889e16a61">  796</a></span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTD_S       29</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5225950ee5492cef1b5e0e8540a97f3f">  797</a></span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTC_S       21</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a747c0cfa3812cf241886e9203ce53290">  798</a></span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTB_S       13</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aee6437cd66f44bb986aaead594eeaa78">  799</a></span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTA_S       5</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI31 register.</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aee8450e1514eac367e2aecc617405030">  806</a></span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTD_M       0xE0000000  // Interrupt 127 Priority Mask</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab258d70a896a2efb59fd149803cee84d">  807</a></span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTC_M       0x00E00000  // Interrupt 126 Priority Mask</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa6bac2f16599f7dd18535428cb929892">  808</a></span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTB_M       0x0000E000  // Interrupt 125 Priority Mask</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9ea9de2ee2dc1e6bb34056b2ee2cc067">  809</a></span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTA_M       0x000000E0  // Interrupt 124 Priority Mask</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac0a659483338b360fdb08707b043f3f7">  810</a></span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTD_S       29</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aeb535c2608e261c9ec8392919765f5a4">  811</a></span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTC_S       21</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad242625398d62577d69467d078d078b8">  812</a></span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTB_S       13</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae92711d88c57657a24d678a2c46eb756">  813</a></span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTA_S       5</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI32 register.</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac52062e73a6c0178617c295aab9a195b">  820</a></span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTD_M       0xE0000000  // Interrupt 131 Priority Mask</span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a10d1cda3e5d450734e0405f4f3739588">  821</a></span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTC_M       0x00E00000  // Interrupt 130 Priority Mask</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0b2e75553a6348b7294d083f72ba9194">  822</a></span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTB_M       0x0000E000  // Interrupt 129 Priority Mask</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a819817c53aab82259481dd86320d7e29">  823</a></span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTA_M       0x000000E0  // Interrupt 128 Priority Mask</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a62c4a1e0550f173d49ff0828cebb591e">  824</a></span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTD_S       29</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1ceceec4b809a79d8eb11cb85a9f3d98">  825</a></span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTC_S       21</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa2f7259c3e7c65a18a30b014cb23abe8">  826</a></span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTB_S       13</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7b641c317aff344efddd71458d557412">  827</a></span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTA_S       5</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI33 register.</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af59154fa920d8c4a3570b9842c6728f9">  834</a></span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTD_M       0xE0000000  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;                                            <span class="comment">// [4n+3]</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae910102ce03374121cefda95ff015174">  836</a></span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTC_M       0x00E00000  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;                                            <span class="comment">// [4n+2]</span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a52d3990927207ba0f5455ba0d8d19895">  838</a></span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTB_M       0x0000E000  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;                                            <span class="comment">// [4n+1]</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac6472befbdf7a852de8e2abb6fa36095">  840</a></span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTA_M       0x000000E0  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                                            <span class="comment">// [4n]</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad4a147d7570871af4df39680e6e6e62b">  842</a></span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTD_S       29</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a24ad29a0bc0468078f4e17f76b834358">  843</a></span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTC_S       21</span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3f2987f28d84662fc9bb789732845174">  844</a></span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTB_S       13</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9c1942712f3defe72f559e9acc804e69">  845</a></span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTA_S       5</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI34 register.</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad1247c0794bb702bfae1f1a703e2c050">  852</a></span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTD_M       0xE0000000  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;                                            <span class="comment">// [4n+3]</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7ac30077e29ca80e9733f91481da936c">  854</a></span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTC_M       0x00E00000  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;                                            <span class="comment">// [4n+2]</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3b8d1914c2d609c2f9a92f39f6091b98">  856</a></span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTB_M       0x0000E000  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;                                            <span class="comment">// [4n+1]</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acac3083f1f2fe17e81b022f7c3d64b88">  858</a></span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTA_M       0x000000E0  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                                            <span class="comment">// [4n]</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a88fce570d1b67226545cb39e57fed77e">  860</a></span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTD_S       29</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5f003bebe0cc8657e545d31400d52861">  861</a></span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTC_S       21</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad150410ab455797dff8bcb538bfda6d7">  862</a></span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTB_S       13</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0058a7b98b03b7dcf5e7c3a65c1423c3">  863</a></span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTA_S       5</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_CPUID register.</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae0c9771bddef6b1f591f4067b3d62829">  870</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_IMP_M        0xFF000000  // Implementer Code</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a22515969f50e96dd559660bf31092a02">  871</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_IMP_ARM      0x41000000  // ARM</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad1f80bf2b9c89d117575d533ff4afd6a">  872</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_VAR_M        0x00F00000  // Variant Number</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6cfdbf49b11b0ad7f11673740bc543e2">  873</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_CON_M        0x000F0000  // Constant</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5e71d342b341c13ed8a1d24bd8953072">  874</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_PARTNO_M     0x0000FFF0  // Part Number</span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a450d4a27a3f084d1676e45e6b41dea06">  875</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_PARTNO_CM4   0x0000C240  // Cortex-M4 processor</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a324d9920a87f42110622f27719887214">  876</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_REV_M        0x0000000F  // Revision Number</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_INT_CTRL register.</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aea4f67673295ceba8609abe489788bef">  883</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_NMI_SET   0x80000000  // NMI Set Pending</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adc34fec0a6c793ea5aca1b48068f1c52">  884</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_PEND_SV   0x10000000  // PendSV Set Pending</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3482a7e3189d5c4d133935045c9a9150">  885</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_UNPEND_SV 0x08000000  // PendSV Clear Pending</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0c3615140497bf7fd853e4d16be4abe1">  886</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_PENDSTSET 0x04000000  // SysTick Set Pending</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4a5cc3e098ba46d4ab4715e8be3a6526">  887</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_PENDSTCLR 0x02000000  // SysTick Clear Pending</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4cafbddb04b7e16060f80034819da1b9">  888</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_ISR_PRE   0x00800000  // Debug Interrupt Handling</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8d14f6d2606a8f18bc16877b2d82aad5">  889</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_ISR_PEND  0x00400000  // Interrupt Pending</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9331a9d03b8b4ed598d012162b0286ef">  890</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_M 0x000FF000  // Interrupt Pending Vector Number</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a796467f7c1843b2557881196027728b8">  891</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_NMI                                             \</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">                                0x00002000  // NMI</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abb23557942d879eb1cb0f0fe14905d30">  893</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_HARD                                            \</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">                                0x00003000  // Hard fault</span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aeed718342a1ad1eb712a2756885abf38">  895</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_MEM                                             \</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">                                0x00004000  // Memory management fault</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a34fee4d0da8221483d534ae11ba4c1ff">  897</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_BUS                                             \</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">                                0x00005000  // Bus fault</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3a38953202fab18e373ae6db2a93e88b">  899</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_USG                                             \</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">                                0x00006000  // Usage fault</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad08505932260d8f4ff1b4d59e48815f2">  901</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_SVC                                             \</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">                                0x0000B000  // SVCall</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6903a8af99fe1beb48d32f11b1f3a998">  903</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_PNDSV                                           \</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">                                0x0000E000  // PendSV</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0b6cccade7b93f34abd4cd0a2d1c7dba">  905</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_TICK                                            \</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">                                0x0000F000  // SysTick</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a510e76288d6bc0ed64ad371b82b45090">  907</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_RET_BASE  0x00000800  // Return to Base</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af52d16e3f7b76c63b488a07d3a13bca8">  908</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_ACT_M 0x000000FF  // Interrupt Pending Vector Number</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae6719482b0c5085d545ca978558fbee4">  909</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_ACT_S 0</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_VTABLE register.</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa19b56d6b03656c907687a7aef4e35d1">  916</a></span>&#160;<span class="preprocessor">#define NVIC_VTABLE_OFFSET_M    0xFFFFFC00  // Vector Table Offset</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abfced2f5369b0f99addb86cc423ec07a">  917</a></span>&#160;<span class="preprocessor">#define NVIC_VTABLE_OFFSET_S    10</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_APINT register.</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abdb75ec984c195e6492fbfbd981a301a">  924</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_VECTKEY_M    0xFFFF0000  // Register Key</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab4aac1a401683ddc647b4bd27d6c1e07">  925</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_VECTKEY      0x05FA0000  // Vector key</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2fdfa5b74886358f0926bcff4327ebe6">  926</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_ENDIANESS    0x00008000  // Data Endianess</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4970dfbcacaf8173985203c951f60288">  927</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_M   0x00000700  // Interrupt Priority Grouping</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4c20cdb00d945cf299cc9b2270375842">  928</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_7_1 0x00000000  // Priority group 7.1 split</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aba37a765e27b29821a86167fc75c4e22">  929</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_6_2 0x00000100  // Priority group 6.2 split</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3bb123dc35313f7b853fc4fcdf26146b">  930</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_5_3 0x00000200  // Priority group 5.3 split</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8c1bfe419a5bebf29ff436a02fb7f569">  931</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_4_4 0x00000300  // Priority group 4.4 split</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a150e0de63ded93548659cbc0fbbc0ca0">  932</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_3_5 0x00000400  // Priority group 3.5 split</span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acc7c59a828f431bf3d85dc0e9ff1ce76">  933</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_2_6 0x00000500  // Priority group 2.6 split</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aaa94b5815f224b94855ebca859b0de03">  934</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_1_7 0x00000600  // Priority group 1.7 split</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac116f6b231fe210300c947bb9c271427">  935</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_0_8 0x00000700  // Priority group 0.8 split</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2622822940e2c6c4783085c6b4717213">  936</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_SYSRESETREQ  0x00000004  // System Reset Request</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3464fffea8cddea997bdc6429d75bd34">  937</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_VECT_CLR_ACT 0x00000002  // Clear Active NMI / Fault</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad41044daf3d4f4ea45a223754f309d2c">  938</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_VECT_RESET   0x00000001  // System Reset</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_CTRL register.</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6ca1d1e673029659b8321da49bc8cbe0">  945</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_CTRL_SEVONPEND 0x00000010  // Wake Up on Pending</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a903c1896b1acfbe0738b762c985dc62a">  946</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_CTRL_SLEEPDEEP 0x00000004  // Deep Sleep Enable</span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac97f97481257b5dd597399fdec81f0e6">  947</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_CTRL_SLEEPEXIT 0x00000002  // Sleep on ISR Exit</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_CFG_CTRL register.</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab32e0c534c4481591dda1fb003b6c2f5">  954</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_STKALIGN  0x00000200  // Stack Alignment on Exception</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;                                            <span class="comment">// Entry</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1869b258a1afeac238e17c3798abb67e">  956</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_BFHFNMIGN 0x00000100  // Ignore Bus Fault in NMI and</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;                                            <span class="comment">// Fault</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a14cd61a6aba0b48de09d40c0ca63dbf4">  958</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_DIV0      0x00000010  // Trap on Divide by 0</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a15eb9ed24f96ac326984af2a9edf5109">  959</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_UNALIGNED 0x00000008  // Trap on Unaligned Access</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afdc61ea8d784e01fa067f5506e7b299f">  960</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_MAIN_PEND 0x00000002  // Allow Main Interrupt Trigger</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad24f8a206c8e542a828b0f2fe6926fd7">  961</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_BASE_THR  0x00000001  // Thread State Control</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI1 register.</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a25cb1a6734458ae528c18111b6b2b5e8">  968</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_USAGE_M   0x00E00000  // Usage Fault Priority</span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae3244e34df6e7bc445697890eb456a28">  969</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_BUS_M     0x0000E000  // Bus Fault Priority</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a331193db19210be1f15ec490e45d97fa">  970</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_MEM_M     0x000000E0  // Memory Management Fault Priority</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa62e23f37d70b4a77b2536e511943b79">  971</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_USAGE_S   21</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af16569882033ff712bca19d859f25631">  972</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_BUS_S     13</span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acba61a2b03b4c8f5c0de3b83f87a2a52">  973</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_MEM_S     5</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI2 register.</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac701a8694bc2793f6bc5c5ab6a8955c5">  980</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI2_SVC_M     0xE0000000  // SVCall Priority</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7453edee24350f9ab6f02fe8d3c51164">  981</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI2_SVC_S     29</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI3 register.</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a12b94f108194f3410a4c62920740085a">  988</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_TICK_M    0xE0000000  // SysTick Exception Priority</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa2febc5f704085c707b443817d7b5664">  989</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_PENDSV_M  0x00E00000  // PendSV Priority</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a10c5abff98d73354e897484ec22cc912">  990</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_DEBUG_M   0x000000E0  // Debug Priority</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aae97b0ece905880f0faa4cd03b7e3341">  991</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_TICK_S    29</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1a9068daf1d3e385906ec3619cd2b31c">  992</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_PENDSV_S  21</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afe4a352626d64fe88f3e090d9081b76b">  993</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_DEBUG_S   5</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_HND_CTRL</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4404ef076d28cc5184330ff925aed0fe"> 1001</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_USAGE 0x00040000  // Usage Fault Enable</span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab0a76135c843e96d0a0046fc38f4b135"> 1002</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUS   0x00020000  // Bus Fault Enable</span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5a4d437f8a73736037b35f2a26ae31a7"> 1003</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEM   0x00010000  // Memory Management Fault Enable</span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a855b2230fa8f04d9ce7dc314b428a04f"> 1004</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_SVC   0x00008000  // SVC Call Pending</span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a70ae00083776d090625a8e50be09c36a"> 1005</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUSP  0x00004000  // Bus Fault Pending</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4cce4e9dbb0f14fdd2df8bff9529849a"> 1006</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEMP  0x00002000  // Memory Management Fault Pending</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2a841bd5cb026a23bf26e9241f6dc3da"> 1007</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_USAGEP                                              \</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">                                0x00001000  // Usage Fault Pending</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac118b62e5c63234039699e0e3155f265"> 1009</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_TICK  0x00000800  // SysTick Exception Active</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a596387ccbab20d308ae147d26d8093a6"> 1010</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_PNDSV 0x00000400  // PendSV Exception Active</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a53450265364f43bba5ee7b907fd8c549"> 1011</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_MON   0x00000100  // Debug Monitor Active</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af890384f38ec8e1ca520668aae77ec70"> 1012</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_SVCA  0x00000080  // SVC Call Active</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1a74c21e2f06ef1151e9b469caee07c5"> 1013</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_USGA  0x00000008  // Usage Fault Active</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a22cf67fc4b49be47cf607b193fd30b62"> 1014</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUSA  0x00000002  // Bus Fault Active</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a386f1b7f7334f3e41dc8092532e25e14"> 1015</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEMA  0x00000001  // Memory Management Fault Active</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_FAULT_STAT</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa22ab061fbf699bd28c7e9bc62dc4ac7"> 1023</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_DIV0    0x02000000  // Divide-by-Zero Usage Fault</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa4c7cfdd3b16dc0b506121751ff97d30"> 1024</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_UNALIGN 0x01000000  // Unaligned Access Usage Fault</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abbf5766e83674f476edb443ebd7ead33"> 1025</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_NOCP    0x00080000  // No Coprocessor Usage Fault</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a22250747c5a5766d86385ce1676c1285"> 1026</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_INVPC   0x00040000  // Invalid PC Load Usage Fault</span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a94a63c0f3bd13d023d6ef7a89cabcb27"> 1027</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_INVSTAT 0x00020000  // Invalid State Usage Fault</span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a405094e78348e4b7ec88a99b3bc19f55"> 1028</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_UNDEF   0x00010000  // Undefined Instruction Usage</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;                                            <span class="comment">// Fault</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1302553e475e14b3d48603c6d7292e4c"> 1030</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_BFARV   0x00008000  // Bus Fault Address Register Valid</span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9171af393743dffc5c622e691506a74a"> 1031</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_BLSPERR 0x00002000  // Bus Fault on Floating-Point Lazy</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;                                            <span class="comment">// State Preservation</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad7eb021aeb80d73d66ce10327359c9f5"> 1033</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_BSTKE   0x00001000  // Stack Bus Fault</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afce4986b60f095e667333c2361187758"> 1034</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_BUSTKE  0x00000800  // Unstack Bus Fault</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2b992c7c6bf026b7b2c33e374aaa13c5"> 1035</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_IMPRE   0x00000400  // Imprecise Data Bus Error</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8cb0eaf9f2a54f28d53d0515211d7db1"> 1036</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_PRECISE 0x00000200  // Precise Data Bus Error</span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae446b1a12ea885907d4290302abb5deb"> 1037</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_IBUS    0x00000100  // Instruction Bus Error</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a60ce559247c2c9409627ef57356f47a6"> 1038</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_MMARV   0x00000080  // Memory Management Fault Address</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;                                            <span class="comment">// Register Valid</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4bbd8750b9f55d962657122d716aa5ee"> 1040</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_MLSPERR 0x00000020  // Memory Management Fault on</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;                                            <span class="comment">// Floating-Point Lazy State</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;                                            <span class="comment">// Preservation</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa844c4a34883625c80d65901739fb60e"> 1043</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_MSTKE   0x00000010  // Stack Access Violation</span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a926440c3d39165000195fe4695009858"> 1044</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_MUSTKE  0x00000008  // Unstack Access Violation</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aee961d01ba76845940ede97f6f898fa0"> 1045</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_DERR    0x00000002  // Data Access Violation</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a791396e2c842ac801e9f1acd257180a1"> 1046</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_IERR    0x00000001  // Instruction Access Violation</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_HFAULT_STAT</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab879f6b7a23fb6bfb4938b559c531f7a"> 1054</a></span>&#160;<span class="preprocessor">#define NVIC_HFAULT_STAT_DBG    0x80000000  // Debug Event</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abf961de1b9d7adaa9b966e27c56f9efd"> 1055</a></span>&#160;<span class="preprocessor">#define NVIC_HFAULT_STAT_FORCED 0x40000000  // Forced Hard Fault</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac576e2793abfb109bab98609e9491aa1"> 1056</a></span>&#160;<span class="preprocessor">#define NVIC_HFAULT_STAT_VECT   0x00000002  // Vector Table Read Fault</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DEBUG_STAT</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a93f826da80120f07618b34762ee8452a"> 1064</a></span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_EXTRNL  0x00000010  // EDBGRQ asserted</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa5d6dcab00e6eb72b3a68ee4f9f39daa"> 1065</a></span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_VCATCH  0x00000008  // Vector catch</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a84886df51405342eece21a0478838433"> 1066</a></span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_DWTTRAP 0x00000004  // DWT match</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a10ef7f7448aece944078a34fa20100e5"> 1067</a></span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_BKPT    0x00000002  // Breakpoint instruction</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7d8c3f15889213a0a8a667f22a35b37f"> 1068</a></span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_HALTED  0x00000001  // Halt request</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MM_ADDR register.</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ace7f1ad63582bbc8a8cda16fcfe474bd"> 1075</a></span>&#160;<span class="preprocessor">#define NVIC_MM_ADDR_M          0xFFFFFFFF  // Fault Address</span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae97e506a4c3a000404eba591e912292c"> 1076</a></span>&#160;<span class="preprocessor">#define NVIC_MM_ADDR_S          0</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_FAULT_ADDR</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa7c2eb94b64c455ed85e02b8e2bb0f3c"> 1084</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_ADDR_M       0xFFFFFFFF  // Fault Address</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac5a55dd1c82edcc1dd01451b6d31fa8a"> 1085</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_ADDR_S       0</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_CPAC register.</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abcd859ac2e86cad778142f8db59b21f9"> 1092</a></span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP11_M        0x00C00000  // CP11 Coprocessor Access</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;                                            <span class="comment">// Privilege</span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae4337a78fc974a7a92a8a435eb9c9c61"> 1094</a></span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP11_DIS      0x00000000  // Access Denied</span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aaef0dc52f85af57ad41f70df62e5fddd"> 1095</a></span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP11_PRIV     0x00400000  // Privileged Access Only</span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af2889558ecc5566536815849f4a8ca5c"> 1096</a></span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP11_FULL     0x00C00000  // Full Access</span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad267418db5f42f903af5229f876f909d"> 1097</a></span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP10_M        0x00300000  // CP10 Coprocessor Access</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;                                            <span class="comment">// Privilege</span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1844f032e95131316be8ed9b56c789c9"> 1099</a></span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP10_DIS      0x00000000  // Access Denied</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6c74863c6eb734e5f6bd0e07e62ecea4"> 1100</a></span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP10_PRIV     0x00100000  // Privileged Access Only</span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae3a78e8b4d48e95b17d78c9206c63d3b"> 1101</a></span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP10_FULL     0x00300000  // Full Access</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_TYPE register.</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3506773e833b91ca7bba7042fa0dfe5c"> 1108</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_TYPE_IREGION_M 0x00FF0000  // Number of I Regions</span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adf9d1b6341d4d1328a37c0cdc78d160a"> 1109</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_TYPE_DREGION_M 0x0000FF00  // Number of D Regions</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a215bab0fc7546677996e7eca654b0658"> 1110</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_TYPE_SEPARATE  0x00000001  // Separate or Unified MPU</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8ca9c39453044485c47d0d78d9c9e3bf"> 1111</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_TYPE_IREGION_S 16</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a68af7d0238520f4f2fe971bdc91e566b"> 1112</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_TYPE_DREGION_S 8</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_CTRL register.</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a69c4490fe60370a7c4a906e4f35817d0"> 1119</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_CTRL_PRIVDEFEN 0x00000004  // MPU Default Region</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad0422fa5861700d445353afbecb5d66c"> 1120</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_CTRL_HFNMIENA  0x00000002  // MPU Enabled During Faults</span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a22b49b0b74754a9bc96ac110f95b2f45"> 1121</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_CTRL_ENABLE    0x00000001  // MPU Enable</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_NUMBER</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab6d4c98fb1bd153bda12fb3f0333c62d"> 1129</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_NUMBER_M       0x00000007  // MPU Region to Access</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9943ff28a94bb332cabb47e01a79fa7f"> 1130</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_NUMBER_S       0</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE register.</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4b81d3f15160fc142808d9d136e1abe2"> 1137</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE_ADDR_M    0xFFFFFFE0  // Base Address Mask</span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac465a5bbc07ac6618a9d20ca0fa92bb4"> 1138</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE_VALID     0x00000010  // Region Number Valid</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a184fe684102662ed4e2260e8d888a0b4"> 1139</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE_REGION_M  0x00000007  // Region Number</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0dcdc96094e8a171955012d1955504ac"> 1140</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE_ADDR_S    5</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a698b0ae428668888743a4ffbdc952734"> 1141</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE_REGION_S  0</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR register.</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1b95c1b96b0d17b981770cdbc0d06184"> 1148</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_XN        0x10000000  // Instruction Access Disable</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae4b7e5f635c8026914ba1acde3427683"> 1149</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_AP_M      0x07000000  // Access Privilege</span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa567062e4c653abd02f4c9c9165106ae"> 1150</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_AP_NO_NO  0x00000000  // prv: no access, usr: no access</span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a500ca618f43da7a4ebc49ae86a5960a9"> 1151</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_AP_RW_NO  0x01000000  // prv: rw, usr: none</span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a22048451ef41ab8e1272a04e2a98310a"> 1152</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_AP_RW_RO  0x02000000  // prv: rw, usr: read-only</span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad0f19f047362571e22dfc439dbda937b"> 1153</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_AP_RW_RW  0x03000000  // prv: rw, usr: rw</span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a487c92de18ee49a528120ed0b39ec1d0"> 1154</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_AP_RO_NO  0x05000000  // prv: ro, usr: none</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a61852b7c95e02c1c235f76ba18065936"> 1155</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_AP_RO_RO  0x06000000  // prv: ro, usr: ro</span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8fd5ec44512b3ccad91f78ce3b522bc9"> 1156</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_TEX_M     0x00380000  // Type Extension Mask</span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a51299e27596a801bd96d2696b50caf10"> 1157</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SHAREABLE 0x00040000  // Shareable</span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a538036f9c4394e8538313e68dd00fffd"> 1158</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_CACHEABLE 0x00020000  // Cacheable</span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1310e6fcd8ad9dc6de1841c30890b3d2"> 1159</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_BUFFRABLE 0x00010000  // Bufferable</span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a60eb747a8cc6f2539018e0340e09ae5a"> 1160</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SRD_M     0x0000FF00  // Subregion Disable Bits</span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2f8d84d43a877f472ee223dd4c0d4178"> 1161</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SRD_0     0x00000100  // Sub-region 0 disable</span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a262b7253905755590d7aa8e9ef1e98f3"> 1162</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SRD_1     0x00000200  // Sub-region 1 disable</span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1c5fa27fe899b9d4faedacb846a503a6"> 1163</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SRD_2     0x00000400  // Sub-region 2 disable</span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a206875860f88878ef51b00819b3fed64"> 1164</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SRD_3     0x00000800  // Sub-region 3 disable</span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1328a7e8263c2b3e8226b53f1a539dbe"> 1165</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SRD_4     0x00001000  // Sub-region 4 disable</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9892e209e53e7b572d5661c121a3e884"> 1166</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SRD_5     0x00002000  // Sub-region 5 disable</span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a889aac4268a5d8306a58d4beb9658f3c"> 1167</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SRD_6     0x00004000  // Sub-region 6 disable</span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adeb6bebd5104be223ed84613b32c2cf9"> 1168</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SRD_7     0x00008000  // Sub-region 7 disable</span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3b344bf97566e487ec79dd8215df3c09"> 1169</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_M    0x0000003E  // Region Size Mask</span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a04942693dd008740330ec2c0aa08e7d8"> 1170</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_32B  0x00000008  // Region size 32 bytes</span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad03701a2918de1023db22499d15562b3"> 1171</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_64B  0x0000000A  // Region size 64 bytes</span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa581821c1eddd120bb12c785e66fa8b3"> 1172</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_128B 0x0000000C  // Region size 128 bytes</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad8e28dbeb10b60b4c9a3889a21cacff7"> 1173</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_256B 0x0000000E  // Region size 256 bytes</span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a833536001b2e922a1b0e55c221a47756"> 1174</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_512B 0x00000010  // Region size 512 bytes</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a430875cb3e581f3d0b0db8a0c4d4bf38"> 1175</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_1K   0x00000012  // Region size 1 Kbytes</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abe0ce92a968bae65e585a862bc5b8f35"> 1176</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_2K   0x00000014  // Region size 2 Kbytes</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a02b7cf114d53eacc54ded8bbde51a807"> 1177</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_4K   0x00000016  // Region size 4 Kbytes</span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae0baa679f5d7508ada09f4b21a682117"> 1178</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_8K   0x00000018  // Region size 8 Kbytes</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad37caa08f4c54d51cb5010e7a658a648"> 1179</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_16K  0x0000001A  // Region size 16 Kbytes</span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a78292fe33dac0a738caf08d406fbc442"> 1180</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_32K  0x0000001C  // Region size 32 Kbytes</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af7503d06174e34bc4d0555970037d8f2"> 1181</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_64K  0x0000001E  // Region size 64 Kbytes</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af57163a1d3098bb1c34cbb0d3e05e033"> 1182</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_128K 0x00000020  // Region size 128 Kbytes</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a28ddd80c3334bd5abc7f429319895546"> 1183</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_256K 0x00000022  // Region size 256 Kbytes</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a368e22233530b5cd487383e52a65b8b4"> 1184</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_512K 0x00000024  // Region size 512 Kbytes</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a80dffb0db2819effa8d37e06dc5c561a"> 1185</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_1M   0x00000026  // Region size 1 Mbytes</span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acd97d6c4bc8762584ffbee193dff2116"> 1186</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_2M   0x00000028  // Region size 2 Mbytes</span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9f8ccd13bb66a5e07492557812c5fee8"> 1187</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_4M   0x0000002A  // Region size 4 Mbytes</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6e7401b2d132d00bed58dfe9df41964e"> 1188</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_8M   0x0000002C  // Region size 8 Mbytes</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa167915d86dbe11c5a08456c6ade82ad"> 1189</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_16M  0x0000002E  // Region size 16 Mbytes</span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a47290c69ccc3ca9023f9f3412a605cff"> 1190</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_32M  0x00000030  // Region size 32 Mbytes</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a287d74fab5c5b6233440bb77ed5f99db"> 1191</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_64M  0x00000032  // Region size 64 Mbytes</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4eb5df7671e9b8a45f080305d2c9f836"> 1192</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_128M 0x00000034  // Region size 128 Mbytes</span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9250dc18a09d7e8df288adc619a6ce93"> 1193</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_256M 0x00000036  // Region size 256 Mbytes</span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a482f72a188473b10f737701dc225e540"> 1194</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_512M 0x00000038  // Region size 512 Mbytes</span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0c37011d01afefeb191592778a1427ee"> 1195</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_1G   0x0000003A  // Region size 1 Gbytes</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a178921a1324f199969443e527e6fefbd"> 1196</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_2G   0x0000003C  // Region size 2 Gbytes</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a759631c4805656eee20b4775cbad71e7"> 1197</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_4G   0x0000003E  // Region size 4 Gbytes</span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aeda7a9221dedae07f1b41a94e5db8d76"> 1198</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_ENABLE    0x00000001  // Region Enable</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE1 register.</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a43ced3932ffacf784f33a93f182cbebb"> 1205</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE1_ADDR_M   0xFFFFFFE0  // Base Address Mask</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7870cb658ddb29b5e01ca687d8893686"> 1206</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE1_VALID    0x00000010  // Region Number Valid</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad42af1f25f8d453901e99857f7ab6a08"> 1207</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE1_REGION_M 0x00000007  // Region Number</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7cd4fc23ab27e4b10faa9e50c3d802dc"> 1208</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE1_ADDR_S   5</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aaa03f8fc013706335151f87d3a0ac134"> 1209</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE1_REGION_S 0</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR1 register.</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a29f4683cb9fcd3f5a46f683a71dcba02"> 1216</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_XN       0x10000000  // Instruction Access Disable</span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7072e28c19fa336d1bb17132d0bff7c7"> 1217</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_AP_M     0x07000000  // Access Privilege</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7b72e2b908fe0960c68a280ebbdffd32"> 1218</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_TEX_M    0x00380000  // Type Extension Mask</span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac68287e2d6d09c5b5d62da878fd83206"> 1219</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_SHAREABLE                                              \</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">                                0x00040000  // Shareable</span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aaa8f4f96178cf44e634e6326f3dad741"> 1221</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_CACHEABLE                                              \</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">                                0x00020000  // Cacheable</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4e3f30d0b230690339035526ff704e85"> 1223</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_BUFFRABLE                                              \</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">                                0x00010000  // Bufferable</span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a04dcd94c3b5631a44851a0f6e65002a7"> 1225</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_SRD_M    0x0000FF00  // Subregion Disable Bits</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7ff870ff37dd559668f383a1ce53adc8"> 1226</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_SIZE_M   0x0000003E  // Region Size Mask</span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a65c0f6fd50f8ee9106e758d8d0b86595"> 1227</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_ENABLE   0x00000001  // Region Enable</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE2 register.</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acba95fe8d6bf82f39b99e017246b3dae"> 1234</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE2_ADDR_M   0xFFFFFFE0  // Base Address Mask</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6d134baacbb39af311a88881d3a2cd72"> 1235</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE2_VALID    0x00000010  // Region Number Valid</span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a601c0cca0f8c7747e377a9dd6893375b"> 1236</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE2_REGION_M 0x00000007  // Region Number</span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a33f894b48f48e7c30ee31362bc12d8c9"> 1237</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE2_ADDR_S   5</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af63a4f0aeaa6ad1e3e6a1c1152a26830"> 1238</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE2_REGION_S 0</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR2 register.</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abf2734d028511db91b139f31c0ac1cc9"> 1245</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_XN       0x10000000  // Instruction Access Disable</span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1ec5b4ab16369d31796f8858ac51df50"> 1246</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_AP_M     0x07000000  // Access Privilege</span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6d8a4af2b9d958c6048278fc65635fdf"> 1247</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_TEX_M    0x00380000  // Type Extension Mask</span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3f1fca4b87fd28eca5bb218486f7c20c"> 1248</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_SHAREABLE                                              \</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">                                0x00040000  // Shareable</span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#accde39d4df78eee215ecfd31f0915a06"> 1250</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_CACHEABLE                                              \</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">                                0x00020000  // Cacheable</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aaf3b2b436f156db870193537cb156d56"> 1252</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_BUFFRABLE                                              \</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">                                0x00010000  // Bufferable</span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abc84361c51526b645302b0e614b8748c"> 1254</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_SRD_M    0x0000FF00  // Subregion Disable Bits</span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a35186d475ec634fbe6d0bd67840ea160"> 1255</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_SIZE_M   0x0000003E  // Region Size Mask</span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae70e63e1db7e033e431a636d46017e96"> 1256</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_ENABLE   0x00000001  // Region Enable</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE3 register.</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af89d2223118d0fac6ab77fd2968ed85f"> 1263</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE3_ADDR_M   0xFFFFFFE0  // Base Address Mask</span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aee49720701deacb73074fed3fea588d0"> 1264</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE3_VALID    0x00000010  // Region Number Valid</span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0be17d582c6a10af0041de9a7f5d84e6"> 1265</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE3_REGION_M 0x00000007  // Region Number</span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9834708490d4c969d64fdbd093176cff"> 1266</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE3_ADDR_S   5</span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4b50590d57175359a1f166d194d0707e"> 1267</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE3_REGION_S 0</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR3 register.</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3c8ae1006388b81876570e5019fb53c7"> 1274</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_XN       0x10000000  // Instruction Access Disable</span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af9a5c0c48528b56dd8137eb1b86c7aee"> 1275</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_AP_M     0x07000000  // Access Privilege</span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7ab0a8f9676ecdab81ec7e6de45d91ed"> 1276</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_TEX_M    0x00380000  // Type Extension Mask</span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aef284e63d8717b1e4529328c1b83f1b6"> 1277</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_SHAREABLE                                              \</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">                                0x00040000  // Shareable</span></div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aeac9a463c85364f08f35e588dc827d6f"> 1279</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_CACHEABLE                                              \</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">                                0x00020000  // Cacheable</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aae9cd68499c3e3a36a35868caa1ff057"> 1281</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_BUFFRABLE                                              \</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">                                0x00010000  // Bufferable</span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a23f7a294f288d903d288b135906e9359"> 1283</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_SRD_M    0x0000FF00  // Subregion Disable Bits</span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad233d82f2708cacbbb9795c61b1fc8e8"> 1284</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_SIZE_M   0x0000003E  // Region Size Mask</span></div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac242ad42416493eee2441185fef6f47c"> 1285</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_ENABLE   0x00000001  // Region Enable</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DBG_CTRL register.</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a68296dafc8d10affd3c6e588f696f86d"> 1292</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_DBGKEY_M  0xFFFF0000  // Debug key mask</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1d7d1d1d3bb2ada932675be4ccf9e962"> 1293</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_DBGKEY    0xA05F0000  // Debug key</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a04815c31005662fe2819c1f6a8ba27d1"> 1294</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_RESET_ST                                              \</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">                                0x02000000  // Core has reset since last read</span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a43f6f9a141f548044d9181ea4c47314f"> 1296</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_RETIRE_ST                                             \</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">                                0x01000000  // Core has executed insruction</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;                                            <span class="comment">// since last read</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2f1360c10985414a24a3e46e219fbb03"> 1299</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_LOCKUP  0x00080000  // Core is locked up</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a48bbe3c2c1fff2c341f8ee3e9c154f53"> 1300</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_SLEEP   0x00040000  // Core is sleeping</span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab819524d6bd02293be7c2bb5b959727a"> 1301</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_HALT    0x00020000  // Core status on halt</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a27ad53b5a892fc48fd54b7a8663fdd10"> 1302</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_REGRDY  0x00010000  // Register read/write available</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa669ecb0aac456286ac2c8389cd0fb78"> 1303</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_SNAPSTALL                                             \</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">                                0x00000020  // Breaks a stalled load/store</span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af0f524f902e00e2eec94eb7340d1a075"> 1305</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_MASKINT 0x00000008  // Mask interrupts when stepping</span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae2a2710a24817515263cdc4c5646cc78"> 1306</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_STEP    0x00000004  // Step the core</span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae7323bdeddc13f4147467395181c61f0"> 1307</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_HALT    0x00000002  // Halt the core</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1af3af0f4a87ee8e825af7db2ad4f5c7"> 1308</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_DEBUGEN 0x00000001  // Enable debug</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DBG_XFER register.</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4363f1b140a394d4546d87362b35184a"> 1315</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_WNR   0x00010000  // Write or not read</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a25010782401aab47a2474c99f2ea8673"> 1316</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_SEL_M 0x0000001F  // Register</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab9e8cd85a9488bc73409d050b9d3a648"> 1317</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R0    0x00000000  // Register R0</span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8026cfbb9852c4cb7da0124aa85df72d"> 1318</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R1    0x00000001  // Register R1</span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af06d0ea539ab300ffa668a4fd172309e"> 1319</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R2    0x00000002  // Register R2</span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad38998f1fea0b8d62e626c4caf1a5fab"> 1320</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R3    0x00000003  // Register R3</span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa80f0a13fcb7960f061754eaf0dfd0f8"> 1321</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R4    0x00000004  // Register R4</span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a17e0e693d8086e0e6c4f570f0dc5c113"> 1322</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R5    0x00000005  // Register R5</span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6ee33902166d49c898ec83bf81336163"> 1323</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R6    0x00000006  // Register R6</span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0f0032145d66b2ed4d804db4c01db6d3"> 1324</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R7    0x00000007  // Register R7</span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5e396ebcbd71892549bce816caf87c19"> 1325</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R8    0x00000008  // Register R8</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae9cca789967314c66aef84e7a0e70dbe"> 1326</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R9    0x00000009  // Register R9</span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa34dba18d01d2f93c0cafeaf09b0ee2e"> 1327</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R10   0x0000000A  // Register R10</span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa4c9f09dd8ffaf69be69e04ec46c320c"> 1328</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R11   0x0000000B  // Register R11</span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af9553a2acf5a29d7afb8ff1aac08bc9c"> 1329</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R12   0x0000000C  // Register R12</span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aeb358bbb64f7f9748996d1338a35ebdc"> 1330</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R13   0x0000000D  // Register R13</span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aeb4a50fc2afe7a778bac0b9b8c9b5477"> 1331</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R14   0x0000000E  // Register R14</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a27d827589e847679e6826a0d94e0db04"> 1332</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R15   0x0000000F  // Register R15</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a168f663bfbdea55098aa87b939c58efa"> 1333</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_FLAGS 0x00000010  // xPSR/Flags register</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad727a0344f2d55b102e6b9b38da91f50"> 1334</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_MSP   0x00000011  // Main SP</span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac5755dacfce4b36503224958efdcb962"> 1335</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_PSP   0x00000012  // Process SP</span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac9609aae9e21381fc11b2724a45ef795"> 1336</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_DSP   0x00000013  // Deep SP</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae7ebfc31bb5afd5421d860dd154bb564"> 1337</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_CFBP  0x00000014  // Control/Fault/BasePri/PriMask</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DBG_DATA register.</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6e4738712ea442101639a01d747ea507"> 1344</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_DATA_M         0xFFFFFFFF  // Data temporary cache</span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a279868e1852f9eb9495a2f77069e8476"> 1345</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_DATA_S         0</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DBG_INT register.</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0ca3971456db78338e5ec4a016fb3d7d"> 1352</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_HARDERR    0x00000400  // Debug trap on hard fault</span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af8cae2b8bd8ecf494e5936a0d5282882"> 1353</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_INTERR     0x00000200  // Debug trap on interrupt errors</span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad356c275a10a10f48addefd3deedb467"> 1354</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_BUSERR     0x00000100  // Debug trap on bus error</span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1f5482a1c39293c456220007e2f84548"> 1355</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_STATERR    0x00000080  // Debug trap on usage fault state</span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2ca97da8b4964ec35f159f0796e3a42c"> 1356</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_CHKERR     0x00000040  // Debug trap on usage fault check</span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a67a25fad3318cec5e95698759837d0a8"> 1357</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_NOCPERR    0x00000020  // Debug trap on coprocessor error</span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a762f7d796550d52054f6527de2e57c01"> 1358</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_MMERR      0x00000010  // Debug trap on mem manage fault</span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8ded69b901d927ff3dac8863a190fe21"> 1359</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_RESET      0x00000008  // Core reset status</span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2a9437627040bc316ee111994c766de7"> 1360</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_RSTPENDCLR 0x00000004  // Clear pending core reset</span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a28c92f14c9d7ec05fc41a8e86538bc81"> 1361</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_RSTPENDING 0x00000002  // Core reset is pending</span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a15e3344e9fa3a95506c85220e961553a"> 1362</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_RSTVCATCH  0x00000001  // Reset vector catch</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SW_TRIG register.</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a70d5b6689b24a1fa39bb2e42423f4976"> 1369</a></span>&#160;<span class="preprocessor">#define NVIC_SW_TRIG_INTID_M    0x000000FF  // Interrupt ID</span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5f102ef013275994a118fc7f99dd9637"> 1370</a></span>&#160;<span class="preprocessor">#define NVIC_SW_TRIG_INTID_S    0</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_FPCC register.</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a831d8a5dde4fa7fb3b3b7a7d7b324fad"> 1377</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC_ASPEN         0x80000000  // Automatic State Preservation</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad8cb3d19d0e95f658a16b06185b55340"> 1379</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC_LSPEN         0x40000000  // Lazy State Preservation Enable</span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a447b88dde60e27814f1fc0168be16428"> 1380</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC_MONRDY        0x00000100  // Monitor Ready</span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5cb2405ba90aee8ea5a07f7822c2714d"> 1381</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC_BFRDY         0x00000040  // Bus Fault Ready</span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a634ee7a2fe8f458a11a57cdbe8824ccf"> 1382</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC_MMRDY         0x00000020  // Memory Management Fault Ready</span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8eeeea1e591058d72e4d07580f9baf42"> 1383</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC_HFRDY         0x00000010  // Hard Fault Ready</span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7176f0448ba0ba556f72954086c99692"> 1384</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC_THREAD        0x00000008  // Thread Mode</span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8e7123d79721492797e66f713909e937"> 1385</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC_USER          0x00000002  // User Privilege Level</span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afefaf92d05cedfe66610d57c4b650ba8"> 1386</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC_LSPACT        0x00000001  // Lazy State Preservation Active</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_FPCA register.</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1c6b72a60006f56b3cd95cbb34e4a4e2"> 1393</a></span>&#160;<span class="preprocessor">#define NVIC_FPCA_ADDRESS_M     0xFFFFFFF8  // Address</span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acfe4bca29fc6a9ad514f2cd75f7bf09a"> 1394</a></span>&#160;<span class="preprocessor">#define NVIC_FPCA_ADDRESS_S     3</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_FPDSC register.</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7dce814dc2f7197b2d03d48bf5799e86"> 1401</a></span>&#160;<span class="preprocessor">#define NVIC_FPDSC_AHP          0x04000000  // AHP Bit Default</span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a659660ab1554f1a2921033fb6cb2a660"> 1402</a></span>&#160;<span class="preprocessor">#define NVIC_FPDSC_DN           0x02000000  // DN Bit Default</span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afde0188e0885a5f4d62ea5ed0e79a2b8"> 1403</a></span>&#160;<span class="preprocessor">#define NVIC_FPDSC_FZ           0x01000000  // FZ Bit Default</span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac79308335aa4534c6309c2cb22cf29cc"> 1404</a></span>&#160;<span class="preprocessor">#define NVIC_FPDSC_RMODE_M      0x00C00000  // RMODE Bit Default</span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1034c37388f775ae4957e4898c5bb368"> 1405</a></span>&#160;<span class="preprocessor">#define NVIC_FPDSC_RMODE_RN     0x00000000  // Round to Nearest (RN) mode</span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a06a9e046759815abfee6411e911b6058"> 1406</a></span>&#160;<span class="preprocessor">#define NVIC_FPDSC_RMODE_RP     0x00400000  // Round towards Plus Infinity (RP)</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;                                            <span class="comment">// mode</span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4d88e29efa21697f69c424d8e1ef7d9d"> 1408</a></span>&#160;<span class="preprocessor">#define NVIC_FPDSC_RMODE_RM     0x00800000  // Round towards Minus Infinity</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;                                            <span class="comment">// (RM) mode</span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2dd9839afba8e666045bc7d27bb9274f"> 1410</a></span>&#160;<span class="preprocessor">#define NVIC_FPDSC_RMODE_RZ     0x00C00000  // Round towards Zero (RZ) mode</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#endif // __HW_NVIC_H__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2019</a>, Texas Instruments Incorporated. All rights reserved. <br>
  <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
