// Seed: 1580763928
module module_0;
  wire id_1 = id_1 / id_1;
  assign module_2.id_7 = 0;
endmodule
module module_1 (
    input tri0  id_0,
    input logic id_1
);
  reg id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always begin : LABEL_0
    id_3 <= id_1;
  end
  id_5(
      .id_0(1), .id_1(id_4), .id_2(1), .id_3(id_0), .id_4(id_1)
  );
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    output tri id_7
);
  assign id_3 = 1;
  wire id_9;
  module_0 modCall_1 ();
endmodule
