# APB-Verification-Single-Master-Multi-Slave-SystemVerilog-UVM-
Protocol‑faithful SystemVerilog + UVM testbench for APB (single‑master, multi‑slave). Assertion‑driven timing checks (psel→penable, stability, deassert), randomized sequences, scoreboard validation, and full functional coverage with waveform and report evidence.
