
Synthesizer.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00802800  00802800  0000300a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002d3a  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  00006d3a  00002d3a  00002dee  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .bss          000000f3  00802800  00802800  00002f22  2**0
                  ALLOC
  4 .eeprom       000000e8  00810000  00810000  00002f22  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  5 .comment      0000005c  00000000  00000000  0000300a  2**0
                  CONTENTS, READONLY
  6 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00003068  2**2
                  CONTENTS, READONLY
  7 .debug_aranges 00000290  00000000  00000000  000030a8  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00006597  00000000  00000000  00003338  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000030cf  00000000  00000000  000098cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00001bb6  00000000  00000000  0000c99e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000006a4  00000000  00000000  0000e554  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002240  00000000  00000000  0000ebf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000020e5  00000000  00000000  00010e38  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000001c8  00000000  00000000  00012f1d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 86 00 	jmp	0x10c	; 0x10c <__ctors_end>
       4:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
       8:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
       c:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      10:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      14:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      18:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      1c:	0c 94 0a 0e 	jmp	0x1c14	; 0x1c14 <__vector_7>
      20:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      24:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      28:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      2c:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      30:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      34:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      38:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      3c:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      40:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      44:	0c 94 de 0d 	jmp	0x1bbc	; 0x1bbc <__vector_17>
      48:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      4c:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      50:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      54:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      58:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      5c:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      60:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      64:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      68:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      6c:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      70:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      74:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      78:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      7c:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      80:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      84:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      88:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      8c:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      90:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      94:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      98:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      9c:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
      a0:	19 04       	cpc	r1, r9
      a2:	1d 04       	cpc	r1, r13
      a4:	21 04       	cpc	r2, r1
      a6:	25 04       	cpc	r2, r5
      a8:	29 04       	cpc	r2, r9
      aa:	2d 04       	cpc	r2, r13
      ac:	31 04       	cpc	r3, r1
      ae:	35 04       	cpc	r3, r5
      b0:	39 04       	cpc	r3, r9
      b2:	3d 04       	cpc	r3, r13
      b4:	51 04       	cpc	r5, r1
      b6:	55 04       	cpc	r5, r5
      b8:	59 04       	cpc	r5, r9
      ba:	5d 04       	cpc	r5, r13
      bc:	75 04       	cpc	r7, r5
      be:	69 04       	cpc	r6, r9
      c0:	6d 04       	cpc	r6, r13
      c2:	71 04       	cpc	r7, r1
      c4:	75 04       	cpc	r7, r5
      c6:	75 04       	cpc	r7, r5
      c8:	61 04       	cpc	r6, r1
      ca:	65 04       	cpc	r6, r5
      cc:	3a 05       	cpc	r19, r10
      ce:	44 05       	cpc	r20, r4
      d0:	59 05       	cpc	r21, r9
      d2:	73 05       	cpc	r23, r3
      d4:	c0 05       	cpc	r28, r0
      d6:	40 06       	cpc	r4, r16
      d8:	40 06       	cpc	r4, r16
      da:	d7 05       	cpc	r29, r7
      dc:	40 06       	cpc	r4, r16
      de:	ed 05       	cpc	r30, r13
      e0:	40 06       	cpc	r4, r16
      e2:	40 06       	cpc	r4, r16
      e4:	40 06       	cpc	r4, r16
      e6:	02 06       	cpc	r0, r18
      e8:	40 06       	cpc	r4, r16
      ea:	17 06       	cpc	r1, r23
      ec:	40 06       	cpc	r4, r16
      ee:	2c 06       	cpc	r2, r28
      f0:	50 06       	cpc	r5, r16
      f2:	c5 06       	cpc	r12, r21
      f4:	cb 07       	cpc	r28, r27
      f6:	ed 06       	cpc	r14, r29
      f8:	cb 07       	cpc	r28, r27
      fa:	16 07       	cpc	r17, r22
      fc:	3f 07       	cpc	r19, r31
      fe:	51 07       	cpc	r21, r17
     100:	cb 07       	cpc	r28, r27
     102:	63 07       	cpc	r22, r19
     104:	cb 07       	cpc	r28, r27
     106:	82 07       	cpc	r24, r18
     108:	cb 07       	cpc	r28, r27
     10a:	ad 07       	cpc	r26, r29

0000010c <__ctors_end>:
     10c:	11 24       	eor	r1, r1
     10e:	1f be       	out	0x3f, r1	; 63
     110:	cf ef       	ldi	r28, 0xFF	; 255
     112:	cd bf       	out	0x3d, r28	; 61
     114:	df e3       	ldi	r29, 0x3F	; 63
     116:	de bf       	out	0x3e, r29	; 62

00000118 <__do_clear_bss>:
     118:	28 e2       	ldi	r18, 0x28	; 40
     11a:	a0 e0       	ldi	r26, 0x00	; 0
     11c:	b8 e2       	ldi	r27, 0x28	; 40
     11e:	01 c0       	rjmp	.+2      	; 0x122 <.do_clear_bss_start>

00000120 <.do_clear_bss_loop>:
     120:	1d 92       	st	X+, r1

00000122 <.do_clear_bss_start>:
     122:	a3 3f       	cpi	r26, 0xF3	; 243
     124:	b2 07       	cpc	r27, r18
     126:	e1 f7       	brne	.-8      	; 0x120 <.do_clear_bss_loop>
     128:	0e 94 69 03 	call	0x6d2	; 0x6d2 <main>
     12c:	0c 94 9b 16 	jmp	0x2d36	; 0x2d36 <_exit>

00000130 <__bad_interrupt>:
     130:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000134 <spi_output_reg>:
void set_stsled_2(uint8_t led_on)															// Switch status LED 2
{
	if(led_on)
		STSLED_PORT.OUTSET = STSLED_2;
	else
		STSLED_PORT.OUTCLR = STSLED_2;
     134:	cf 93       	push	r28
     136:	df 93       	push	r29
     138:	dc 01       	movw	r26, r24
     13a:	66 23       	and	r22, r22
     13c:	09 f4       	brne	.+2      	; 0x140 <spi_output_reg+0xc>
     13e:	3d c0       	rjmp	.+122    	; 0x1ba <spi_output_reg+0x86>
     140:	44 23       	and	r20, r20
     142:	19 f1       	breq	.+70     	; 0x18a <spi_output_reg+0x56>
     144:	e0 ec       	ldi	r30, 0xC0	; 192
     146:	f8 e0       	ldi	r31, 0x08	; 8
     148:	80 81       	ld	r24, Z
     14a:	80 64       	ori	r24, 0x40	; 64
     14c:	80 83       	st	Z, r24
     14e:	26 2f       	mov	r18, r22
     150:	30 e0       	ldi	r19, 0x00	; 0
     152:	12 16       	cp	r1, r18
     154:	13 06       	cpc	r1, r19
     156:	8c f5       	brge	.+98     	; 0x1ba <spi_output_reg+0x86>
     158:	40 e0       	ldi	r20, 0x00	; 0
     15a:	60 ec       	ldi	r22, 0xC0	; 192
     15c:	78 e0       	ldi	r23, 0x08	; 8
     15e:	e3 ec       	ldi	r30, 0xC3	; 195
     160:	f8 e0       	ldi	r31, 0x08	; 8
     162:	ed 01       	movw	r28, r26
     164:	c4 0f       	add	r28, r20
     166:	d1 1d       	adc	r29, r1
     168:	47 fd       	sbrc	r20, 7
     16a:	da 95       	dec	r29
     16c:	88 81       	ld	r24, Y
     16e:	eb 01       	movw	r28, r22
     170:	8c 83       	std	Y+4, r24	; 0x04
     172:	90 81       	ld	r25, Z
     174:	99 23       	and	r25, r25
     176:	ec f7       	brge	.-6      	; 0x172 <spi_output_reg+0x3e>
     178:	4f 5f       	subi	r20, 0xFF	; 255
     17a:	84 2f       	mov	r24, r20
     17c:	04 2e       	mov	r0, r20
     17e:	00 0c       	add	r0, r0
     180:	99 0b       	sbc	r25, r25
     182:	82 17       	cp	r24, r18
     184:	93 07       	cpc	r25, r19
     186:	6c f3       	brlt	.-38     	; 0x162 <spi_output_reg+0x2e>
     188:	18 c0       	rjmp	.+48     	; 0x1ba <spi_output_reg+0x86>
     18a:	e0 ec       	ldi	r30, 0xC0	; 192
     18c:	f8 e0       	ldi	r31, 0x08	; 8
     18e:	80 81       	ld	r24, Z
     190:	8f 7b       	andi	r24, 0xBF	; 191
     192:	80 83       	st	Z, r24
     194:	61 50       	subi	r22, 0x01	; 1
     196:	8a f0       	brmi	.+34     	; 0x1ba <spi_output_reg+0x86>
     198:	20 ec       	ldi	r18, 0xC0	; 192
     19a:	38 e0       	ldi	r19, 0x08	; 8
     19c:	e3 ec       	ldi	r30, 0xC3	; 195
     19e:	f8 e0       	ldi	r31, 0x08	; 8
     1a0:	ed 01       	movw	r28, r26
     1a2:	c6 0f       	add	r28, r22
     1a4:	d1 1d       	adc	r29, r1
     1a6:	67 fd       	sbrc	r22, 7
     1a8:	da 95       	dec	r29
     1aa:	88 81       	ld	r24, Y
     1ac:	e9 01       	movw	r28, r18
     1ae:	8c 83       	std	Y+4, r24	; 0x04
     1b0:	90 81       	ld	r25, Z
     1b2:	99 23       	and	r25, r25
     1b4:	ec f7       	brge	.-6      	; 0x1b0 <spi_output_reg+0x7c>
     1b6:	61 50       	subi	r22, 0x01	; 1
     1b8:	9a f7       	brpl	.-26     	; 0x1a0 <spi_output_reg+0x6c>
     1ba:	df 91       	pop	r29
     1bc:	cf 91       	pop	r28
     1be:	08 95       	ret

000001c0 <mpll_write_reg>:
     1c0:	ef 92       	push	r14
     1c2:	ff 92       	push	r15
     1c4:	0f 93       	push	r16
     1c6:	1f 93       	push	r17
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	00 d0       	rcall	.+0      	; 0x1ce <mpll_write_reg+0xe>
     1ce:	00 d0       	rcall	.+0      	; 0x1d0 <mpll_write_reg+0x10>
     1d0:	cd b7       	in	r28, 0x3d	; 61
     1d2:	de b7       	in	r29, 0x3e	; 62
     1d4:	00 e2       	ldi	r16, 0x20	; 32
     1d6:	14 e0       	ldi	r17, 0x04	; 4
     1d8:	ff 24       	eor	r15, r15
     1da:	f3 94       	inc	r15
     1dc:	f8 01       	movw	r30, r16
     1de:	f6 82       	std	Z+6, r15	; 0x06
     1e0:	68 94       	set
     1e2:	ee 24       	eor	r14, r14
     1e4:	e1 f8       	bld	r14, 1
     1e6:	e5 82       	std	Z+5, r14	; 0x05
     1e8:	00 00       	nop
     1ea:	69 83       	std	Y+1, r22	; 0x01
     1ec:	7a 83       	std	Y+2, r23	; 0x02
     1ee:	8b 83       	std	Y+3, r24	; 0x03
     1f0:	9c 83       	std	Y+4, r25	; 0x04
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	64 e0       	ldi	r22, 0x04	; 4
     1f6:	ce 01       	movw	r24, r28
     1f8:	01 96       	adiw	r24, 0x01	; 1
     1fa:	0e 94 9a 00 	call	0x134	; 0x134 <spi_output_reg>
     1fe:	00 00       	nop
     200:	f8 01       	movw	r30, r16
     202:	f5 82       	std	Z+5, r15	; 0x05
     204:	00 c0       	rjmp	.+0      	; 0x206 <mpll_write_reg+0x46>
     206:	f6 82       	std	Z+6, r15	; 0x06
     208:	e6 82       	std	Z+6, r14	; 0x06
     20a:	24 96       	adiw	r28, 0x04	; 4
     20c:	cd bf       	out	0x3d, r28	; 61
     20e:	de bf       	out	0x3e, r29	; 62
     210:	df 91       	pop	r29
     212:	cf 91       	pop	r28
     214:	1f 91       	pop	r17
     216:	0f 91       	pop	r16
     218:	ff 90       	pop	r15
     21a:	ef 90       	pop	r14
     21c:	08 95       	ret

0000021e <dds_write_reg>:
     21e:	bf 92       	push	r11
     220:	cf 92       	push	r12
     222:	df 92       	push	r13
     224:	ef 92       	push	r14
     226:	ff 92       	push	r15
     228:	0f 93       	push	r16
     22a:	1f 93       	push	r17
     22c:	cf 93       	push	r28
     22e:	df 93       	push	r29
     230:	1f 92       	push	r1
     232:	cd b7       	in	r28, 0x3d	; 61
     234:	de b7       	in	r29, 0x3e	; 62
     236:	89 83       	std	Y+1, r24	; 0x01
     238:	6b 01       	movw	r12, r22
     23a:	b4 2e       	mov	r11, r20
     23c:	00 e2       	ldi	r16, 0x20	; 32
     23e:	14 e0       	ldi	r17, 0x04	; 4
     240:	81 e0       	ldi	r24, 0x01	; 1
     242:	f8 01       	movw	r30, r16
     244:	86 83       	std	Z+6, r24	; 0x06
     246:	68 94       	set
     248:	ee 24       	eor	r14, r14
     24a:	e2 f8       	bld	r14, 2
     24c:	e6 82       	std	Z+6, r14	; 0x06
     24e:	68 94       	set
     250:	ff 24       	eor	r15, r15
     252:	f4 f8       	bld	r15, 4
     254:	f6 82       	std	Z+6, r15	; 0x06
     256:	00 00       	nop
     258:	40 e0       	ldi	r20, 0x00	; 0
     25a:	61 e0       	ldi	r22, 0x01	; 1
     25c:	ce 01       	movw	r24, r28
     25e:	01 96       	adiw	r24, 0x01	; 1
     260:	0e 94 9a 00 	call	0x134	; 0x134 <spi_output_reg>
     264:	40 e0       	ldi	r20, 0x00	; 0
     266:	6b 2d       	mov	r22, r11
     268:	c6 01       	movw	r24, r12
     26a:	0e 94 9a 00 	call	0x134	; 0x134 <spi_output_reg>
     26e:	00 00       	nop
     270:	f8 01       	movw	r30, r16
     272:	f5 82       	std	Z+5, r15	; 0x05
     274:	00 c0       	rjmp	.+0      	; 0x276 <dds_write_reg+0x58>
     276:	f6 82       	std	Z+6, r15	; 0x06
     278:	e5 82       	std	Z+5, r14	; 0x05
     27a:	0f 90       	pop	r0
     27c:	df 91       	pop	r29
     27e:	cf 91       	pop	r28
     280:	1f 91       	pop	r17
     282:	0f 91       	pop	r16
     284:	ff 90       	pop	r15
     286:	ef 90       	pop	r14
     288:	df 90       	pop	r13
     28a:	cf 90       	pop	r12
     28c:	bf 90       	pop	r11
     28e:	08 95       	ret

00000290 <refpll_write_reg>:
     290:	ef 92       	push	r14
     292:	ff 92       	push	r15
     294:	0f 93       	push	r16
     296:	1f 93       	push	r17
     298:	cf 93       	push	r28
     29a:	df 93       	push	r29
     29c:	00 d0       	rcall	.+0      	; 0x29e <refpll_write_reg+0xe>
     29e:	00 d0       	rcall	.+0      	; 0x2a0 <refpll_write_reg+0x10>
     2a0:	cd b7       	in	r28, 0x3d	; 61
     2a2:	de b7       	in	r29, 0x3e	; 62
     2a4:	00 e2       	ldi	r16, 0x20	; 32
     2a6:	14 e0       	ldi	r17, 0x04	; 4
     2a8:	ff 24       	eor	r15, r15
     2aa:	f3 94       	inc	r15
     2ac:	f8 01       	movw	r30, r16
     2ae:	f6 82       	std	Z+6, r15	; 0x06
     2b0:	68 94       	set
     2b2:	ee 24       	eor	r14, r14
     2b4:	e3 f8       	bld	r14, 3
     2b6:	e5 82       	std	Z+5, r14	; 0x05
     2b8:	00 00       	nop
     2ba:	69 83       	std	Y+1, r22	; 0x01
     2bc:	7a 83       	std	Y+2, r23	; 0x02
     2be:	8b 83       	std	Y+3, r24	; 0x03
     2c0:	9c 83       	std	Y+4, r25	; 0x04
     2c2:	40 e0       	ldi	r20, 0x00	; 0
     2c4:	63 e0       	ldi	r22, 0x03	; 3
     2c6:	ce 01       	movw	r24, r28
     2c8:	01 96       	adiw	r24, 0x01	; 1
     2ca:	0e 94 9a 00 	call	0x134	; 0x134 <spi_output_reg>
     2ce:	00 00       	nop
     2d0:	f8 01       	movw	r30, r16
     2d2:	f5 82       	std	Z+5, r15	; 0x05
     2d4:	00 c0       	rjmp	.+0      	; 0x2d6 <refpll_write_reg+0x46>
     2d6:	f6 82       	std	Z+6, r15	; 0x06
     2d8:	e6 82       	std	Z+6, r14	; 0x06
     2da:	24 96       	adiw	r28, 0x04	; 4
     2dc:	cd bf       	out	0x3d, r28	; 61
     2de:	de bf       	out	0x3e, r29	; 62
     2e0:	df 91       	pop	r29
     2e2:	cf 91       	pop	r28
     2e4:	1f 91       	pop	r17
     2e6:	0f 91       	pop	r16
     2e8:	ff 90       	pop	r15
     2ea:	ef 90       	pop	r14
     2ec:	08 95       	ret

000002ee <spi_init>:
     2ee:	e0 e0       	ldi	r30, 0x00	; 0
     2f0:	f4 e0       	ldi	r31, 0x04	; 4
     2f2:	80 e5       	ldi	r24, 0x50	; 80
     2f4:	81 83       	std	Z+1, r24	; 0x01
     2f6:	80 e2       	ldi	r24, 0x20	; 32
     2f8:	82 83       	std	Z+2, r24	; 0x02
     2fa:	80 e8       	ldi	r24, 0x80	; 128
     2fc:	82 83       	std	Z+2, r24	; 0x02
     2fe:	e0 ec       	ldi	r30, 0xC0	; 192
     300:	f8 e0       	ldi	r31, 0x08	; 8
     302:	80 81       	ld	r24, Z
     304:	80 62       	ori	r24, 0x20	; 32
     306:	80 83       	st	Z, r24
     308:	80 81       	ld	r24, Z
     30a:	80 83       	st	Z, r24
     30c:	80 81       	ld	r24, Z
     30e:	80 61       	ori	r24, 0x10	; 16
     310:	80 83       	st	Z, r24
     312:	80 81       	ld	r24, Z
     314:	8f 7b       	andi	r24, 0xBF	; 191
     316:	80 83       	st	Z, r24
     318:	81 81       	ldd	r24, Z+1	; 0x01
     31a:	84 60       	ori	r24, 0x04	; 4
     31c:	81 83       	std	Z+1, r24	; 0x01
     31e:	81 81       	ldd	r24, Z+1	; 0x01
     320:	8f 77       	andi	r24, 0x7F	; 127
     322:	81 83       	std	Z+1, r24	; 0x01
     324:	81 81       	ldd	r24, Z+1	; 0x01
     326:	8c 7f       	andi	r24, 0xFC	; 252
     328:	81 83       	std	Z+1, r24	; 0x01
     32a:	80 81       	ld	r24, Z
     32c:	81 60       	ori	r24, 0x01	; 1
     32e:	80 83       	st	Z, r24
     330:	08 95       	ret

00000332 <dds_write_tunewd>:
     332:	cf 93       	push	r28
     334:	df 93       	push	r29
     336:	00 d0       	rcall	.+0      	; 0x338 <dds_write_tunewd+0x6>
     338:	00 d0       	rcall	.+0      	; 0x33a <dds_write_tunewd+0x8>
     33a:	cd b7       	in	r28, 0x3d	; 61
     33c:	de b7       	in	r29, 0x3e	; 62
     33e:	69 83       	std	Y+1, r22	; 0x01
     340:	7a 83       	std	Y+2, r23	; 0x02
     342:	8b 83       	std	Y+3, r24	; 0x03
     344:	9c 83       	std	Y+4, r25	; 0x04
     346:	44 e0       	ldi	r20, 0x04	; 4
     348:	be 01       	movw	r22, r28
     34a:	6f 5f       	subi	r22, 0xFF	; 255
     34c:	7f 4f       	sbci	r23, 0xFF	; 255
     34e:	84 e0       	ldi	r24, 0x04	; 4
     350:	0e 94 0f 01 	call	0x21e	; 0x21e <dds_write_reg>
     354:	24 96       	adiw	r28, 0x04	; 4
     356:	cd bf       	out	0x3d, r28	; 61
     358:	de bf       	out	0x3e, r29	; 62
     35a:	df 91       	pop	r29
     35c:	cf 91       	pop	r28
     35e:	08 95       	ret

00000360 <dac_write_val>:
     360:	ff 92       	push	r15
     362:	0f 93       	push	r16
     364:	1f 93       	push	r17
     366:	cf 93       	push	r28
     368:	df 93       	push	r29
     36a:	00 d0       	rcall	.+0      	; 0x36c <dac_write_val+0xc>
     36c:	00 d0       	rcall	.+0      	; 0x36e <dac_write_val+0xe>
     36e:	cd b7       	in	r28, 0x3d	; 61
     370:	de b7       	in	r29, 0x3e	; 62
     372:	9f 70       	andi	r25, 0x0F	; 15
     374:	ff 24       	eor	r15, r15
     376:	f3 94       	inc	r15
     378:	f0 92 26 04 	sts	0x0426, r15	; 0x800426 <__TEXT_REGION_LENGTH__+0x700426>
     37c:	00 e8       	ldi	r16, 0x80	; 128
     37e:	14 e0       	ldi	r17, 0x04	; 4
     380:	f8 01       	movw	r30, r16
     382:	f6 82       	std	Z+6, r15	; 0x06
     384:	00 00       	nop
     386:	90 63       	ori	r25, 0x30	; 48
     388:	a0 e0       	ldi	r26, 0x00	; 0
     38a:	b0 e0       	ldi	r27, 0x00	; 0
     38c:	89 83       	std	Y+1, r24	; 0x01
     38e:	9a 83       	std	Y+2, r25	; 0x02
     390:	ab 83       	std	Y+3, r26	; 0x03
     392:	bc 83       	std	Y+4, r27	; 0x04
     394:	40 e0       	ldi	r20, 0x00	; 0
     396:	62 e0       	ldi	r22, 0x02	; 2
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	0e 94 9a 00 	call	0x134	; 0x134 <spi_output_reg>
     3a0:	00 00       	nop
     3a2:	f8 01       	movw	r30, r16
     3a4:	f5 82       	std	Z+5, r15	; 0x05
     3a6:	24 96       	adiw	r28, 0x04	; 4
     3a8:	cd bf       	out	0x3d, r28	; 61
     3aa:	de bf       	out	0x3e, r29	; 62
     3ac:	df 91       	pop	r29
     3ae:	cf 91       	pop	r28
     3b0:	1f 91       	pop	r17
     3b2:	0f 91       	pop	r16
     3b4:	ff 90       	pop	r15
     3b6:	08 95       	ret

000003b8 <refpll_write_mult>:
     3b8:	68 2f       	mov	r22, r24
     3ba:	70 e0       	ldi	r23, 0x00	; 0
     3bc:	76 2f       	mov	r23, r22
     3be:	66 27       	eor	r22, r22
     3c0:	61 60       	ori	r22, 0x01	; 1
     3c2:	07 2e       	mov	r0, r23
     3c4:	00 0c       	add	r0, r0
     3c6:	88 0b       	sbc	r24, r24
     3c8:	99 0b       	sbc	r25, r25
     3ca:	0e 94 48 01 	call	0x290	; 0x290 <refpll_write_reg>
     3ce:	08 95       	ret

000003d0 <mpll_write_params>:
     3d0:	cf 92       	push	r12
     3d2:	df 92       	push	r13
     3d4:	ef 92       	push	r14
     3d6:	ff 92       	push	r15
     3d8:	cf 93       	push	r28
     3da:	c4 2f       	mov	r28, r20
     3dc:	6c 01       	movw	r12, r24
     3de:	e1 2c       	mov	r14, r1
     3e0:	f1 2c       	mov	r15, r1
     3e2:	0b 2e       	mov	r0, r27
     3e4:	bf e0       	ldi	r27, 0x0F	; 15
     3e6:	cc 0c       	add	r12, r12
     3e8:	dd 1c       	adc	r13, r13
     3ea:	ee 1c       	adc	r14, r14
     3ec:	ff 1c       	adc	r15, r15
     3ee:	ba 95       	dec	r27
     3f0:	d1 f7       	brne	.-12     	; 0x3e6 <mpll_write_params+0x16>
     3f2:	b0 2d       	mov	r27, r0
     3f4:	61 11       	cpse	r22, r1
     3f6:	05 c0       	rjmp	.+10     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
     3f8:	61 e0       	ldi	r22, 0x01	; 1
     3fa:	70 e0       	ldi	r23, 0x00	; 0
     3fc:	80 e0       	ldi	r24, 0x00	; 0
     3fe:	90 e0       	ldi	r25, 0x00	; 0
     400:	04 c0       	rjmp	.+8      	; 0x40a <__LOCK_REGION_LENGTH__+0xa>
     402:	61 e0       	ldi	r22, 0x01	; 1
     404:	70 e0       	ldi	r23, 0x00	; 0
     406:	80 e0       	ldi	r24, 0x00	; 0
     408:	98 e0       	ldi	r25, 0x08	; 8
     40a:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <mpll_write_reg>
     40e:	6c 2f       	mov	r22, r28
     410:	67 70       	andi	r22, 0x07	; 7
     412:	86 2f       	mov	r24, r22
     414:	90 e0       	ldi	r25, 0x00	; 0
     416:	a0 e0       	ldi	r26, 0x00	; 0
     418:	b0 e0       	ldi	r27, 0x00	; 0
     41a:	07 2e       	mov	r0, r23
     41c:	74 e1       	ldi	r23, 0x14	; 20
     41e:	88 0f       	add	r24, r24
     420:	99 1f       	adc	r25, r25
     422:	aa 1f       	adc	r26, r26
     424:	bb 1f       	adc	r27, r27
     426:	7a 95       	dec	r23
     428:	d1 f7       	brne	.-12     	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
     42a:	70 2d       	mov	r23, r0
     42c:	bc 01       	movw	r22, r24
     42e:	cd 01       	movw	r24, r26
     430:	6c 63       	ori	r22, 0x3C	; 60
     432:	70 6c       	ori	r23, 0xC0	; 192
     434:	88 68       	ori	r24, 0x88	; 136
     436:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <mpll_write_reg>
     43a:	c7 01       	movw	r24, r14
     43c:	b6 01       	movw	r22, r12
     43e:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <mpll_write_reg>
     442:	cf 91       	pop	r28
     444:	ff 90       	pop	r15
     446:	ef 90       	pop	r14
     448:	df 90       	pop	r13
     44a:	cf 90       	pop	r12
     44c:	08 95       	ret

0000044e <set_ref>:
     44e:	88 23       	and	r24, r24
     450:	59 f0       	breq	.+22     	; 0x468 <set_ref+0x1a>
     452:	e0 e6       	ldi	r30, 0x60	; 96
     454:	f4 e0       	ldi	r31, 0x04	; 4
     456:	80 e4       	ldi	r24, 0x40	; 64
     458:	85 83       	std	Z+5, r24	; 0x05
     45a:	80 e2       	ldi	r24, 0x20	; 32
     45c:	86 83       	std	Z+6, r24	; 0x06
     45e:	80 91 f1 28 	lds	r24, 0x28F1	; 0x8028f1 <ref_mult>
     462:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <refpll_write_mult>
     466:	08 95       	ret
     468:	e0 e6       	ldi	r30, 0x60	; 96
     46a:	f4 e0       	ldi	r31, 0x04	; 4
     46c:	80 e2       	ldi	r24, 0x20	; 32
     46e:	85 83       	std	Z+5, r24	; 0x05
     470:	80 e4       	ldi	r24, 0x40	; 64
     472:	86 83       	std	Z+6, r24	; 0x06
     474:	8a e0       	ldi	r24, 0x0A	; 10
     476:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <refpll_write_mult>
     47a:	08 95       	ret

0000047c <set_atten>:
     47c:	90 e1       	ldi	r25, 0x10	; 16
     47e:	90 93 66 04 	sts	0x0466, r25	; 0x800466 <__TEXT_REGION_LENGTH__+0x700466>
     482:	80 31       	cpi	r24, 0x10	; 16
     484:	20 f0       	brcs	.+8      	; 0x48e <set_atten+0x12>
     486:	8f e0       	ldi	r24, 0x0F	; 15
     488:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x700466>
     48c:	07 c0       	rjmp	.+14     	; 0x49c <set_atten+0x20>
     48e:	e0 e6       	ldi	r30, 0x60	; 96
     490:	f4 e0       	ldi	r31, 0x04	; 4
     492:	9f e0       	ldi	r25, 0x0F	; 15
     494:	96 83       	std	Z+6, r25	; 0x06
     496:	80 95       	com	r24
     498:	8f 70       	andi	r24, 0x0F	; 15
     49a:	85 83       	std	Z+5, r24	; 0x05
     49c:	00 00       	nop
     49e:	e0 e6       	ldi	r30, 0x60	; 96
     4a0:	f4 e0       	ldi	r31, 0x04	; 4
     4a2:	80 e1       	ldi	r24, 0x10	; 16
     4a4:	85 83       	std	Z+5, r24	; 0x05
     4a6:	00 00       	nop
     4a8:	86 83       	std	Z+6, r24	; 0x06
     4aa:	08 95       	ret

000004ac <set_hfilter>:
     4ac:	89 30       	cpi	r24, 0x09	; 9
     4ae:	88 f4       	brcc	.+34     	; 0x4d2 <set_hfilter+0x26>
     4b0:	88 30       	cpi	r24, 0x08	; 8
     4b2:	29 f4       	brne	.+10     	; 0x4be <set_hfilter+0x12>
     4b4:	80 e8       	ldi	r24, 0x80	; 128
     4b6:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x700465>
     4ba:	86 e0       	ldi	r24, 0x06	; 6
     4bc:	03 c0       	rjmp	.+6      	; 0x4c4 <set_hfilter+0x18>
     4be:	90 e8       	ldi	r25, 0x80	; 128
     4c0:	90 93 66 04 	sts	0x0466, r25	; 0x800466 <__TEXT_REGION_LENGTH__+0x700466>
     4c4:	e0 e4       	ldi	r30, 0x40	; 64
     4c6:	f4 e0       	ldi	r31, 0x04	; 4
     4c8:	9e e0       	ldi	r25, 0x0E	; 14
     4ca:	96 83       	std	Z+6, r25	; 0x06
     4cc:	88 0f       	add	r24, r24
     4ce:	8e 70       	andi	r24, 0x0E	; 14
     4d0:	85 83       	std	Z+5, r24	; 0x05
     4d2:	08 95       	ret

000004d4 <set_stsled_1>:
     4d4:	88 23       	and	r24, r24
     4d6:	21 f0       	breq	.+8      	; 0x4e0 <set_stsled_1+0xc>
     4d8:	81 e0       	ldi	r24, 0x01	; 1
     4da:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7004a5>
     4de:	08 95       	ret
     4e0:	81 e0       	ldi	r24, 0x01	; 1
     4e2:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7004a6>
     4e6:	08 95       	ret

000004e8 <toggle_stsled_2>:
}


void toggle_stsled_2(void)																	// Toggle status LED 2
{
	STSLED_PORT.OUTTGL = STSLED_2;
     4e8:	82 e0       	ldi	r24, 0x02	; 2
     4ea:	80 93 a7 04 	sts	0x04A7, r24	; 0x8004a7 <__TEXT_REGION_LENGTH__+0x7004a7>
     4ee:	08 95       	ret

000004f0 <set_fpled_err>:
}


void set_fpled_err(uint8_t err_status)														// Set front panel indicator LED, led_status = 0: green, led_status = 1: red
{
	if(!err_status)
     4f0:	81 11       	cpse	r24, r1
     4f2:	07 c0       	rjmp	.+14     	; 0x502 <set_fpled_err+0x12>
	{
		STSLED_PORT.OUTSET = FPLED_GREEN;
     4f4:	e0 ea       	ldi	r30, 0xA0	; 160
     4f6:	f4 e0       	ldi	r31, 0x04	; 4
     4f8:	88 e0       	ldi	r24, 0x08	; 8
     4fa:	85 83       	std	Z+5, r24	; 0x05
		STSLED_PORT.OUTCLR = FPLED_RED;	
     4fc:	84 e0       	ldi	r24, 0x04	; 4
     4fe:	86 83       	std	Z+6, r24	; 0x06
     500:	08 95       	ret
	}
	else
	{
		STSLED_PORT.OUTCLR = FPLED_GREEN;
     502:	e0 ea       	ldi	r30, 0xA0	; 160
     504:	f4 e0       	ldi	r31, 0x04	; 4
     506:	88 e0       	ldi	r24, 0x08	; 8
     508:	86 83       	std	Z+6, r24	; 0x06
		STSLED_PORT.OUTSET = FPLED_RED;
     50a:	84 e0       	ldi	r24, 0x04	; 4
     50c:	85 83       	std	Z+5, r24	; 0x05
     50e:	08 95       	ret

00000510 <get_refpll_unlk>:
}


uint8_t get_refpll_unlk(void)																// Get reference PLL lock status
{
	if(STATUS_PORT.IN & REFPLL_LOCK)
     510:	80 91 48 04 	lds	r24, 0x0448	; 0x800448 <__TEXT_REGION_LENGTH__+0x700448>
     514:	82 95       	swap	r24
     516:	81 70       	andi	r24, 0x01	; 1
		return FALSE;
	else
		return TRUE;
}
     518:	91 e0       	ldi	r25, 0x01	; 1
     51a:	89 27       	eor	r24, r25
     51c:	08 95       	ret

0000051e <get_mpll_unlk>:


uint8_t get_mpll_unlk(void)																	// Get main PLL lock status
{
	if(STATUS_PORT.IN & MPLL_LOCK)
     51e:	80 91 48 04 	lds	r24, 0x0448	; 0x800448 <__TEXT_REGION_LENGTH__+0x700448>
     522:	85 fb       	bst	r24, 5
     524:	88 27       	eor	r24, r24
     526:	80 f9       	bld	r24, 0
		return FALSE;
	else
		return TRUE;
}
     528:	91 e0       	ldi	r25, 0x01	; 1
     52a:	89 27       	eor	r24, r25
     52c:	08 95       	ret

0000052e <get_alc_unlvld>:


uint8_t get_alc_unlvld(void)																// Get ALC status
{
	if(STATUS_PORT.IN & UNLVLD)
     52e:	80 91 48 04 	lds	r24, 0x0448	; 0x800448 <__TEXT_REGION_LENGTH__+0x700448>
		return TRUE;
	else
		return FALSE;
}
     532:	88 1f       	adc	r24, r24
     534:	88 27       	eor	r24, r24
     536:	88 1f       	adc	r24, r24
     538:	08 95       	ret

0000053a <hw_init>:
	mpll_write_reg(reg0);
}


void hw_init(void)																			// To be called in main once at system startup
{
     53a:	ef 92       	push	r14
     53c:	ff 92       	push	r15
     53e:	0f 93       	push	r16
     540:	1f 93       	push	r17
     542:	cf 93       	push	r28
     544:	df 93       	push	r29
     546:	cd b7       	in	r28, 0x3d	; 61
     548:	de b7       	in	r29, 0x3e	; 62
     54a:	28 97       	sbiw	r28, 0x08	; 8
     54c:	cd bf       	out	0x3d, r28	; 61
     54e:	de bf       	out	0x3e, r29	; 62


static void hw_port_init(void)
{	// Configure pin directions
	// Status indicator lines
	STATUS_PORT.DIRCLR = REFPLL_LOCK | MPLL_LOCK | MPLL_MUX | UNLVLD;						// Configure status indicator lines as input
     550:	00 e4       	ldi	r16, 0x40	; 64
     552:	14 e0       	ldi	r17, 0x04	; 4
     554:	80 ef       	ldi	r24, 0xF0	; 240
     556:	d8 01       	movw	r26, r16
     558:	12 96       	adiw	r26, 0x02	; 2
     55a:	8c 93       	st	X, r24
     55c:	12 97       	sbiw	r26, 0x02	; 2
	
	// USB Bridge
	USB_BRIDGE_PORT.DIRSET = USB_RESET;														// Configure USB bridge reset line as output
     55e:	81 e0       	ldi	r24, 0x01	; 1
     560:	11 96       	adiw	r26, 0x01	; 1
     562:	8c 93       	st	X, r24
     564:	11 97       	sbiw	r26, 0x01	; 1
	
	// SPI Latch Enable 
	SPI_PORT.DIRSET = SLE;																	// Configure latch enable line as output
     566:	e0 e2       	ldi	r30, 0x20	; 32
     568:	f4 e0       	ldi	r31, 0x04	; 4
     56a:	81 83       	std	Z+1, r24	; 0x01
	
	// DDS Synthesizer
	DDS_PORT.DIRSET = DDS_CS | DDS_RESET | DDS_UPDATE;										// Configure CS, UPDATE and RESET lines for DDS-Synthesizer as output
     56c:	94 e3       	ldi	r25, 0x34	; 52
     56e:	91 83       	std	Z+1, r25	; 0x01
	
	// Main PLL
	PLL_PORT.DIRSET = MPLL_CS;																// Configure CS for main PLL as output
     570:	52 e0       	ldi	r21, 0x02	; 2
     572:	51 83       	std	Z+1, r21	; 0x01
	STATUS_PORT.DIRCLR = MPLL_LOCK | MPLL_MUX;												// Configure lock indication and MUX output of main PLL as inputs
     574:	60 e6       	ldi	r22, 0x60	; 96
     576:	12 96       	adiw	r26, 0x02	; 2
     578:	6c 93       	st	X, r22
     57a:	12 97       	sbiw	r26, 0x02	; 2
	
	// Ref PLL
	REFPLL_PORT.DIRSET = REFPLL_CS;															// Configure CS for reference PLL as output
     57c:	48 e0       	ldi	r20, 0x08	; 8
     57e:	41 83       	std	Z+1, r20	; 0x01
	STATUS_PORT.DIRCLR = REFPLL_LOCK;														// Configure lock indication of reference PLL as input
     580:	90 e1       	ldi	r25, 0x10	; 16
     582:	12 96       	adiw	r26, 0x02	; 2
     584:	9c 93       	st	X, r25
	
	// DAC
	DAC_PORT.DIRSET = DAC_CS;																// Configure DAC CE as output
     586:	20 e8       	ldi	r18, 0x80	; 128
     588:	34 e0       	ldi	r19, 0x04	; 4
     58a:	d9 01       	movw	r26, r18
     58c:	11 96       	adiw	r26, 0x01	; 1
     58e:	8c 93       	st	X, r24
	
	// Harmonic filter
	HFILTER_PORT.DIRSET = HFILTER0 | HFILTER1 | HFILTER2;									// Configure harmonic filter control lines as outputs
     590:	7e e0       	ldi	r23, 0x0E	; 14
     592:	d8 01       	movw	r26, r16
     594:	11 96       	adiw	r26, 0x01	; 1
     596:	7c 93       	st	X, r23
	BYPASS_PORT.DIRSET  = HFILTER_BYPASS;													// Configure bypass switch line as output 
     598:	0f 2e       	mov	r0, r31
     59a:	f0 e6       	ldi	r31, 0x60	; 96
     59c:	ef 2e       	mov	r14, r31
     59e:	f4 e0       	ldi	r31, 0x04	; 4
     5a0:	ff 2e       	mov	r15, r31
     5a2:	f0 2d       	mov	r31, r0
     5a4:	70 e8       	ldi	r23, 0x80	; 128
     5a6:	d7 01       	movw	r26, r14
     5a8:	11 96       	adiw	r26, 0x01	; 1
     5aa:	7c 93       	st	X, r23
     5ac:	11 97       	sbiw	r26, 0x01	; 1
	
	// Attenuator
	ATTEN_PORT.DIRSET = ATTEN_D0 | ATTEN_D1 | ATTEN_D2 | ATTEN_D3 | ATTEN_LE;				// Configure attenuator control lines as outputs
     5ae:	7f e1       	ldi	r23, 0x1F	; 31
     5b0:	11 96       	adiw	r26, 0x01	; 1
     5b2:	7c 93       	st	X, r23
     5b4:	11 97       	sbiw	r26, 0x01	; 1
	
	// Reference mode selection
	REFSEL_PORT.DIRSET = INT_SEL | EXT_SEL;													// Configure reference mode selection lines as outputs
     5b6:	11 96       	adiw	r26, 0x01	; 1
     5b8:	6c 93       	st	X, r22
	
	// Status LED outputs
	STSLED_PORT.DIRSET = STSLED_1 | STSLED_2;												// Configure status LED lines as outputs
     5ba:	60 ea       	ldi	r22, 0xA0	; 160
     5bc:	74 e0       	ldi	r23, 0x04	; 4
     5be:	13 e0       	ldi	r17, 0x03	; 3
     5c0:	db 01       	movw	r26, r22
     5c2:	11 96       	adiw	r26, 0x01	; 1
     5c4:	1c 93       	st	X, r17
     5c6:	11 97       	sbiw	r26, 0x01	; 1
	
	// Front panel LED outputs
	STSLED_PORT.DIRSET = FPLED_RED | FPLED_GREEN;											// Configure front panel LED lines as output
     5c8:	1c e0       	ldi	r17, 0x0C	; 12
     5ca:	11 96       	adiw	r26, 0x01	; 1
     5cc:	1c 93       	st	X, r17


	// At power up: initial condition and resets
	// De-select all chip enable lines
	DESELECT_LE;
     5ce:	86 83       	std	Z+6, r24	; 0x06
	DESELECT_DDS;
     5d0:	64 e0       	ldi	r22, 0x04	; 4
     5d2:	65 83       	std	Z+5, r22	; 0x05
	DESELECT_MPLL;
     5d4:	56 83       	std	Z+6, r21	; 0x06
	DESELECT_REFPLL;
     5d6:	46 83       	std	Z+6, r20	; 0x06
	DESELECT_DAC;
     5d8:	d9 01       	movw	r26, r18
     5da:	15 96       	adiw	r26, 0x05	; 5
     5dc:	8c 93       	st	X, r24
	DESELECT_ATTEN;
     5de:	d7 01       	movw	r26, r14
     5e0:	16 96       	adiw	r26, 0x06	; 6
     5e2:	9c 93       	st	X, r25

	// Reset DDS chip
	DESELECT_DDSUPDT;																		// Make sure DDS I/O-Update line is not high
     5e4:	96 83       	std	Z+6, r25	; 0x06
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5e6:	8d e8       	ldi	r24, 0x8D	; 141
     5e8:	90 e2       	ldi	r25, 0x20	; 32
     5ea:	01 97       	sbiw	r24, 0x01	; 1
     5ec:	f1 f7       	brne	.-4      	; 0x5ea <hw_init+0xb0>
     5ee:	00 00       	nop
	_delay_ms(10);
	DDS_PORT.OUTSET = DDS_RESET;															// Reset is active high
     5f0:	80 e2       	ldi	r24, 0x20	; 32
     5f2:	85 83       	std	Z+5, r24	; 0x05
     5f4:	aa e1       	ldi	r26, 0x1A	; 26
     5f6:	b1 e4       	ldi	r27, 0x41	; 65
     5f8:	11 97       	sbiw	r26, 0x01	; 1
     5fa:	f1 f7       	brne	.-4      	; 0x5f8 <hw_init+0xbe>
     5fc:	00 c0       	rjmp	.+0      	; 0x5fe <hw_init+0xc4>
	_delay_ms(20);
	DDS_PORT.OUTCLR = DDS_RESET;
     5fe:	86 83       	std	Z+6, r24	; 0x06
						(1UL<<7)  |						// PFD polarity positive
						(0UL<<8)  |						// CP not in three state
						(0UL<<9)  | (0UL<<10)     |		// Fast lock disabled
						(0x0007 << 11)            |		// Charge pump current setting 1 (5 mA)
						(0x0007 << 14) ;      			// Charge pump current setting 2 (5 mA)
	refpll_write_reg(init_latch);
     600:	62 e9       	ldi	r22, 0x92	; 146
     602:	78 ef       	ldi	r23, 0xF8	; 248
     604:	8f ef       	ldi	r24, 0xFF	; 255
     606:	9f ef       	ldi	r25, 0xFF	; 255
     608:	0e 94 48 01 	call	0x290	; 0x290 <refpll_write_reg>
	refpll_write_reg(funct_latch);
     60c:	62 e9       	ldi	r22, 0x92	; 146
     60e:	78 ef       	ldi	r23, 0xF8	; 248
     610:	8f ef       	ldi	r24, 0xFF	; 255
     612:	9f ef       	ldi	r25, 0xFF	; 255
     614:	0e 94 48 01 	call	0x290	; 0x290 <refpll_write_reg>
	refpll_write_reg(ref_counter_latch);
     618:	64 e0       	ldi	r22, 0x04	; 4
     61a:	70 e0       	ldi	r23, 0x00	; 0
     61c:	80 e0       	ldi	r24, 0x00	; 0
     61e:	90 e0       	ldi	r25, 0x00	; 0
     620:	0e 94 48 01 	call	0x290	; 0x290 <refpll_write_reg>
	refpll_write_reg(n_counter_latch);
     624:	61 e0       	ldi	r22, 0x01	; 1
     626:	7a e0       	ldi	r23, 0x0A	; 10
     628:	80 e0       	ldi	r24, 0x00	; 0
     62a:	90 e0       	ldi	r25, 0x00	; 0
     62c:	0e 94 48 01 	call	0x290	; 0x290 <refpll_write_reg>
static void dds_hw_reg_init(void)
{
	convert32to8 register1, register2;
	register1.i32 = 0;
	register2.i32 = 0;
	register1.i32 |= (1<<1)  |					// Disable SYNC_CLK
     630:	82 e0       	ldi	r24, 0x02	; 2
     632:	92 e2       	ldi	r25, 0x22	; 34
     634:	a0 e0       	ldi	r26, 0x00	; 0
     636:	b0 e0       	ldi	r27, 0x00	; 0
     638:	8d 83       	std	Y+5, r24	; 0x05
     63a:	9e 83       	std	Y+6, r25	; 0x06
     63c:	af 83       	std	Y+7, r26	; 0x07
     63e:	b8 87       	std	Y+8, r27	; 0x08
					 (1<<9)  |					// SDIO configured as input only
					 (1<<13) ;					// Auto-clear phase accumulator
	register2.i32 |= (0x00 << 3)  |				// Set reference clock multiplier to 0 (bypass multiplication)    
     640:	81 e0       	ldi	r24, 0x01	; 1
     642:	90 e0       	ldi	r25, 0x00	; 0
     644:	a0 e0       	ldi	r26, 0x00	; 0
     646:	b0 e0       	ldi	r27, 0x00	; 0
     648:	89 83       	std	Y+1, r24	; 0x01
     64a:	9a 83       	std	Y+2, r25	; 0x02
     64c:	ab 83       	std	Y+3, r26	; 0x03
     64e:	bc 83       	std	Y+4, r27	; 0x04
					 (0<<2)  |					// Set VCO range to 100 ... 250 MHz (default)
					 (0<<1)  | (1<<0) ;			// Set charge pump current to 100 µA
	dds_write_reg(0x00, register1.byte, 4);
     650:	44 e0       	ldi	r20, 0x04	; 4
     652:	be 01       	movw	r22, r28
     654:	6b 5f       	subi	r22, 0xFB	; 251
     656:	7f 4f       	sbci	r23, 0xFF	; 255
     658:	80 e0       	ldi	r24, 0x00	; 0
     65a:	0e 94 0f 01 	call	0x21e	; 0x21e <dds_write_reg>
	dds_write_reg(0x01, register2.byte, 3);
     65e:	43 e0       	ldi	r20, 0x03	; 3
     660:	be 01       	movw	r22, r28
     662:	6f 5f       	subi	r22, 0xFF	; 255
     664:	7f 4f       	sbci	r23, 0xFF	; 255
     666:	81 e0       	ldi	r24, 0x01	; 1
     668:	0e 94 0f 01 	call	0x21e	; 0x21e <dds_write_reg>
		   (1UL<<3) | (1UL<<4)				|		// Set main output power to +5 dBm
		   (112UL << 12)					|		// Set VCO band select logic clock divider to 112, yields approx. 400 kHz band select clock; requires band select clock mode to be set to 'high' in register 3
		   (1UL<<23)						;		// Feedback select: fundamental; VCO output is fed back to the PLL N dividers	
	reg5 = (1UL<<0) | (0UL<<1) | (1UL<<2)	|		// Address register 5
		   (1UL<<22) | (0UL<<23)			;		// Set lock detect pin to digital lock detect mode
	mpll_write_reg(reg5);
     66c:	65 e0       	ldi	r22, 0x05	; 5
     66e:	70 e0       	ldi	r23, 0x00	; 0
     670:	80 e4       	ldi	r24, 0x40	; 64
     672:	90 e0       	ldi	r25, 0x00	; 0
     674:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <mpll_write_reg>
	mpll_write_reg(reg4);
     678:	6c e1       	ldi	r22, 0x1C	; 28
     67a:	70 e0       	ldi	r23, 0x00	; 0
     67c:	87 e9       	ldi	r24, 0x97	; 151
     67e:	90 e0       	ldi	r25, 0x00	; 0
     680:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <mpll_write_reg>
	mpll_write_reg(reg3);
     684:	6b e0       	ldi	r22, 0x0B	; 11
     686:	70 e0       	ldi	r23, 0x00	; 0
     688:	80 ee       	ldi	r24, 0xE0	; 224
     68a:	90 e0       	ldi	r25, 0x00	; 0
     68c:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <mpll_write_reg>
	mpll_write_reg(reg2);
     690:	63 ec       	ldi	r22, 0xC3	; 195
     692:	7f e5       	ldi	r23, 0x5F	; 95
     694:	80 e0       	ldi	r24, 0x00	; 0
     696:	90 e1       	ldi	r25, 0x10	; 16
     698:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <mpll_write_reg>
	mpll_write_reg(reg1);
     69c:	61 e0       	ldi	r22, 0x01	; 1
     69e:	70 e0       	ldi	r23, 0x00	; 0
     6a0:	80 e0       	ldi	r24, 0x00	; 0
     6a2:	90 e0       	ldi	r25, 0x00	; 0
     6a4:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <mpll_write_reg>
	mpll_write_reg(reg0);
     6a8:	60 e0       	ldi	r22, 0x00	; 0
     6aa:	70 e0       	ldi	r23, 0x00	; 0
     6ac:	cb 01       	movw	r24, r22
     6ae:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <mpll_write_reg>
{
	hw_port_init();
	refpll_init();
	dds_hw_reg_init();
	mpll_init();
	mpll_write_params(27, 0, 0);
     6b2:	40 e0       	ldi	r20, 0x00	; 0
     6b4:	60 e0       	ldi	r22, 0x00	; 0
     6b6:	8b e1       	ldi	r24, 0x1B	; 27
     6b8:	90 e0       	ldi	r25, 0x00	; 0
     6ba:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <mpll_write_params>
     6be:	28 96       	adiw	r28, 0x08	; 8
     6c0:	cd bf       	out	0x3d, r28	; 61
     6c2:	de bf       	out	0x3e, r29	; 62
     6c4:	df 91       	pop	r29
     6c6:	cf 91       	pop	r28
     6c8:	1f 91       	pop	r17
     6ca:	0f 91       	pop	r16
     6cc:	ff 90       	pop	r15
     6ce:	ef 90       	pop	r14
     6d0:	08 95       	ret

000006d2 <main>:
     6d2:	25 e1       	ldi	r18, 0x15	; 21
     6d4:	86 e1       	ldi	r24, 0x16	; 22
     6d6:	95 e0       	ldi	r25, 0x05	; 5
     6d8:	21 50       	subi	r18, 0x01	; 1
     6da:	80 40       	sbci	r24, 0x00	; 0
     6dc:	90 40       	sbci	r25, 0x00	; 0
     6de:	e1 f7       	brne	.-8      	; 0x6d8 <main+0x6>

int main(void)
{
	_delay_ms(500);																			// Wait 0.5 sec for supply voltages to stabilize
	
	processor_init();																		// Basic hardware and peripherals setup, also initializes the watchdog
     6e0:	0e 94 e4 07 	call	0xfc8	; 0xfc8 <processor_init>
	uart_init();																			// Initialize UART
     6e4:	0e 94 9d 0d 	call	0x1b3a	; 0x1b3a <uart_init>
	spi_init();																				// Initialize SPI
     6e8:	0e 94 77 01 	call	0x2ee	; 0x2ee <spi_init>
	hw_init();																				// Initialize inputs and outputs, and the devices on main board
     6ec:	0e 94 9d 02 	call	0x53a	; 0x53a <hw_init>
     6f0:	25 e1       	ldi	r18, 0x15	; 21
     6f2:	86 e1       	ldi	r24, 0x16	; 22
     6f4:	95 e0       	ldi	r25, 0x05	; 5
     6f6:	21 50       	subi	r18, 0x01	; 1
     6f8:	80 40       	sbci	r24, 0x00	; 0
     6fa:	90 40       	sbci	r25, 0x00	; 0
     6fc:	e1 f7       	brne	.-8      	; 0x6f6 <main+0x24>

	_delay_ms(500);																			// Wait 0.5 sec before initialization and output activation
	
	init_state();																			// Load initial system state
     6fe:	0e 94 f7 07 	call	0xfee	; 0xfee <init_state>
	
	sei();																					// Enable global interrupts
     702:	78 94       	sei

	
	while(TRUE)																				// Main loop
    {
		uart_process();																		// UART data processing, copy data to/from send/receive FIFO to globals for further processing
     704:	0e 94 4a 0e 	call	0x1c94	; 0x1c94 <uart_process>
		command_process();																	// Parse and execute commands from the UART data stream
     708:	0e 94 8a 03 	call	0x714	; 0x714 <command_process>
		selftest();																			// Execute periodic self test
     70c:	0e 94 d9 0b 	call	0x17b2	; 0x17b2 <selftest>
		
		wdt_reset();																		// Reset watchdog timer
     710:	a8 95       	wdr
     712:	f8 cf       	rjmp	.-16     	; 0x704 <main+0x32>

00000714 <command_process>:
	}
}


void command_process(void)																	// To be called periodically in main
{
     714:	3f 92       	push	r3
     716:	4f 92       	push	r4
     718:	5f 92       	push	r5
     71a:	6f 92       	push	r6
     71c:	7f 92       	push	r7
     71e:	8f 92       	push	r8
     720:	9f 92       	push	r9
     722:	af 92       	push	r10
     724:	bf 92       	push	r11
     726:	cf 92       	push	r12
     728:	df 92       	push	r13
     72a:	ef 92       	push	r14
     72c:	ff 92       	push	r15
     72e:	0f 93       	push	r16
     730:	1f 93       	push	r17
     732:	cf 93       	push	r28
     734:	df 93       	push	r29
     736:	cd b7       	in	r28, 0x3d	; 61
     738:	de b7       	in	r29, 0x3e	; 62
     73a:	28 97       	sbiw	r28, 0x08	; 8
     73c:	cd bf       	out	0x3d, r28	; 61
     73e:	de bf       	out	0x3e, r29	; 62
}


static void parse_cmd(void)																	// Parses data stream from UART and stores detected command and argument in new_cmd and new_arg
{
	if( received_data.ready )																// Has a new string been received by UART?
     740:	80 91 6a 28 	lds	r24, 0x286A	; 0x80286a <received_data+0x1f>
     744:	88 23       	and	r24, r24
     746:	09 f4       	brne	.+2      	; 0x74a <command_process+0x36>
     748:	7b c1       	rjmp	.+758    	; 0xa40 <command_process+0x32c>
     74a:	0f 2e       	mov	r0, r31
     74c:	f6 ef       	ldi	r31, 0xF6	; 246
     74e:	ef 2e       	mov	r14, r31
     750:	fd e6       	ldi	r31, 0x6D	; 109
     752:	ff 2e       	mov	r15, r31
     754:	f0 2d       	mov	r31, r0
     756:	10 e0       	ldi	r17, 0x00	; 0
	{
		uint8_t i = 0;
		char *ptr;
		do
		{
			ptr = strstr(received_data.str, cmd[i]);										// Search for command literal in string received by UART, ptr points to the first character of command found
     758:	b7 01       	movw	r22, r14
     75a:	8b e4       	ldi	r24, 0x4B	; 75
     75c:	98 e2       	ldi	r25, 0x28	; 40
     75e:	0e 94 5f 13 	call	0x26be	; 0x26be <strstr>
			i++;
     762:	1f 5f       	subi	r17, 0xFF	; 255
		} while( !ptr && i < ncmd );
     764:	00 97       	sbiw	r24, 0x00	; 0
     766:	31 f4       	brne	.+12     	; 0x774 <command_process+0x60>
     768:	84 e0       	ldi	r24, 0x04	; 4
     76a:	e8 0e       	add	r14, r24
     76c:	f1 1c       	adc	r15, r1
     76e:	1c 30       	cpi	r17, 0x0C	; 12
     770:	99 f7       	brne	.-26     	; 0x758 <command_process+0x44>
     772:	62 c1       	rjmp	.+708    	; 0xa38 <command_process+0x324>
		
		if(ptr)																				// Command literal found in received string?
		{
			uint8_t cmd_found = i;															// cmd_found is the number of the command detected
			ltrim(received_data.str, ptr, strlen(cmd[i-1]));								// Discard characters ahead of the command literal detected, as well as the command literal	itself			
     774:	a1 2f       	mov	r26, r17
     776:	b0 e0       	ldi	r27, 0x00	; 0
     778:	aa 0f       	add	r26, r26
     77a:	bb 1f       	adc	r27, r27
     77c:	aa 0f       	add	r26, r26
     77e:	bb 1f       	adc	r27, r27
     780:	ae 50       	subi	r26, 0x0E	; 14
     782:	b2 49       	sbci	r27, 0x92	; 146
     784:	fd 01       	movw	r30, r26
     786:	01 90       	ld	r0, Z+
     788:	00 20       	and	r0, r0
     78a:	e9 f7       	brne	.-6      	; 0x786 <command_process+0x72>
     78c:	31 97       	sbiw	r30, 0x01	; 1
     78e:	ea 1b       	sub	r30, r26
     790:	fb 0b       	sbc	r31, r27
     792:	ff 27       	eor	r31, r31
}


static void ltrim(char *str, char *ptr, uint8_t ntrim)										// Trim string str from the left beginning at ptr, plus ntrim characters
{
	if( ntrim <= strlen(ptr) ) 
     794:	dc 01       	movw	r26, r24
     796:	0d 90       	ld	r0, X+
     798:	00 20       	and	r0, r0
     79a:	e9 f7       	brne	.-6      	; 0x796 <command_process+0x82>
     79c:	11 97       	sbiw	r26, 0x01	; 1
     79e:	a8 1b       	sub	r26, r24
     7a0:	b9 0b       	sbc	r27, r25
     7a2:	ae 17       	cp	r26, r30
     7a4:	bf 07       	cpc	r27, r31
     7a6:	90 f0       	brcs	.+36     	; 0x7cc <command_process+0xb8>
	{
		uint8_t remain = strlen(ptr + ntrim);	
     7a8:	bc 01       	movw	r22, r24
     7aa:	6e 0f       	add	r22, r30
     7ac:	7f 1f       	adc	r23, r31
     7ae:	fb 01       	movw	r30, r22
     7b0:	01 90       	ld	r0, Z+
     7b2:	00 20       	and	r0, r0
     7b4:	e9 f7       	brne	.-6      	; 0x7b0 <command_process+0x9c>
     7b6:	31 97       	sbiw	r30, 0x01	; 1
     7b8:	af 01       	movw	r20, r30
     7ba:	46 1b       	sub	r20, r22
     7bc:	57 0b       	sbc	r21, r23
		memmove(str, ptr + ntrim, remain + 1);		
     7be:	55 27       	eor	r21, r21
     7c0:	4f 5f       	subi	r20, 0xFF	; 255
     7c2:	5f 4f       	sbci	r21, 0xFF	; 255
     7c4:	8b e4       	ldi	r24, 0x4B	; 75
     7c6:	98 e2       	ldi	r25, 0x28	; 40
     7c8:	0e 94 42 13 	call	0x2684	; 0x2684 <memmove>


static void remove_space(char *str)															// Removes all white space from string str
{
	uint8_t count = 0;
	for( uint8_t i = 0; str[i]; i++)
     7cc:	00 91 4b 28 	lds	r16, 0x284B	; 0x80284b <received_data>
     7d0:	00 23       	and	r16, r16
     7d2:	b9 f0       	breq	.+46     	; 0x802 <command_process+0xee>
     7d4:	f1 2c       	mov	r15, r1
     7d6:	e1 2c       	mov	r14, r1
	{
		if( !isspace(str[i]) )
     7d8:	80 2f       	mov	r24, r16
     7da:	90 e0       	ldi	r25, 0x00	; 0
     7dc:	0e 94 39 13 	call	0x2672	; 0x2672 <isspace>
     7e0:	89 2b       	or	r24, r25
     7e2:	31 f4       	brne	.+12     	; 0x7f0 <command_process+0xdc>
			str[count++] = str[i];
     7e4:	ee 2d       	mov	r30, r14
     7e6:	f0 e0       	ldi	r31, 0x00	; 0
     7e8:	e5 5b       	subi	r30, 0xB5	; 181
     7ea:	f7 4d       	sbci	r31, 0xD7	; 215
     7ec:	00 83       	st	Z, r16
     7ee:	e3 94       	inc	r14


static void remove_space(char *str)															// Removes all white space from string str
{
	uint8_t count = 0;
	for( uint8_t i = 0; str[i]; i++)
     7f0:	f3 94       	inc	r15
     7f2:	ef 2d       	mov	r30, r15
     7f4:	f0 e0       	ldi	r31, 0x00	; 0
     7f6:	e5 5b       	subi	r30, 0xB5	; 181
     7f8:	f7 4d       	sbci	r31, 0xD7	; 215
     7fa:	00 81       	ld	r16, Z
     7fc:	01 11       	cpse	r16, r1
     7fe:	ec cf       	rjmp	.-40     	; 0x7d8 <command_process+0xc4>
     800:	01 c0       	rjmp	.+2      	; 0x804 <command_process+0xf0>
     802:	e1 2c       	mov	r14, r1
	{
		if( !isspace(str[i]) )
			str[count++] = str[i];
	}
	str[count] = '\0';
     804:	ee 2d       	mov	r30, r14
     806:	f0 e0       	ldi	r31, 0x00	; 0
     808:	e5 5b       	subi	r30, 0xB5	; 181
     80a:	f7 4d       	sbci	r31, 0xD7	; 215
     80c:	10 82       	st	Z, r1
		if(ptr)																				// Command literal found in received string?
		{
			uint8_t cmd_found = i;															// cmd_found is the number of the command detected
			ltrim(received_data.str, ptr, strlen(cmd[i-1]));								// Discard characters ahead of the command literal detected, as well as the command literal	itself			
			remove_space(received_data.str);												// Remove all white space
			if( received_data.str[0] == '?' )												// Is next character a '?', i.e., the command an interrogation?
     80e:	80 91 4b 28 	lds	r24, 0x284B	; 0x80284b <received_data>
     812:	8f 33       	cpi	r24, 0x3F	; 63
     814:	c9 f5       	brne	.+114    	; 0x888 <command_process+0x174>
			{
				newcmd_itr = TRUE;															// Set interrogation flag
     816:	81 e0       	ldi	r24, 0x01	; 1
     818:	80 93 08 28 	sts	0x2808, r24	; 0x802808 <newcmd_itr>
				switch(cmd_found)															// Store command code
     81c:	81 2f       	mov	r24, r17
     81e:	90 e0       	ldi	r25, 0x00	; 0
     820:	fc 01       	movw	r30, r24
     822:	31 97       	sbiw	r30, 0x01	; 1
     824:	ea 30       	cpi	r30, 0x0A	; 10
     826:	f1 05       	cpc	r31, r1
     828:	60 f5       	brcc	.+88     	; 0x882 <command_process+0x16e>
     82a:	e0 5b       	subi	r30, 0xB0	; 176
     82c:	ff 4f       	sbci	r31, 0xFF	; 255
     82e:	0c 94 28 12 	jmp	0x2450	; 0x2450 <__tablejump2__>
				{
					case FRQ:
						newcmd_cde = GET_FREQ;
     832:	84 e0       	ldi	r24, 0x04	; 4
     834:	80 93 09 28 	sts	0x2809, r24	; 0x802809 <newcmd_cde>
     838:	ff c0       	rjmp	.+510    	; 0xa38 <command_process+0x324>
						break;
					case LVL:
						newcmd_cde = GET_LEVEL;	
     83a:	85 e0       	ldi	r24, 0x05	; 5
     83c:	80 93 09 28 	sts	0x2809, r24	; 0x802809 <newcmd_cde>
     840:	fb c0       	rjmp	.+502    	; 0xa38 <command_process+0x324>
						break;
					case REF:
						newcmd_cde = GET_REF;
     842:	88 e0       	ldi	r24, 0x08	; 8
     844:	80 93 09 28 	sts	0x2809, r24	; 0x802809 <newcmd_cde>
     848:	f7 c0       	rjmp	.+494    	; 0xa38 <command_process+0x324>
						break;
					case RFQ:
						newcmd_cde = GET_REFMULT;
     84a:	8a e0       	ldi	r24, 0x0A	; 10
     84c:	80 93 09 28 	sts	0x2809, r24	; 0x802809 <newcmd_cde>
     850:	f3 c0       	rjmp	.+486    	; 0xa38 <command_process+0x324>
						break;
					case ERR:
						newcmd_cde = GET_ERR;
     852:	83 e0       	ldi	r24, 0x03	; 3
     854:	80 93 09 28 	sts	0x2809, r24	; 0x802809 <newcmd_cde>
     858:	ef c0       	rjmp	.+478    	; 0xa38 <command_process+0x324>
						break;												
					case LCR:
						newcmd_cde = GET_LCORR;
     85a:	8e e0       	ldi	r24, 0x0E	; 14
     85c:	80 93 09 28 	sts	0x2809, r24	; 0x802809 <newcmd_cde>
     860:	eb c0       	rjmp	.+470    	; 0xa38 <command_process+0x324>
						break;				
					case FCR:
						newcmd_cde = GET_FCORR;
     862:	80 e1       	ldi	r24, 0x10	; 16
     864:	80 93 09 28 	sts	0x2809, r24	; 0x802809 <newcmd_cde>
     868:	e7 c0       	rjmp	.+462    	; 0xa38 <command_process+0x324>
						break;
					case SCR:
						newcmd_cde = GET_SLCORR;
     86a:	82 e1       	ldi	r24, 0x12	; 18
     86c:	80 93 09 28 	sts	0x2809, r24	; 0x802809 <newcmd_cde>
     870:	e3 c0       	rjmp	.+454    	; 0xa38 <command_process+0x324>
						break;
					case INF:
						newcmd_cde = GET_INFO;
     872:	81 e0       	ldi	r24, 0x01	; 1
     874:	80 93 09 28 	sts	0x2809, r24	; 0x802809 <newcmd_cde>
     878:	df c0       	rjmp	.+446    	; 0xa38 <command_process+0x324>
						break;
					case VER:
						newcmd_cde = GET_VER;
     87a:	82 e0       	ldi	r24, 0x02	; 2
     87c:	80 93 09 28 	sts	0x2809, r24	; 0x802809 <newcmd_cde>
     880:	db c0       	rjmp	.+438    	; 0xa38 <command_process+0x324>
						break;
					default:
						newcmd_cde = 0;
     882:	10 92 09 28 	sts	0x2809, r1	; 0x802809 <newcmd_cde>
     886:	d8 c0       	rjmp	.+432    	; 0xa38 <command_process+0x324>
						break;
				}
			}
			else																			// Command not an interrogation
			{
				newcmd_itr = FALSE;															// Clear interrogation flag
     888:	10 92 08 28 	sts	0x2808, r1	; 0x802808 <newcmd_itr>
				switch(cmd_found)															// Store command code
     88c:	81 2f       	mov	r24, r17
     88e:	90 e0       	ldi	r25, 0x00	; 0
     890:	fc 01       	movw	r30, r24
     892:	31 97       	sbiw	r30, 0x01	; 1
     894:	ec 30       	cpi	r30, 0x0C	; 12
     896:	f1 05       	cpc	r31, r1
     898:	40 f5       	brcc	.+80     	; 0x8ea <command_process+0x1d6>
     89a:	e6 5a       	subi	r30, 0xA6	; 166
     89c:	ff 4f       	sbci	r31, 0xFF	; 255
     89e:	0c 94 28 12 	jmp	0x2450	; 0x2450 <__tablejump2__>
				{
					case FRQ:
						newcmd_cde = SET_FREQ;
     8a2:	86 e0       	ldi	r24, 0x06	; 6
     8a4:	80 93 09 28 	sts	0x2809, r24	; 0x802809 <newcmd_cde>
     8a8:	22 c0       	rjmp	.+68     	; 0x8ee <command_process+0x1da>
						break;
					case LVL:
						newcmd_cde = SET_LEVEL;
     8aa:	87 e0       	ldi	r24, 0x07	; 7
     8ac:	80 93 09 28 	sts	0x2809, r24	; 0x802809 <newcmd_cde>
     8b0:	1e c0       	rjmp	.+60     	; 0x8ee <command_process+0x1da>
						break;
					case REF:
						newcmd_cde = SET_REF;
     8b2:	89 e0       	ldi	r24, 0x09	; 9
     8b4:	80 93 09 28 	sts	0x2809, r24	; 0x802809 <newcmd_cde>
     8b8:	1a c0       	rjmp	.+52     	; 0x8ee <command_process+0x1da>
						break;
					case RFQ:
						newcmd_cde = SET_REFMULT;
     8ba:	8b e0       	ldi	r24, 0x0B	; 11
     8bc:	80 93 09 28 	sts	0x2809, r24	; 0x802809 <newcmd_cde>
     8c0:	16 c0       	rjmp	.+44     	; 0x8ee <command_process+0x1da>
						break;
					case SVE:
						newcmd_cde = SETUP_SAV;
     8c2:	8c e0       	ldi	r24, 0x0C	; 12
     8c4:	80 93 09 28 	sts	0x2809, r24	; 0x802809 <newcmd_cde>
     8c8:	12 c0       	rjmp	.+36     	; 0x8ee <command_process+0x1da>
						break;
					case RCL:
						newcmd_cde = SETUP_RCL;
     8ca:	8d e0       	ldi	r24, 0x0D	; 13
     8cc:	80 93 09 28 	sts	0x2809, r24	; 0x802809 <newcmd_cde>
     8d0:	0e c0       	rjmp	.+28     	; 0x8ee <command_process+0x1da>
						break;
					case LCR:
						newcmd_cde = SET_LCORR;
     8d2:	8f e0       	ldi	r24, 0x0F	; 15
     8d4:	80 93 09 28 	sts	0x2809, r24	; 0x802809 <newcmd_cde>
     8d8:	0a c0       	rjmp	.+20     	; 0x8ee <command_process+0x1da>
						break;
					case FCR:
						newcmd_cde = SET_FCORR;
     8da:	81 e1       	ldi	r24, 0x11	; 17
     8dc:	80 93 09 28 	sts	0x2809, r24	; 0x802809 <newcmd_cde>
     8e0:	06 c0       	rjmp	.+12     	; 0x8ee <command_process+0x1da>
						break;
					case SCR:
						newcmd_cde = SET_SLCORR;
     8e2:	83 e1       	ldi	r24, 0x13	; 19
     8e4:	80 93 09 28 	sts	0x2809, r24	; 0x802809 <newcmd_cde>
     8e8:	02 c0       	rjmp	.+4      	; 0x8ee <command_process+0x1da>
						break;
					default:
						newcmd_cde = 0;
     8ea:	10 92 09 28 	sts	0x2809, r1	; 0x802809 <newcmd_cde>


static void extract_digits(char *str)														// Removes all characters from string str that are not digits
{
	uint8_t count = 0;
	for( uint8_t i = 0; str[i]; i++)
     8ee:	80 91 4b 28 	lds	r24, 0x284B	; 0x80284b <received_data>
     8f2:	88 23       	and	r24, r24
     8f4:	d1 f0       	breq	.+52     	; 0x92a <command_process+0x216>
     8f6:	90 e0       	ldi	r25, 0x00	; 0
     8f8:	40 e0       	ldi	r20, 0x00	; 0
	{
		if( isdigit(str[i]) || str[i] == '-' )
     8fa:	28 2f       	mov	r18, r24
     8fc:	30 e0       	ldi	r19, 0x00	; 0
     8fe:	20 53       	subi	r18, 0x30	; 48
     900:	31 09       	sbc	r19, r1
     902:	2a 30       	cpi	r18, 0x0A	; 10
     904:	31 05       	cpc	r19, r1
     906:	10 f0       	brcs	.+4      	; 0x90c <command_process+0x1f8>
     908:	8d 32       	cpi	r24, 0x2D	; 45
     90a:	31 f4       	brne	.+12     	; 0x918 <command_process+0x204>
			str[count++] = str[i];
     90c:	e4 2f       	mov	r30, r20
     90e:	f0 e0       	ldi	r31, 0x00	; 0
     910:	e5 5b       	subi	r30, 0xB5	; 181
     912:	f7 4d       	sbci	r31, 0xD7	; 215
     914:	80 83       	st	Z, r24
     916:	4f 5f       	subi	r20, 0xFF	; 255


static void extract_digits(char *str)														// Removes all characters from string str that are not digits
{
	uint8_t count = 0;
	for( uint8_t i = 0; str[i]; i++)
     918:	9f 5f       	subi	r25, 0xFF	; 255
     91a:	e9 2f       	mov	r30, r25
     91c:	f0 e0       	ldi	r31, 0x00	; 0
     91e:	e5 5b       	subi	r30, 0xB5	; 181
     920:	f7 4d       	sbci	r31, 0xD7	; 215
     922:	80 81       	ld	r24, Z
     924:	81 11       	cpse	r24, r1
     926:	e9 cf       	rjmp	.-46     	; 0x8fa <command_process+0x1e6>
     928:	01 c0       	rjmp	.+2      	; 0x92c <command_process+0x218>
     92a:	40 e0       	ldi	r20, 0x00	; 0
	{
		if( isdigit(str[i]) || str[i] == '-' )
			str[count++] = str[i];
	}
	str[count] = '\0';
     92c:	e4 2f       	mov	r30, r20
     92e:	f0 e0       	ldi	r31, 0x00	; 0
     930:	e5 5b       	subi	r30, 0xB5	; 181
     932:	f7 4d       	sbci	r31, 0xD7	; 215
     934:	10 82       	st	Z, r1
					default:
						newcmd_cde = 0;
						break;					
				}
				extract_digits(received_data.str);											// Remove all characters which are not digits (i.e., 1234567890-)
				received_data.str[12] = '\0';												// Truncate to 12 characters maximum
     936:	eb e4       	ldi	r30, 0x4B	; 75
     938:	f8 e2       	ldi	r31, 0x28	; 40
     93a:	14 86       	std	Z+12, r1	; 0x0c

static int64_t atoi64(char *str)															// Convert a string to a 64 bit integer, string must be only numerals (including sign) to avoid undefined behavior
{
	uint8_t sign = FALSE;
	int64_t retval = 0;
	if( *str == '\0' )
     93c:	b0 81       	ld	r27, Z
     93e:	bb 23       	and	r27, r27
     940:	09 f4       	brne	.+2      	; 0x944 <command_process+0x230>
     942:	62 c0       	rjmp	.+196    	; 0xa08 <command_process+0x2f4>
		return 0;
	if( str[0] == '-' )
     944:	e1 e0       	ldi	r30, 0x01	; 1
     946:	bd 32       	cpi	r27, 0x2D	; 45
     948:	09 f0       	breq	.+2      	; 0x94c <command_process+0x238>
     94a:	e0 e0       	ldi	r30, 0x00	; 0
}


static int64_t atoi64(char *str)															// Convert a string to a 64 bit integer, string must be only numerals (including sign) to avoid undefined behavior
{
	uint8_t sign = FALSE;
     94c:	ae 2f       	mov	r26, r30
	int64_t retval = 0;
	if( *str == '\0' )
		return 0;
	if( str[0] == '-' )
		sign = TRUE;
	for( uint8_t i = sign; str[i] != '\0'; ++i )
     94e:	f0 e0       	ldi	r31, 0x00	; 0
     950:	e5 5b       	subi	r30, 0xB5	; 181
     952:	f7 4d       	sbci	r31, 0xD7	; 215
     954:	e0 81       	ld	r30, Z
     956:	ee 23       	and	r30, r30
     958:	09 f4       	brne	.+2      	; 0x95c <command_process+0x248>
     95a:	49 c0       	rjmp	.+146    	; 0x9ee <command_process+0x2da>
     95c:	20 e0       	ldi	r18, 0x00	; 0
     95e:	30 e0       	ldi	r19, 0x00	; 0
     960:	40 e0       	ldi	r20, 0x00	; 0
     962:	50 e0       	ldi	r21, 0x00	; 0
     964:	60 e0       	ldi	r22, 0x00	; 0
     966:	70 e0       	ldi	r23, 0x00	; 0
     968:	80 e0       	ldi	r24, 0x00	; 0
     96a:	90 e0       	ldi	r25, 0x00	; 0
		retval = 10 * retval + ( str[i] - '0' );
     96c:	01 e0       	ldi	r16, 0x01	; 1
     96e:	0e 94 f6 12 	call	0x25ec	; 0x25ec <__ashldi3>
     972:	32 2e       	mov	r3, r18
     974:	43 2e       	mov	r4, r19
     976:	54 2e       	mov	r5, r20
     978:	65 2e       	mov	r6, r21
     97a:	76 2e       	mov	r7, r22
     97c:	87 2e       	mov	r8, r23
     97e:	98 2e       	mov	r9, r24
     980:	f9 2f       	mov	r31, r25
     982:	02 e0       	ldi	r16, 0x02	; 2
     984:	0e 94 f6 12 	call	0x25ec	; 0x25ec <__ashldi3>
     988:	a2 2e       	mov	r10, r18
     98a:	b3 2e       	mov	r11, r19
     98c:	c4 2e       	mov	r12, r20
     98e:	d5 2e       	mov	r13, r21
     990:	e6 2e       	mov	r14, r22
     992:	f7 2e       	mov	r15, r23
     994:	08 2f       	mov	r16, r24
     996:	19 2f       	mov	r17, r25
     998:	23 2d       	mov	r18, r3
     99a:	34 2d       	mov	r19, r4
     99c:	45 2d       	mov	r20, r5
     99e:	56 2d       	mov	r21, r6
     9a0:	67 2d       	mov	r22, r7
     9a2:	78 2d       	mov	r23, r8
     9a4:	89 2d       	mov	r24, r9
     9a6:	9f 2f       	mov	r25, r31
     9a8:	0e 94 0f 13 	call	0x261e	; 0x261e <__adddi3>
     9ac:	a2 2e       	mov	r10, r18
     9ae:	b3 2e       	mov	r11, r19
     9b0:	c4 2e       	mov	r12, r20
     9b2:	d5 2e       	mov	r13, r21
     9b4:	e6 2e       	mov	r14, r22
     9b6:	f7 2e       	mov	r15, r23
     9b8:	08 2f       	mov	r16, r24
     9ba:	19 2f       	mov	r17, r25
     9bc:	4e 2f       	mov	r20, r30
     9be:	50 e0       	ldi	r21, 0x00	; 0
     9c0:	40 53       	subi	r20, 0x30	; 48
     9c2:	51 09       	sbc	r21, r1
     9c4:	95 2f       	mov	r25, r21
     9c6:	99 0f       	add	r25, r25
     9c8:	99 0b       	sbc	r25, r25
     9ca:	24 2f       	mov	r18, r20
     9cc:	35 2f       	mov	r19, r21
     9ce:	49 2f       	mov	r20, r25
     9d0:	59 2f       	mov	r21, r25
     9d2:	69 2f       	mov	r22, r25
     9d4:	79 2f       	mov	r23, r25
     9d6:	89 2f       	mov	r24, r25
     9d8:	0e 94 0f 13 	call	0x261e	; 0x261e <__adddi3>
	int64_t retval = 0;
	if( *str == '\0' )
		return 0;
	if( str[0] == '-' )
		sign = TRUE;
	for( uint8_t i = sign; str[i] != '\0'; ++i )
     9dc:	af 5f       	subi	r26, 0xFF	; 255
     9de:	ea 2f       	mov	r30, r26
     9e0:	f0 e0       	ldi	r31, 0x00	; 0
     9e2:	e5 5b       	subi	r30, 0xB5	; 181
     9e4:	f7 4d       	sbci	r31, 0xD7	; 215
     9e6:	e0 81       	ld	r30, Z
     9e8:	e1 11       	cpse	r30, r1
     9ea:	c0 cf       	rjmp	.-128    	; 0x96c <command_process+0x258>
     9ec:	08 c0       	rjmp	.+16     	; 0x9fe <command_process+0x2ea>


static int64_t atoi64(char *str)															// Convert a string to a 64 bit integer, string must be only numerals (including sign) to avoid undefined behavior
{
	uint8_t sign = FALSE;
	int64_t retval = 0;
     9ee:	20 e0       	ldi	r18, 0x00	; 0
     9f0:	30 e0       	ldi	r19, 0x00	; 0
     9f2:	40 e0       	ldi	r20, 0x00	; 0
     9f4:	50 e0       	ldi	r21, 0x00	; 0
     9f6:	60 e0       	ldi	r22, 0x00	; 0
     9f8:	70 e0       	ldi	r23, 0x00	; 0
     9fa:	80 e0       	ldi	r24, 0x00	; 0
     9fc:	90 e0       	ldi	r25, 0x00	; 0
		return 0;
	if( str[0] == '-' )
		sign = TRUE;
	for( uint8_t i = sign; str[i] != '\0'; ++i )
		retval = 10 * retval + ( str[i] - '0' );
	if(sign)
     9fe:	bd 32       	cpi	r27, 0x2D	; 45
     a00:	59 f4       	brne	.+22     	; 0xa18 <command_process+0x304>
		return -retval;
     a02:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__negdi2>
     a06:	08 c0       	rjmp	.+16     	; 0xa18 <command_process+0x304>
static int64_t atoi64(char *str)															// Convert a string to a 64 bit integer, string must be only numerals (including sign) to avoid undefined behavior
{
	uint8_t sign = FALSE;
	int64_t retval = 0;
	if( *str == '\0' )
		return 0;
     a08:	20 e0       	ldi	r18, 0x00	; 0
     a0a:	30 e0       	ldi	r19, 0x00	; 0
     a0c:	40 e0       	ldi	r20, 0x00	; 0
     a0e:	50 e0       	ldi	r21, 0x00	; 0
     a10:	60 e0       	ldi	r22, 0x00	; 0
     a12:	70 e0       	ldi	r23, 0x00	; 0
     a14:	80 e0       	ldi	r24, 0x00	; 0
     a16:	90 e0       	ldi	r25, 0x00	; 0
						newcmd_cde = 0;
						break;					
				}
				extract_digits(received_data.str);											// Remove all characters which are not digits (i.e., 1234567890-)
				received_data.str[12] = '\0';												// Truncate to 12 characters maximum
				newcmd_arg = atoi64(received_data.str);										// Convert to int64_t
     a18:	20 93 00 28 	sts	0x2800, r18	; 0x802800 <_edata>
     a1c:	30 93 01 28 	sts	0x2801, r19	; 0x802801 <_edata+0x1>
     a20:	40 93 02 28 	sts	0x2802, r20	; 0x802802 <_edata+0x2>
     a24:	50 93 03 28 	sts	0x2803, r21	; 0x802803 <_edata+0x3>
     a28:	60 93 04 28 	sts	0x2804, r22	; 0x802804 <_edata+0x4>
     a2c:	70 93 05 28 	sts	0x2805, r23	; 0x802805 <_edata+0x5>
     a30:	80 93 06 28 	sts	0x2806, r24	; 0x802806 <_edata+0x6>
     a34:	90 93 07 28 	sts	0x2807, r25	; 0x802807 <_edata+0x7>
			}
		}
		received_data.ready = FALSE;														// Reset flag
     a38:	eb e4       	ldi	r30, 0x4B	; 75
     a3a:	f8 e2       	ldi	r31, 0x28	; 40
     a3c:	17 8e       	std	Z+31, r1	; 0x1f
		received_data.str[0] = '\0';														// and delete string
     a3e:	10 82       	st	Z, r1
Execute the commands that have been parsed:
*/

static void execute_cmd(void)
{
	if(newcmd_cde)																			// New command in queue?
     a40:	e0 91 09 28 	lds	r30, 0x2809	; 0x802809 <newcmd_cde>
     a44:	ee 23       	and	r30, r30
     a46:	09 f4       	brne	.+2      	; 0xa4a <command_process+0x336>
     a48:	aa c2       	rjmp	.+1364   	; 0xf9e <command_process+0x88a>
	{
		if(newcmd_itr)																		// Interrogation command?
     a4a:	80 91 08 28 	lds	r24, 0x2808	; 0x802808 <newcmd_itr>
     a4e:	88 23       	and	r24, r24
     a50:	09 f4       	brne	.+2      	; 0xa54 <command_process+0x340>
     a52:	1a c1       	rjmp	.+564    	; 0xc88 <command_process+0x574>
		{
			if( !transmit_data.ready )														// Is UART send queue empty? (else discard command)
     a54:	80 91 4a 28 	lds	r24, 0x284A	; 0x80284a <transmit_data+0x3d>
     a58:	81 11       	cpse	r24, r1
     a5a:	9d c2       	rjmp	.+1338   	; 0xf96 <command_process+0x882>
			{
				switch(newcmd_cde)															// Then identify and execute command
     a5c:	8e 2f       	mov	r24, r30
     a5e:	90 e0       	ldi	r25, 0x00	; 0
     a60:	fc 01       	movw	r30, r24
     a62:	31 97       	sbiw	r30, 0x01	; 1
     a64:	e2 31       	cpi	r30, 0x12	; 18
     a66:	f1 05       	cpc	r31, r1
     a68:	08 f0       	brcs	.+2      	; 0xa6c <command_process+0x358>
     a6a:	0a c1       	rjmp	.+532    	; 0xc80 <command_process+0x56c>
     a6c:	ea 59       	subi	r30, 0x9A	; 154
     a6e:	ff 4f       	sbci	r31, 0xFF	; 255
     a70:	0c 94 28 12 	jmp	0x2450	; 0x2450 <__tablejump2__>
				{
					case GET_INFO:
						sprintf(transmit_data.str, "Signal Generator, Dr. Mario Hellmich, Salzgitter\r\n");
     a74:	83 e3       	ldi	r24, 0x33	; 51
     a76:	ec e3       	ldi	r30, 0x3C	; 60
     a78:	fd e6       	ldi	r31, 0x6D	; 109
     a7a:	ad e0       	ldi	r26, 0x0D	; 13
     a7c:	b8 e2       	ldi	r27, 0x28	; 40
     a7e:	01 90       	ld	r0, Z+
     a80:	0d 92       	st	X+, r0
     a82:	8a 95       	dec	r24
     a84:	e1 f7       	brne	.-8      	; 0xa7e <command_process+0x36a>
     a86:	fc c0       	rjmp	.+504    	; 0xc80 <command_process+0x56c>
						break;
					case GET_VER:
						sprintf(transmit_data.str, "Firmware Version %u.%u\r\n", version_major, version_minor);
     a88:	80 91 3a 6d 	lds	r24, 0x6D3A	; 0x806d3a <__bss_end+0x4447>
     a8c:	1f 92       	push	r1
     a8e:	8f 93       	push	r24
     a90:	80 91 3b 6d 	lds	r24, 0x6D3B	; 0x806d3b <__bss_end+0x4448>
     a94:	1f 92       	push	r1
     a96:	8f 93       	push	r24
     a98:	8f e6       	ldi	r24, 0x6F	; 111
     a9a:	9d e6       	ldi	r25, 0x6D	; 109
     a9c:	9f 93       	push	r25
     a9e:	8f 93       	push	r24
     aa0:	8d e0       	ldi	r24, 0x0D	; 13
     aa2:	98 e2       	ldi	r25, 0x28	; 40
     aa4:	9f 93       	push	r25
     aa6:	8f 93       	push	r24
     aa8:	0e 94 79 13 	call	0x26f2	; 0x26f2 <sprintf>
     aac:	cd bf       	out	0x3d, r28	; 61
     aae:	de bf       	out	0x3e, r29	; 62
     ab0:	e7 c0       	rjmp	.+462    	; 0xc80 <command_process+0x56c>
						break;
					case GET_ERR:
						sprintf(transmit_data.str, "ERR %u\r\n", get_errcode());
     ab2:	0e 94 b4 0b 	call	0x1768	; 0x1768 <get_errcode>
     ab6:	1f 92       	push	r1
     ab8:	8f 93       	push	r24
     aba:	88 e8       	ldi	r24, 0x88	; 136
     abc:	9d e6       	ldi	r25, 0x6D	; 109
     abe:	9f 93       	push	r25
     ac0:	8f 93       	push	r24
     ac2:	8d e0       	ldi	r24, 0x0D	; 13
     ac4:	98 e2       	ldi	r25, 0x28	; 40
     ac6:	9f 93       	push	r25
     ac8:	8f 93       	push	r24
     aca:	0e 94 79 13 	call	0x26f2	; 0x26f2 <sprintf>
						status.arg_range = FALSE;											// When reading errcode over USB, reset 'last argument out of range' error
     ace:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     ad2:	8f 7d       	andi	r24, 0xDF	; 223
     ad4:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
     ad8:	0f 90       	pop	r0
     ada:	0f 90       	pop	r0
     adc:	0f 90       	pop	r0
     ade:	0f 90       	pop	r0
     ae0:	0f 90       	pop	r0
     ae2:	0f 90       	pop	r0
     ae4:	cd c0       	rjmp	.+410    	; 0xc80 <command_process+0x56c>
						break;
					case GET_FREQ:
							;
						convert64to32 freq_print;
						freq_print.i64 = frequency;
     ae6:	70 91 e7 28 	lds	r23, 0x28E7	; 0x8028e7 <frequency>
     aea:	60 91 e8 28 	lds	r22, 0x28E8	; 0x8028e8 <frequency+0x1>
     aee:	50 91 e9 28 	lds	r21, 0x28E9	; 0x8028e9 <frequency+0x2>
     af2:	40 91 ea 28 	lds	r20, 0x28EA	; 0x8028ea <frequency+0x3>
     af6:	30 91 eb 28 	lds	r19, 0x28EB	; 0x8028eb <frequency+0x4>
     afa:	20 91 ec 28 	lds	r18, 0x28EC	; 0x8028ec <frequency+0x5>
     afe:	90 91 ed 28 	lds	r25, 0x28ED	; 0x8028ed <frequency+0x6>
     b02:	80 91 ee 28 	lds	r24, 0x28EE	; 0x8028ee <frequency+0x7>
     b06:	79 83       	std	Y+1, r23	; 0x01
     b08:	6a 83       	std	Y+2, r22	; 0x02
     b0a:	5b 83       	std	Y+3, r21	; 0x03
     b0c:	4c 83       	std	Y+4, r20	; 0x04
     b0e:	3d 83       	std	Y+5, r19	; 0x05
     b10:	2e 83       	std	Y+6, r18	; 0x06
     b12:	9f 83       	std	Y+7, r25	; 0x07
     b14:	88 87       	std	Y+8, r24	; 0x08
						if(freq_print.nibble32[1])
     b16:	8d 81       	ldd	r24, Y+5	; 0x05
     b18:	9e 81       	ldd	r25, Y+6	; 0x06
     b1a:	af 81       	ldd	r26, Y+7	; 0x07
     b1c:	b8 85       	ldd	r27, Y+8	; 0x08
     b1e:	00 97       	sbiw	r24, 0x00	; 0
     b20:	a1 05       	cpc	r26, r1
     b22:	b1 05       	cpc	r27, r1
     b24:	c1 f0       	breq	.+48     	; 0xb56 <command_process+0x442>
							sprintf(transmit_data.str, "FRQ %lu%lu\r\n", freq_print.nibble32[1], freq_print.nibble32[0]);
     b26:	4f 93       	push	r20
     b28:	2b 81       	ldd	r18, Y+3	; 0x03
     b2a:	2f 93       	push	r18
     b2c:	2a 81       	ldd	r18, Y+2	; 0x02
     b2e:	2f 93       	push	r18
     b30:	29 81       	ldd	r18, Y+1	; 0x01
     b32:	2f 93       	push	r18
     b34:	bf 93       	push	r27
     b36:	af 93       	push	r26
     b38:	9f 93       	push	r25
     b3a:	8f 93       	push	r24
     b3c:	81 e9       	ldi	r24, 0x91	; 145
     b3e:	9d e6       	ldi	r25, 0x6D	; 109
     b40:	9f 93       	push	r25
     b42:	8f 93       	push	r24
     b44:	8d e0       	ldi	r24, 0x0D	; 13
     b46:	98 e2       	ldi	r25, 0x28	; 40
     b48:	9f 93       	push	r25
     b4a:	8f 93       	push	r24
     b4c:	0e 94 79 13 	call	0x26f2	; 0x26f2 <sprintf>
     b50:	cd bf       	out	0x3d, r28	; 61
     b52:	de bf       	out	0x3e, r29	; 62
     b54:	95 c0       	rjmp	.+298    	; 0xc80 <command_process+0x56c>
						else
							sprintf(transmit_data.str, "FRQ %lu\r\n", freq_print.nibble32[0]);
     b56:	8c 81       	ldd	r24, Y+4	; 0x04
     b58:	8f 93       	push	r24
     b5a:	8b 81       	ldd	r24, Y+3	; 0x03
     b5c:	8f 93       	push	r24
     b5e:	8a 81       	ldd	r24, Y+2	; 0x02
     b60:	8f 93       	push	r24
     b62:	89 81       	ldd	r24, Y+1	; 0x01
     b64:	8f 93       	push	r24
     b66:	8e e9       	ldi	r24, 0x9E	; 158
     b68:	9d e6       	ldi	r25, 0x6D	; 109
     b6a:	9f 93       	push	r25
     b6c:	8f 93       	push	r24
     b6e:	8d e0       	ldi	r24, 0x0D	; 13
     b70:	98 e2       	ldi	r25, 0x28	; 40
     b72:	9f 93       	push	r25
     b74:	8f 93       	push	r24
     b76:	0e 94 79 13 	call	0x26f2	; 0x26f2 <sprintf>
     b7a:	cd bf       	out	0x3d, r28	; 61
     b7c:	de bf       	out	0x3e, r29	; 62
     b7e:	80 c0       	rjmp	.+256    	; 0xc80 <command_process+0x56c>
						break;
					case GET_LEVEL:
						sprintf(transmit_data.str, "LVL %d\r\n", output_level);
     b80:	80 91 ef 28 	lds	r24, 0x28EF	; 0x8028ef <output_level>
     b84:	90 91 f0 28 	lds	r25, 0x28F0	; 0x8028f0 <output_level+0x1>
     b88:	9f 93       	push	r25
     b8a:	8f 93       	push	r24
     b8c:	88 ea       	ldi	r24, 0xA8	; 168
     b8e:	9d e6       	ldi	r25, 0x6D	; 109
     b90:	9f 93       	push	r25
     b92:	8f 93       	push	r24
     b94:	8d e0       	ldi	r24, 0x0D	; 13
     b96:	98 e2       	ldi	r25, 0x28	; 40
     b98:	9f 93       	push	r25
     b9a:	8f 93       	push	r24
     b9c:	0e 94 79 13 	call	0x26f2	; 0x26f2 <sprintf>
     ba0:	0f 90       	pop	r0
     ba2:	0f 90       	pop	r0
     ba4:	0f 90       	pop	r0
     ba6:	0f 90       	pop	r0
     ba8:	0f 90       	pop	r0
     baa:	0f 90       	pop	r0
     bac:	69 c0       	rjmp	.+210    	; 0xc80 <command_process+0x56c>
						break;
					case GET_REF:
						sprintf(transmit_data.str, "REF %u\r\n", status.extref);
     bae:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     bb2:	81 70       	andi	r24, 0x01	; 1
     bb4:	1f 92       	push	r1
     bb6:	8f 93       	push	r24
     bb8:	81 eb       	ldi	r24, 0xB1	; 177
     bba:	9d e6       	ldi	r25, 0x6D	; 109
     bbc:	9f 93       	push	r25
     bbe:	8f 93       	push	r24
     bc0:	8d e0       	ldi	r24, 0x0D	; 13
     bc2:	98 e2       	ldi	r25, 0x28	; 40
     bc4:	9f 93       	push	r25
     bc6:	8f 93       	push	r24
     bc8:	0e 94 79 13 	call	0x26f2	; 0x26f2 <sprintf>
     bcc:	0f 90       	pop	r0
     bce:	0f 90       	pop	r0
     bd0:	0f 90       	pop	r0
     bd2:	0f 90       	pop	r0
     bd4:	0f 90       	pop	r0
     bd6:	0f 90       	pop	r0
     bd8:	53 c0       	rjmp	.+166    	; 0xc80 <command_process+0x56c>
						break;
					case GET_REFMULT:
						sprintf(transmit_data.str, "REFMULT %u\r\n", ref_mult);
     bda:	80 91 f1 28 	lds	r24, 0x28F1	; 0x8028f1 <ref_mult>
     bde:	1f 92       	push	r1
     be0:	8f 93       	push	r24
     be2:	8a eb       	ldi	r24, 0xBA	; 186
     be4:	9d e6       	ldi	r25, 0x6D	; 109
     be6:	9f 93       	push	r25
     be8:	8f 93       	push	r24
     bea:	8d e0       	ldi	r24, 0x0D	; 13
     bec:	98 e2       	ldi	r25, 0x28	; 40
     bee:	9f 93       	push	r25
     bf0:	8f 93       	push	r24
     bf2:	0e 94 79 13 	call	0x26f2	; 0x26f2 <sprintf>
     bf6:	0f 90       	pop	r0
     bf8:	0f 90       	pop	r0
     bfa:	0f 90       	pop	r0
     bfc:	0f 90       	pop	r0
     bfe:	0f 90       	pop	r0
     c00:	0f 90       	pop	r0
     c02:	3e c0       	rjmp	.+124    	; 0xc80 <command_process+0x56c>
						break;						
					case GET_LCORR:
						sprintf(transmit_data.str, "LEVEL-CORR %d\r\n", get_lcorr_val());
     c04:	0e 94 5b 08 	call	0x10b6	; 0x10b6 <get_lcorr_val>
     c08:	9f 93       	push	r25
     c0a:	8f 93       	push	r24
     c0c:	87 ec       	ldi	r24, 0xC7	; 199
     c0e:	9d e6       	ldi	r25, 0x6D	; 109
     c10:	9f 93       	push	r25
     c12:	8f 93       	push	r24
     c14:	8d e0       	ldi	r24, 0x0D	; 13
     c16:	98 e2       	ldi	r25, 0x28	; 40
     c18:	9f 93       	push	r25
     c1a:	8f 93       	push	r24
     c1c:	0e 94 79 13 	call	0x26f2	; 0x26f2 <sprintf>
     c20:	0f 90       	pop	r0
     c22:	0f 90       	pop	r0
     c24:	0f 90       	pop	r0
     c26:	0f 90       	pop	r0
     c28:	0f 90       	pop	r0
     c2a:	0f 90       	pop	r0
     c2c:	29 c0       	rjmp	.+82     	; 0xc80 <command_process+0x56c>
						break;
					case GET_FCORR:
						sprintf(transmit_data.str, "FREQ-CORR %d\r\n", get_fcorr_val());
     c2e:	0e 94 0b 08 	call	0x1016	; 0x1016 <get_fcorr_val>
     c32:	9f 93       	push	r25
     c34:	8f 93       	push	r24
     c36:	87 ed       	ldi	r24, 0xD7	; 215
     c38:	9d e6       	ldi	r25, 0x6D	; 109
     c3a:	9f 93       	push	r25
     c3c:	8f 93       	push	r24
     c3e:	8d e0       	ldi	r24, 0x0D	; 13
     c40:	98 e2       	ldi	r25, 0x28	; 40
     c42:	9f 93       	push	r25
     c44:	8f 93       	push	r24
     c46:	0e 94 79 13 	call	0x26f2	; 0x26f2 <sprintf>
     c4a:	0f 90       	pop	r0
     c4c:	0f 90       	pop	r0
     c4e:	0f 90       	pop	r0
     c50:	0f 90       	pop	r0
     c52:	0f 90       	pop	r0
     c54:	0f 90       	pop	r0
     c56:	14 c0       	rjmp	.+40     	; 0xc80 <command_process+0x56c>
						break;
					case GET_SLCORR:
						sprintf(transmit_data.str, "SLOPE-CORR %d\r\n", get_slcorr_val());
     c58:	0e 94 a6 08 	call	0x114c	; 0x114c <get_slcorr_val>
     c5c:	9f 93       	push	r25
     c5e:	8f 93       	push	r24
     c60:	86 ee       	ldi	r24, 0xE6	; 230
     c62:	9d e6       	ldi	r25, 0x6D	; 109
     c64:	9f 93       	push	r25
     c66:	8f 93       	push	r24
     c68:	8d e0       	ldi	r24, 0x0D	; 13
     c6a:	98 e2       	ldi	r25, 0x28	; 40
     c6c:	9f 93       	push	r25
     c6e:	8f 93       	push	r24
     c70:	0e 94 79 13 	call	0x26f2	; 0x26f2 <sprintf>
     c74:	0f 90       	pop	r0
     c76:	0f 90       	pop	r0
     c78:	0f 90       	pop	r0
     c7a:	0f 90       	pop	r0
     c7c:	0f 90       	pop	r0
     c7e:	0f 90       	pop	r0
				}
				transmit_data.ready = TRUE;													// Set transmit_data.ready flag for data to be collected
     c80:	81 e0       	ldi	r24, 0x01	; 1
     c82:	80 93 4a 28 	sts	0x284A, r24	; 0x80284a <transmit_data+0x3d>
     c86:	87 c1       	rjmp	.+782    	; 0xf96 <command_process+0x882>
			}			
		}
		else																				// Command is not an interrogation command
		{
			switch(newcmd_cde)																// Identify and execute command
     c88:	8e 2f       	mov	r24, r30
     c8a:	90 e0       	ldi	r25, 0x00	; 0
     c8c:	fc 01       	movw	r30, r24
     c8e:	36 97       	sbiw	r30, 0x06	; 6
     c90:	ee 30       	cpi	r30, 0x0E	; 14
     c92:	f1 05       	cpc	r31, r1
     c94:	08 f0       	brcs	.+2      	; 0xc98 <command_process+0x584>
     c96:	7f c1       	rjmp	.+766    	; 0xf96 <command_process+0x882>
     c98:	e8 58       	subi	r30, 0x88	; 136
     c9a:	ff 4f       	sbci	r31, 0xFF	; 255
     c9c:	0c 94 28 12 	jmp	0x2450	; 0x2450 <__tablejump2__>
			{
				case SET_FREQ:
						;
					uint64_t new_freq = (uint64_t)newcmd_arg;
     ca0:	60 90 00 28 	lds	r6, 0x2800	; 0x802800 <_edata>
     ca4:	70 90 01 28 	lds	r7, 0x2801	; 0x802801 <_edata+0x1>
     ca8:	80 90 02 28 	lds	r8, 0x2802	; 0x802802 <_edata+0x2>
     cac:	90 90 03 28 	lds	r9, 0x2803	; 0x802803 <_edata+0x3>
     cb0:	b0 91 04 28 	lds	r27, 0x2804	; 0x802804 <_edata+0x4>
     cb4:	a0 91 05 28 	lds	r26, 0x2805	; 0x802805 <_edata+0x5>
     cb8:	f0 91 06 28 	lds	r31, 0x2806	; 0x802806 <_edata+0x6>
     cbc:	e0 91 07 28 	lds	r30, 0x2807	; 0x802807 <_edata+0x7>
					if( !( new_freq > MAX_FREQ || new_freq < MIN_FREQ ) )
     cc0:	26 2d       	mov	r18, r6
     cc2:	37 2d       	mov	r19, r7
     cc4:	48 2d       	mov	r20, r8
     cc6:	59 2d       	mov	r21, r9
     cc8:	6b 2f       	mov	r22, r27
     cca:	7a 2f       	mov	r23, r26
     ccc:	8f 2f       	mov	r24, r31
     cce:	9e 2f       	mov	r25, r30
     cd0:	20 5c       	subi	r18, 0xC0	; 192
     cd2:	3e 40       	sbci	r19, 0x0E	; 14
     cd4:	46 41       	sbci	r20, 0x16	; 22
     cd6:	52 40       	sbci	r21, 0x02	; 2
     cd8:	61 09       	sbc	r22, r1
     cda:	71 09       	sbc	r23, r1
     cdc:	81 09       	sbc	r24, r1
     cde:	91 09       	sbc	r25, r1
     ce0:	20 34       	cpi	r18, 0x40	; 64
     ce2:	3d 49       	sbci	r19, 0x9D	; 157
     ce4:	4c 42       	sbci	r20, 0x2C	; 44
     ce6:	54 40       	sbci	r21, 0x04	; 4
     ce8:	61 40       	sbci	r22, 0x01	; 1
     cea:	71 05       	cpc	r23, r1
     cec:	81 05       	cpc	r24, r1
     cee:	91 05       	cpc	r25, r1
     cf0:	11 f0       	breq	.+4      	; 0xcf6 <command_process+0x5e2>
     cf2:	08 f0       	brcs	.+2      	; 0xcf6 <command_process+0x5e2>
     cf4:	44 c0       	rjmp	.+136    	; 0xd7e <command_process+0x66a>
					{
						status.arg_range = FALSE;							
     cf6:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     cfa:	8f 7d       	andi	r24, 0xDF	; 223
     cfc:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
						if( new_freq != frequency )
     d00:	a0 90 e7 28 	lds	r10, 0x28E7	; 0x8028e7 <frequency>
     d04:	b0 90 e8 28 	lds	r11, 0x28E8	; 0x8028e8 <frequency+0x1>
     d08:	c0 90 e9 28 	lds	r12, 0x28E9	; 0x8028e9 <frequency+0x2>
     d0c:	d0 90 ea 28 	lds	r13, 0x28EA	; 0x8028ea <frequency+0x3>
     d10:	e0 90 eb 28 	lds	r14, 0x28EB	; 0x8028eb <frequency+0x4>
     d14:	f0 90 ec 28 	lds	r15, 0x28EC	; 0x8028ec <frequency+0x5>
     d18:	00 91 ed 28 	lds	r16, 0x28ED	; 0x8028ed <frequency+0x6>
     d1c:	10 91 ee 28 	lds	r17, 0x28EE	; 0x8028ee <frequency+0x7>
     d20:	26 2d       	mov	r18, r6
     d22:	37 2d       	mov	r19, r7
     d24:	48 2d       	mov	r20, r8
     d26:	59 2d       	mov	r21, r9
     d28:	6b 2f       	mov	r22, r27
     d2a:	7a 2f       	mov	r23, r26
     d2c:	8f 2f       	mov	r24, r31
     d2e:	9e 2f       	mov	r25, r30
     d30:	0e 94 21 13 	call	0x2642	; 0x2642 <__cmpdi2>
     d34:	09 f4       	brne	.+2      	; 0xd38 <command_process+0x624>
     d36:	2f c1       	rjmp	.+606    	; 0xf96 <command_process+0x882>
						{
							frequency = new_freq;											// Update global variable
     d38:	60 92 e7 28 	sts	0x28E7, r6	; 0x8028e7 <frequency>
     d3c:	70 92 e8 28 	sts	0x28E8, r7	; 0x8028e8 <frequency+0x1>
     d40:	80 92 e9 28 	sts	0x28E9, r8	; 0x8028e9 <frequency+0x2>
     d44:	90 92 ea 28 	sts	0x28EA, r9	; 0x8028ea <frequency+0x3>
     d48:	b0 93 eb 28 	sts	0x28EB, r27	; 0x8028eb <frequency+0x4>
     d4c:	a0 93 ec 28 	sts	0x28EC, r26	; 0x8028ec <frequency+0x5>
     d50:	f0 93 ed 28 	sts	0x28ED, r31	; 0x8028ed <frequency+0x6>
     d54:	e0 93 ee 28 	sts	0x28EE, r30	; 0x8028ee <frequency+0x7>
							set_freq(frequency);											// Update hardware registers
     d58:	20 91 e7 28 	lds	r18, 0x28E7	; 0x8028e7 <frequency>
     d5c:	30 91 e8 28 	lds	r19, 0x28E8	; 0x8028e8 <frequency+0x1>
     d60:	40 91 e9 28 	lds	r20, 0x28E9	; 0x8028e9 <frequency+0x2>
     d64:	50 91 ea 28 	lds	r21, 0x28EA	; 0x8028ea <frequency+0x3>
     d68:	60 91 eb 28 	lds	r22, 0x28EB	; 0x8028eb <frequency+0x4>
     d6c:	70 91 ec 28 	lds	r23, 0x28EC	; 0x8028ec <frequency+0x5>
     d70:	80 91 ed 28 	lds	r24, 0x28ED	; 0x8028ed <frequency+0x6>
     d74:	90 91 ee 28 	lds	r25, 0x28EE	; 0x8028ee <frequency+0x7>
     d78:	0e 94 30 0a 	call	0x1460	; 0x1460 <set_freq>
     d7c:	0c c1       	rjmp	.+536    	; 0xf96 <command_process+0x882>
						}
					}		
					else																	// Argument out of range
						status.arg_range = TRUE;
     d7e:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     d82:	80 62       	ori	r24, 0x20	; 32
     d84:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
     d88:	06 c1       	rjmp	.+524    	; 0xf96 <command_process+0x882>
					break;
				case SET_LEVEL:
						;
					int16_t new_level = (int16_t)newcmd_arg;
     d8a:	00 91 00 28 	lds	r16, 0x2800	; 0x802800 <_edata>
     d8e:	10 91 01 28 	lds	r17, 0x2801	; 0x802801 <_edata+0x1>
					if( !( new_level > MAX_LEV || new_level < MIN_LEV ) )
     d92:	c8 01       	movw	r24, r16
     d94:	8e 53       	subi	r24, 0x3E	; 62
     d96:	9e 4f       	sbci	r25, 0xFE	; 254
     d98:	87 32       	cpi	r24, 0x27	; 39
     d9a:	92 40       	sbci	r25, 0x02	; 2
     d9c:	c0 f4       	brcc	.+48     	; 0xdce <command_process+0x6ba>
					{
						status.arg_range = FALSE;					
     d9e:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     da2:	8f 7d       	andi	r24, 0xDF	; 223
     da4:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
						if( new_level != output_level )
     da8:	80 91 ef 28 	lds	r24, 0x28EF	; 0x8028ef <output_level>
     dac:	90 91 f0 28 	lds	r25, 0x28F0	; 0x8028f0 <output_level+0x1>
     db0:	80 17       	cp	r24, r16
     db2:	91 07       	cpc	r25, r17
     db4:	09 f4       	brne	.+2      	; 0xdb8 <command_process+0x6a4>
     db6:	ef c0       	rjmp	.+478    	; 0xf96 <command_process+0x882>
						{
							output_level = new_level;										// Update global variable
     db8:	00 93 ef 28 	sts	0x28EF, r16	; 0x8028ef <output_level>
     dbc:	10 93 f0 28 	sts	0x28F0, r17	; 0x8028f0 <output_level+0x1>
							set_level(output_level);										// Update hardware registers
     dc0:	80 91 ef 28 	lds	r24, 0x28EF	; 0x8028ef <output_level>
     dc4:	90 91 f0 28 	lds	r25, 0x28F0	; 0x8028f0 <output_level+0x1>
     dc8:	0e 94 ad 08 	call	0x115a	; 0x115a <set_level>
     dcc:	e4 c0       	rjmp	.+456    	; 0xf96 <command_process+0x882>
						}
					}
					else 																	// Argument out of range
						status.arg_range = TRUE;
     dce:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     dd2:	80 62       	ori	r24, 0x20	; 32
     dd4:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
     dd8:	de c0       	rjmp	.+444    	; 0xf96 <command_process+0x882>
					break;
				case SET_REF:
						;
					uint8_t new_ref = (uint8_t)newcmd_arg;
					status.extref = !!new_ref;												// Update global variable
     dda:	91 e0       	ldi	r25, 0x01	; 1
     ddc:	80 91 00 28 	lds	r24, 0x2800	; 0x802800 <_edata>
     de0:	81 11       	cpse	r24, r1
     de2:	01 c0       	rjmp	.+2      	; 0xde6 <command_process+0x6d2>
     de4:	90 e0       	ldi	r25, 0x00	; 0
     de6:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     dea:	90 fb       	bst	r25, 0
     dec:	80 f9       	bld	r24, 0
     dee:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
					set_ref(status.extref);													// Update hardware setting
     df2:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     df6:	81 70       	andi	r24, 0x01	; 1
     df8:	0e 94 27 02 	call	0x44e	; 0x44e <set_ref>
					set_freq(frequency);													// Re-set frequency to update frequency and level correction
     dfc:	20 91 e7 28 	lds	r18, 0x28E7	; 0x8028e7 <frequency>
     e00:	30 91 e8 28 	lds	r19, 0x28E8	; 0x8028e8 <frequency+0x1>
     e04:	40 91 e9 28 	lds	r20, 0x28E9	; 0x8028e9 <frequency+0x2>
     e08:	50 91 ea 28 	lds	r21, 0x28EA	; 0x8028ea <frequency+0x3>
     e0c:	60 91 eb 28 	lds	r22, 0x28EB	; 0x8028eb <frequency+0x4>
     e10:	70 91 ec 28 	lds	r23, 0x28EC	; 0x8028ec <frequency+0x5>
     e14:	80 91 ed 28 	lds	r24, 0x28ED	; 0x8028ed <frequency+0x6>
     e18:	90 91 ee 28 	lds	r25, 0x28EE	; 0x8028ee <frequency+0x7>
     e1c:	0e 94 30 0a 	call	0x1460	; 0x1460 <set_freq>
					status.arg_range = FALSE;
     e20:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     e24:	8f 7d       	andi	r24, 0xDF	; 223
     e26:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
     e2a:	b5 c0       	rjmp	.+362    	; 0xf96 <command_process+0x882>
					break;
				case SET_REFMULT:
						;
					uint8_t new_refmult = (uint8_t)newcmd_arg;
     e2c:	80 91 00 28 	lds	r24, 0x2800	; 0x802800 <_edata>
					if( new_refmult >= MIN_REFMULT )
     e30:	8a 30       	cpi	r24, 0x0A	; 10
     e32:	f8 f0       	brcs	.+62     	; 0xe72 <command_process+0x75e>
					{
						ref_mult = new_refmult;												// Update global variable
     e34:	80 93 f1 28 	sts	0x28F1, r24	; 0x8028f1 <ref_mult>
						set_ref(status.extref);												// Update hardware setting (set_ref will also write new multiplier to reference PLL chip when set to external)
     e38:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     e3c:	81 70       	andi	r24, 0x01	; 1
     e3e:	0e 94 27 02 	call	0x44e	; 0x44e <set_ref>
						set_freq(frequency);												// Re-set frequency to update frequency and level correction
     e42:	20 91 e7 28 	lds	r18, 0x28E7	; 0x8028e7 <frequency>
     e46:	30 91 e8 28 	lds	r19, 0x28E8	; 0x8028e8 <frequency+0x1>
     e4a:	40 91 e9 28 	lds	r20, 0x28E9	; 0x8028e9 <frequency+0x2>
     e4e:	50 91 ea 28 	lds	r21, 0x28EA	; 0x8028ea <frequency+0x3>
     e52:	60 91 eb 28 	lds	r22, 0x28EB	; 0x8028eb <frequency+0x4>
     e56:	70 91 ec 28 	lds	r23, 0x28EC	; 0x8028ec <frequency+0x5>
     e5a:	80 91 ed 28 	lds	r24, 0x28ED	; 0x8028ed <frequency+0x6>
     e5e:	90 91 ee 28 	lds	r25, 0x28EE	; 0x8028ee <frequency+0x7>
     e62:	0e 94 30 0a 	call	0x1460	; 0x1460 <set_freq>
						status.arg_range = FALSE;
     e66:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     e6a:	8f 7d       	andi	r24, 0xDF	; 223
     e6c:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
     e70:	92 c0       	rjmp	.+292    	; 0xf96 <command_process+0x882>
					}
					else
						status.arg_range = TRUE;
     e72:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     e76:	80 62       	ori	r24, 0x20	; 32
     e78:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
     e7c:	8c c0       	rjmp	.+280    	; 0xf96 <command_process+0x882>
					break;
				case SETUP_SAV:
						;
					uint8_t new_mem_save = (uint8_t)newcmd_arg;
     e7e:	80 91 00 28 	lds	r24, 0x2800	; 0x802800 <_edata>
					if(new_mem_save <= 9)
     e82:	8a 30       	cpi	r24, 0x0A	; 10
     e84:	40 f4       	brcc	.+16     	; 0xe96 <command_process+0x782>
					{
						save_setup(new_mem_save);											// Save current instrument setup to EEPROM
     e86:	0e 94 1f 0c 	call	0x183e	; 0x183e <save_setup>
						status.arg_range = FALSE;
     e8a:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     e8e:	8f 7d       	andi	r24, 0xDF	; 223
     e90:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
     e94:	80 c0       	rjmp	.+256    	; 0xf96 <command_process+0x882>
					}
					else
						status.arg_range = TRUE;
     e96:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     e9a:	80 62       	ori	r24, 0x20	; 32
     e9c:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
     ea0:	7a c0       	rjmp	.+244    	; 0xf96 <command_process+0x882>
					break;	
				case SETUP_RCL:
						;
					uint8_t new_mem_rcl = (uint8_t)newcmd_arg;
     ea2:	80 91 00 28 	lds	r24, 0x2800	; 0x802800 <_edata>
					if(new_mem_rcl <= 9)
     ea6:	8a 30       	cpi	r24, 0x0A	; 10
     ea8:	40 f4       	brcc	.+16     	; 0xeba <command_process+0x7a6>
					{
						recall_setup(new_mem_rcl);											// Recall current instrument setup from EEPROM
     eaa:	0e 94 9e 0c 	call	0x193c	; 0x193c <recall_setup>
						status.arg_range = FALSE;
     eae:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     eb2:	8f 7d       	andi	r24, 0xDF	; 223
     eb4:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
     eb8:	6e c0       	rjmp	.+220    	; 0xf96 <command_process+0x882>
					}
					else
						status.arg_range = TRUE;
     eba:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     ebe:	80 62       	ori	r24, 0x20	; 32
     ec0:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
     ec4:	68 c0       	rjmp	.+208    	; 0xf96 <command_process+0x882>
					break;
				case SET_LCORR:
						;
					int16_t new_lcorr = (int16_t)newcmd_arg;
     ec6:	00 91 00 28 	lds	r16, 0x2800	; 0x802800 <_edata>
     eca:	10 91 01 28 	lds	r17, 0x2801	; 0x802801 <_edata+0x1>
					if( !( new_lcorr > MAX_LCORR_VAL || new_lcorr < MIN_LCORR_VAL ) )
     ece:	c8 01       	movw	r24, r16
     ed0:	88 57       	subi	r24, 0x78	; 120
     ed2:	9c 4e       	sbci	r25, 0xEC	; 236
     ed4:	81 31       	cpi	r24, 0x11	; 17
     ed6:	97 42       	sbci	r25, 0x27	; 39
     ed8:	78 f4       	brcc	.+30     	; 0xef8 <command_process+0x7e4>
					{
						set_lcorr_val(new_lcorr);											// Update correction value in EEPROM
     eda:	c8 01       	movw	r24, r16
     edc:	0e 94 12 08 	call	0x1024	; 0x1024 <set_lcorr_val>
						set_level(output_level);											// Update hardware registers
     ee0:	80 91 ef 28 	lds	r24, 0x28EF	; 0x8028ef <output_level>
     ee4:	90 91 f0 28 	lds	r25, 0x28F0	; 0x8028f0 <output_level+0x1>
     ee8:	0e 94 ad 08 	call	0x115a	; 0x115a <set_level>
						status.arg_range = FALSE;
     eec:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     ef0:	8f 7d       	andi	r24, 0xDF	; 223
     ef2:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
     ef6:	4f c0       	rjmp	.+158    	; 0xf96 <command_process+0x882>
					}
					else 																	// Argument out of range
						status.arg_range = TRUE;
     ef8:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     efc:	80 62       	ori	r24, 0x20	; 32
     efe:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
     f02:	49 c0       	rjmp	.+146    	; 0xf96 <command_process+0x882>
					break;
				case SET_FCORR:
						;
					int16_t new_fcorr = (int16_t)newcmd_arg;
     f04:	00 91 00 28 	lds	r16, 0x2800	; 0x802800 <_edata>
     f08:	10 91 01 28 	lds	r17, 0x2801	; 0x802801 <_edata+0x1>
					if( !( new_fcorr > MAX_FCORR_VAL || new_fcorr < MIN_FCORR_VAL ) )
     f0c:	c8 01       	movw	r24, r16
     f0e:	88 51       	subi	r24, 0x18	; 24
     f10:	9c 4f       	sbci	r25, 0xFC	; 252
     f12:	81 3d       	cpi	r24, 0xD1	; 209
     f14:	97 40       	sbci	r25, 0x07	; 7
     f16:	d8 f4       	brcc	.+54     	; 0xf4e <command_process+0x83a>
					{
						set_fcorr_val(new_fcorr);											// Update correction value in EEPROM
     f18:	c8 01       	movw	r24, r16
     f1a:	0e 94 fe 07 	call	0xffc	; 0xffc <set_fcorr_val>
						set_freq(frequency);												// Update hardware registers
     f1e:	20 91 e7 28 	lds	r18, 0x28E7	; 0x8028e7 <frequency>
     f22:	30 91 e8 28 	lds	r19, 0x28E8	; 0x8028e8 <frequency+0x1>
     f26:	40 91 e9 28 	lds	r20, 0x28E9	; 0x8028e9 <frequency+0x2>
     f2a:	50 91 ea 28 	lds	r21, 0x28EA	; 0x8028ea <frequency+0x3>
     f2e:	60 91 eb 28 	lds	r22, 0x28EB	; 0x8028eb <frequency+0x4>
     f32:	70 91 ec 28 	lds	r23, 0x28EC	; 0x8028ec <frequency+0x5>
     f36:	80 91 ed 28 	lds	r24, 0x28ED	; 0x8028ed <frequency+0x6>
     f3a:	90 91 ee 28 	lds	r25, 0x28EE	; 0x8028ee <frequency+0x7>
     f3e:	0e 94 30 0a 	call	0x1460	; 0x1460 <set_freq>
						status.arg_range = FALSE;
     f42:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     f46:	8f 7d       	andi	r24, 0xDF	; 223
     f48:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
     f4c:	24 c0       	rjmp	.+72     	; 0xf96 <command_process+0x882>
					}
					else  																	// Argument out of range
						status.arg_range = TRUE;
     f4e:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     f52:	80 62       	ori	r24, 0x20	; 32
     f54:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
     f58:	1e c0       	rjmp	.+60     	; 0xf96 <command_process+0x882>
					break;
				case SET_SLCORR:
					;
				int16_t new_slcorr = (int16_t)newcmd_arg;
     f5a:	00 91 00 28 	lds	r16, 0x2800	; 0x802800 <_edata>
     f5e:	10 91 01 28 	lds	r17, 0x2801	; 0x802801 <_edata+0x1>
					if( !( new_slcorr > MAX_SLCORR_VAL || new_slcorr < MIN_SLCORR_VAL ) )
     f62:	c8 01       	movw	r24, r16
     f64:	80 5d       	subi	r24, 0xD0	; 208
     f66:	9a 48       	sbci	r25, 0x8A	; 138
     f68:	81 36       	cpi	r24, 0x61	; 97
     f6a:	9a 4e       	sbci	r25, 0xEA	; 234
     f6c:	78 f4       	brcc	.+30     	; 0xf8c <command_process+0x878>
					{
						set_slcorr_val(new_slcorr);											// Update correction value in EEPROM
     f6e:	c8 01       	movw	r24, r16
     f70:	0e 94 99 08 	call	0x1132	; 0x1132 <set_slcorr_val>
						set_level(output_level);											// Update hardware registers
     f74:	80 91 ef 28 	lds	r24, 0x28EF	; 0x8028ef <output_level>
     f78:	90 91 f0 28 	lds	r25, 0x28F0	; 0x8028f0 <output_level+0x1>
     f7c:	0e 94 ad 08 	call	0x115a	; 0x115a <set_level>
						status.arg_range = FALSE;
     f80:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     f84:	8f 7d       	andi	r24, 0xDF	; 223
     f86:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
     f8a:	05 c0       	rjmp	.+10     	; 0xf96 <command_process+0x882>
					}
					else  																	// Argument out of range
						status.arg_range = TRUE;
     f8c:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
     f90:	80 62       	ori	r24, 0x20	; 32
     f92:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
					break;				
			}
		}
		newcmd_cde = 0;																		// Clear flags
     f96:	10 92 09 28 	sts	0x2809, r1	; 0x802809 <newcmd_cde>
		newcmd_itr = FALSE;
     f9a:	10 92 08 28 	sts	0x2808, r1	; 0x802808 <newcmd_itr>

void command_process(void)																	// To be called periodically in main
{
	parse_cmd();
	execute_cmd();
     f9e:	28 96       	adiw	r28, 0x08	; 8
     fa0:	cd bf       	out	0x3d, r28	; 61
     fa2:	de bf       	out	0x3e, r29	; 62
     fa4:	df 91       	pop	r29
     fa6:	cf 91       	pop	r28
     fa8:	1f 91       	pop	r17
     faa:	0f 91       	pop	r16
     fac:	ff 90       	pop	r15
     fae:	ef 90       	pop	r14
     fb0:	df 90       	pop	r13
     fb2:	cf 90       	pop	r12
     fb4:	bf 90       	pop	r11
     fb6:	af 90       	pop	r10
     fb8:	9f 90       	pop	r9
     fba:	8f 90       	pop	r8
     fbc:	7f 90       	pop	r7
     fbe:	6f 90       	pop	r6
     fc0:	5f 90       	pop	r5
     fc2:	4f 90       	pop	r4
     fc4:	3f 90       	pop	r3
     fc6:	08 95       	ret

00000fc8 <processor_init>:


void processor_init(void)																	// To be called in main once at system startup
{
	// Clock settings:
	CLKCTRL.MCLKCTRLA |= CLKCTRL_CLKSEL_OSC20M_gc;											// Select internal 20 MHz oscillator
     fc8:	e0 e6       	ldi	r30, 0x60	; 96
     fca:	f0 e0       	ldi	r31, 0x00	; 0
     fcc:	80 81       	ld	r24, Z
     fce:	80 83       	st	Z, r24
	CLKCTRL.MCLKCTRLB  = CLKCTRL_PDIV_64X_gc | CLKCTRL_PEN_bm;								// Select prescaler division to 6, i.e., CLK_PER = 33.333 MHz, enable peripheral clock prescaler
     fd0:	8b e0       	ldi	r24, 0x0B	; 11
     fd2:	81 83       	std	Z+1, r24	; 0x01
	CLKCTRL.MCLKLOCK  |= CLKCTRL_LOCKEN_bm;													// Lock main clock control settings until next hardware reset
     fd4:	82 81       	ldd	r24, Z+2	; 0x02
     fd6:	81 60       	ori	r24, 0x01	; 1
     fd8:	82 83       	std	Z+2, r24	; 0x02
	
	
	// Port multiplexer settings:
	PORTMUX.USARTROUTEA  = 0x00;															// USART0 default pin connections
     fda:	e0 ee       	ldi	r30, 0xE0	; 224
     fdc:	f5 e0       	ldi	r31, 0x05	; 5
     fde:	12 82       	std	Z+2, r1	; 0x02
	PORTMUX.TWISPIROUTEA = 0x00;															// SPI default pin connections
     fe0:	13 82       	std	Z+3, r1	; 0x03

	
	// Watchdog settings:
	WDT_CTRLA |= WDT_PERIOD_4KCLK_gc;														// Activate watchdog and set a WDT timeout of 4.1 sec
     fe2:	e0 e0       	ldi	r30, 0x00	; 0
     fe4:	f1 e0       	ldi	r31, 0x01	; 1
     fe6:	80 81       	ld	r24, Z
     fe8:	8a 60       	ori	r24, 0x0A	; 10
     fea:	80 83       	st	Z, r24
     fec:	08 95       	ret

00000fee <init_state>:
}


void init_state(void)																		// Set initial system state, to be called once after startup
{
	set_fpled_err(FALSE);																	// Turn on green front panel LED
     fee:	80 e0       	ldi	r24, 0x00	; 0
     ff0:	0e 94 78 02 	call	0x4f0	; 0x4f0 <set_fpled_err>
	recall_setup(0);																		// Read instrument setup from EEPROM (memory 0) or use default setup if EEPROM is blank, and set frequency, output level and reference status
     ff4:	80 e0       	ldi	r24, 0x00	; 0
     ff6:	0e 94 9e 0c 	call	0x193c	; 0x193c <recall_setup>
     ffa:	08 95       	ret

00000ffc <set_fcorr_val>:
static uint16_t EEMEM fcorr_stor = 0xFFFF;													// EEPROM storage of internal reference frequency correction value


void set_fcorr_val(int16_t corr_val)														// Write new reference frequency correction value to EEPROM
{
	int16_t store_val = ~corr_val;															// Value to be stored; the bitwise NOT ensures that a blank EEPROM (all bytes set to 0xFF) is interpreted as a correction value of zero
     ffc:	bc 01       	movw	r22, r24
     ffe:	60 95       	com	r22
    1000:	70 95       	com	r23
	eeprom_busy_wait();
    1002:	e2 e0       	ldi	r30, 0x02	; 2
    1004:	f0 e1       	ldi	r31, 0x10	; 16
    1006:	90 81       	ld	r25, Z
    1008:	91 fd       	sbrc	r25, 1
    100a:	fd cf       	rjmp	.-6      	; 0x1006 <set_fcorr_val+0xa>
	eeprom_update_word(&fcorr_stor, store_val);
    100c:	86 ee       	ldi	r24, 0xE6	; 230
    100e:	90 e0       	ldi	r25, 0x00	; 0
    1010:	0e 94 3d 16 	call	0x2c7a	; 0x2c7a <eeprom_update_word>
    1014:	08 95       	ret

00001016 <get_fcorr_val>:
}


int16_t get_fcorr_val(void)																	// Read reference frequency correction value from EEPROM
{
	int16_t corr_val = ~eeprom_read_word(&fcorr_stor);
    1016:	86 ee       	ldi	r24, 0xE6	; 230
    1018:	90 e0       	ldi	r25, 0x00	; 0
    101a:	0e 94 38 16 	call	0x2c70	; 0x2c70 <eeprom_read_word>
	return corr_val;
}
    101e:	80 95       	com	r24
    1020:	90 95       	com	r25
    1022:	08 95       	ret

00001024 <set_lcorr_val>:

static uint16_t EEMEM slcorr_stor = 0xFFFF;													// EEPROM storage of detector slope correction value
		

void set_lcorr_val(int16_t corr_val)														// Write level correction value for current output frequency (should be a multiple of CORR_SPACING, or be equal to MIN_FREQ) in 1/100 dBm to EEPROM
{
    1024:	af 92       	push	r10
    1026:	bf 92       	push	r11
    1028:	cf 92       	push	r12
    102a:	df 92       	push	r13
    102c:	ef 92       	push	r14
    102e:	ff 92       	push	r15
    1030:	0f 93       	push	r16
    1032:	1f 93       	push	r17
    1034:	cf 93       	push	r28
    1036:	df 93       	push	r29
    1038:	ec 01       	movw	r28, r24
	uint8_t ncorr = frequency / CORR_SPACING;												// Calculate number of the current correction value
    103a:	20 91 e7 28 	lds	r18, 0x28E7	; 0x8028e7 <frequency>
    103e:	30 91 e8 28 	lds	r19, 0x28E8	; 0x8028e8 <frequency+0x1>
    1042:	40 91 e9 28 	lds	r20, 0x28E9	; 0x8028e9 <frequency+0x2>
    1046:	50 91 ea 28 	lds	r21, 0x28EA	; 0x8028ea <frequency+0x3>
    104a:	60 91 eb 28 	lds	r22, 0x28EB	; 0x8028eb <frequency+0x4>
    104e:	70 91 ec 28 	lds	r23, 0x28EC	; 0x8028ec <frequency+0x5>
    1052:	80 91 ed 28 	lds	r24, 0x28ED	; 0x8028ed <frequency+0x6>
    1056:	90 91 ee 28 	lds	r25, 0x28EE	; 0x8028ee <frequency+0x7>
    105a:	a1 2c       	mov	r10, r1
    105c:	0f 2e       	mov	r0, r31
    105e:	f1 ee       	ldi	r31, 0xE1	; 225
    1060:	bf 2e       	mov	r11, r31
    1062:	f0 2d       	mov	r31, r0
    1064:	0f 2e       	mov	r0, r31
    1066:	f5 ef       	ldi	r31, 0xF5	; 245
    1068:	cf 2e       	mov	r12, r31
    106a:	f0 2d       	mov	r31, r0
    106c:	0f 2e       	mov	r0, r31
    106e:	f5 e0       	ldi	r31, 0x05	; 5
    1070:	df 2e       	mov	r13, r31
    1072:	f0 2d       	mov	r31, r0
    1074:	e1 2c       	mov	r14, r1
    1076:	f1 2c       	mov	r15, r1
    1078:	00 e0       	ldi	r16, 0x00	; 0
    107a:	10 e0       	ldi	r17, 0x00	; 0
    107c:	0e 94 89 12 	call	0x2512	; 0x2512 <__udivdi3>
	int16_t store_val = ~corr_val;															// Value to be stored; the bitwise NOT ensures that a blank EEPROM (all bytes set to 0xFF) is interpreted as a correction value of zero
    1080:	be 01       	movw	r22, r28
    1082:	60 95       	com	r22
    1084:	70 95       	com	r23
	eeprom_busy_wait();
    1086:	e2 e0       	ldi	r30, 0x02	; 2
    1088:	f0 e1       	ldi	r31, 0x10	; 16
    108a:	90 81       	ld	r25, Z
    108c:	91 fd       	sbrc	r25, 1
    108e:	fd cf       	rjmp	.-6      	; 0x108a <set_lcorr_val+0x66>
	eeprom_update_word(lcorr_stor + ncorr, store_val);										// Write store_val to EEPROM
    1090:	82 2f       	mov	r24, r18
    1092:	90 e0       	ldi	r25, 0x00	; 0
    1094:	88 0f       	add	r24, r24
    1096:	99 1f       	adc	r25, r25
    1098:	82 57       	subi	r24, 0x72	; 114
    109a:	9f 4f       	sbci	r25, 0xFF	; 255
    109c:	0e 94 3d 16 	call	0x2c7a	; 0x2c7a <eeprom_update_word>
}
    10a0:	df 91       	pop	r29
    10a2:	cf 91       	pop	r28
    10a4:	1f 91       	pop	r17
    10a6:	0f 91       	pop	r16
    10a8:	ff 90       	pop	r15
    10aa:	ef 90       	pop	r14
    10ac:	df 90       	pop	r13
    10ae:	cf 90       	pop	r12
    10b0:	bf 90       	pop	r11
    10b2:	af 90       	pop	r10
    10b4:	08 95       	ret

000010b6 <get_lcorr_val>:
	return corr;
}


int16_t get_lcorr_val(void)																	// Read level correction value from EEPROM at current frequency (should be a multiple of CORR_SPACING, or be equal to MIN_FREQ)
{
    10b6:	af 92       	push	r10
    10b8:	bf 92       	push	r11
    10ba:	cf 92       	push	r12
    10bc:	df 92       	push	r13
    10be:	ef 92       	push	r14
    10c0:	ff 92       	push	r15
    10c2:	0f 93       	push	r16
    10c4:	1f 93       	push	r17
	uint8_t ncorr = frequency / CORR_SPACING;
    10c6:	20 91 e7 28 	lds	r18, 0x28E7	; 0x8028e7 <frequency>
    10ca:	30 91 e8 28 	lds	r19, 0x28E8	; 0x8028e8 <frequency+0x1>
    10ce:	40 91 e9 28 	lds	r20, 0x28E9	; 0x8028e9 <frequency+0x2>
    10d2:	50 91 ea 28 	lds	r21, 0x28EA	; 0x8028ea <frequency+0x3>
    10d6:	60 91 eb 28 	lds	r22, 0x28EB	; 0x8028eb <frequency+0x4>
    10da:	70 91 ec 28 	lds	r23, 0x28EC	; 0x8028ec <frequency+0x5>
    10de:	80 91 ed 28 	lds	r24, 0x28ED	; 0x8028ed <frequency+0x6>
    10e2:	90 91 ee 28 	lds	r25, 0x28EE	; 0x8028ee <frequency+0x7>
	int16_t corr_val = ~eeprom_read_word(lcorr_stor + ncorr);
    10e6:	a1 2c       	mov	r10, r1
    10e8:	0f 2e       	mov	r0, r31
    10ea:	f1 ee       	ldi	r31, 0xE1	; 225
    10ec:	bf 2e       	mov	r11, r31
    10ee:	f0 2d       	mov	r31, r0
    10f0:	0f 2e       	mov	r0, r31
    10f2:	f5 ef       	ldi	r31, 0xF5	; 245
    10f4:	cf 2e       	mov	r12, r31
    10f6:	f0 2d       	mov	r31, r0
    10f8:	0f 2e       	mov	r0, r31
    10fa:	f5 e0       	ldi	r31, 0x05	; 5
    10fc:	df 2e       	mov	r13, r31
    10fe:	f0 2d       	mov	r31, r0
    1100:	e1 2c       	mov	r14, r1
    1102:	f1 2c       	mov	r15, r1
    1104:	00 e0       	ldi	r16, 0x00	; 0
    1106:	10 e0       	ldi	r17, 0x00	; 0
    1108:	0e 94 89 12 	call	0x2512	; 0x2512 <__udivdi3>
    110c:	82 2f       	mov	r24, r18
    110e:	90 e0       	ldi	r25, 0x00	; 0
    1110:	88 0f       	add	r24, r24
    1112:	99 1f       	adc	r25, r25
    1114:	82 57       	subi	r24, 0x72	; 114
    1116:	9f 4f       	sbci	r25, 0xFF	; 255
    1118:	0e 94 38 16 	call	0x2c70	; 0x2c70 <eeprom_read_word>
	return corr_val;
}
    111c:	80 95       	com	r24
    111e:	90 95       	com	r25
    1120:	1f 91       	pop	r17
    1122:	0f 91       	pop	r16
    1124:	ff 90       	pop	r15
    1126:	ef 90       	pop	r14
    1128:	df 90       	pop	r13
    112a:	cf 90       	pop	r12
    112c:	bf 90       	pop	r11
    112e:	af 90       	pop	r10
    1130:	08 95       	ret

00001132 <set_slcorr_val>:


void set_slcorr_val(int16_t corr_val)														// Write new detector slope correction value in 0.01 mV/dBm to EEPROM
{
	int16_t store_val = ~corr_val;															// Value to be stored; the bitwise NOT ensures that a blank EEPROM (all bytes set to 0xFF) is interpreted as a correction value of zero
    1132:	bc 01       	movw	r22, r24
    1134:	60 95       	com	r22
    1136:	70 95       	com	r23
	eeprom_busy_wait();
    1138:	e2 e0       	ldi	r30, 0x02	; 2
    113a:	f0 e1       	ldi	r31, 0x10	; 16
    113c:	90 81       	ld	r25, Z
    113e:	91 fd       	sbrc	r25, 1
    1140:	fd cf       	rjmp	.-6      	; 0x113c <set_slcorr_val+0xa>
	eeprom_update_word(&slcorr_stor, store_val);
    1142:	8c e8       	ldi	r24, 0x8C	; 140
    1144:	90 e0       	ldi	r25, 0x00	; 0
    1146:	0e 94 3d 16 	call	0x2c7a	; 0x2c7a <eeprom_update_word>
    114a:	08 95       	ret

0000114c <get_slcorr_val>:
}


int16_t get_slcorr_val(void)																// Read detector slope correction value from EEPROM
{
	int16_t corr_val = ~eeprom_read_word(&slcorr_stor);
    114c:	8c e8       	ldi	r24, 0x8C	; 140
    114e:	90 e0       	ldi	r25, 0x00	; 0
    1150:	0e 94 38 16 	call	0x2c70	; 0x2c70 <eeprom_read_word>
	return corr_val;
}
    1154:	80 95       	com	r24
    1156:	90 95       	com	r25
    1158:	08 95       	ret

0000115a <set_level>:
	return out_val;	
}


void set_level(int16_t new_level)															// Set output level to new_level (in multiples of 0.1 dBm)
{
    115a:	2f 92       	push	r2
    115c:	3f 92       	push	r3
    115e:	5f 92       	push	r5
    1160:	6f 92       	push	r6
    1162:	7f 92       	push	r7
    1164:	8f 92       	push	r8
    1166:	9f 92       	push	r9
    1168:	af 92       	push	r10
    116a:	bf 92       	push	r11
    116c:	cf 92       	push	r12
    116e:	df 92       	push	r13
    1170:	ef 92       	push	r14
    1172:	ff 92       	push	r15
    1174:	0f 93       	push	r16
    1176:	1f 93       	push	r17
    1178:	cf 93       	push	r28
    117a:	df 93       	push	r29
    117c:	cd b7       	in	r28, 0x3d	; 61
    117e:	de b7       	in	r29, 0x3e	; 62
    1180:	2e 97       	sbiw	r28, 0x0e	; 14
    1182:	cd bf       	out	0x3d, r28	; 61
    1184:	de bf       	out	0x3e, r29	; 62
	float new_level_dbm = (float)new_level / 10;											// Convert to dBm
    1186:	bc 01       	movw	r22, r24
    1188:	99 0f       	add	r25, r25
    118a:	88 0b       	sbc	r24, r24
    118c:	99 0b       	sbc	r25, r25
    118e:	0e 94 48 10 	call	0x2090	; 0x2090 <__floatsisf>
    1192:	20 e0       	ldi	r18, 0x00	; 0
    1194:	30 e0       	ldi	r19, 0x00	; 0
    1196:	40 e2       	ldi	r20, 0x20	; 32
    1198:	51 e4       	ldi	r21, 0x41	; 65
    119a:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__divsf3>
    119e:	6d 83       	std	Y+5, r22	; 0x05
    11a0:	7e 83       	std	Y+6, r23	; 0x06
    11a2:	8f 83       	std	Y+7, r24	; 0x07
    11a4:	98 87       	std	Y+8, r25	; 0x08
	
	float out_lvl_corr = new_level_dbm + get_lcorr(frequency);								// Corrected (theoretical) output level
    11a6:	20 91 e7 28 	lds	r18, 0x28E7	; 0x8028e7 <frequency>
    11aa:	2d 87       	std	Y+13, r18	; 0x0d
    11ac:	90 90 e8 28 	lds	r9, 0x28E8	; 0x8028e8 <frequency+0x1>
    11b0:	80 90 e9 28 	lds	r8, 0x28E9	; 0x8028e9 <frequency+0x2>
    11b4:	30 90 ea 28 	lds	r3, 0x28EA	; 0x8028ea <frequency+0x3>
    11b8:	20 90 eb 28 	lds	r2, 0x28EB	; 0x8028eb <frequency+0x4>
    11bc:	50 90 ec 28 	lds	r5, 0x28EC	; 0x8028ec <frequency+0x5>
    11c0:	60 90 ed 28 	lds	r6, 0x28ED	; 0x8028ed <frequency+0x6>
    11c4:	70 90 ee 28 	lds	r7, 0x28EE	; 0x8028ee <frequency+0x7>
}


static float get_lcorr(uint64_t freq)														// Level correction in dBm interpolated for a given frequency
{
	uint8_t left_corr = freq / CORR_SPACING;
    11c8:	a1 2c       	mov	r10, r1
    11ca:	0f 2e       	mov	r0, r31
    11cc:	f1 ee       	ldi	r31, 0xE1	; 225
    11ce:	bf 2e       	mov	r11, r31
    11d0:	f0 2d       	mov	r31, r0
    11d2:	0f 2e       	mov	r0, r31
    11d4:	f5 ef       	ldi	r31, 0xF5	; 245
    11d6:	cf 2e       	mov	r12, r31
    11d8:	f0 2d       	mov	r31, r0
    11da:	0f 2e       	mov	r0, r31
    11dc:	f5 e0       	ldi	r31, 0x05	; 5
    11de:	df 2e       	mov	r13, r31
    11e0:	f0 2d       	mov	r31, r0
    11e2:	e1 2c       	mov	r14, r1
    11e4:	f1 2c       	mov	r15, r1
    11e6:	00 e0       	ldi	r16, 0x00	; 0
    11e8:	10 e0       	ldi	r17, 0x00	; 0
    11ea:	39 2d       	mov	r19, r9
    11ec:	48 2d       	mov	r20, r8
    11ee:	53 2d       	mov	r21, r3
    11f0:	62 2d       	mov	r22, r2
    11f2:	75 2d       	mov	r23, r5
    11f4:	86 2d       	mov	r24, r6
    11f6:	97 2d       	mov	r25, r7
    11f8:	0e 94 89 12 	call	0x2512	; 0x2512 <__udivdi3>
    11fc:	2e 87       	std	Y+14, r18	; 0x0e
	uint8_t right_corr;
	if( freq < MAX_FREQ )
    11fe:	2d 85       	ldd	r18, Y+13	; 0x0d
    1200:	39 2d       	mov	r19, r9
    1202:	48 2d       	mov	r20, r8
    1204:	53 2d       	mov	r21, r3
    1206:	62 2d       	mov	r22, r2
    1208:	75 2d       	mov	r23, r5
    120a:	86 2d       	mov	r24, r6
    120c:	97 2d       	mov	r25, r7
    120e:	2f 3f       	cpi	r18, 0xFF	; 255
    1210:	3b 4a       	sbci	r19, 0xAB	; 171
    1212:	42 44       	sbci	r20, 0x42	; 66
    1214:	56 40       	sbci	r21, 0x06	; 6
    1216:	61 40       	sbci	r22, 0x01	; 1
    1218:	71 05       	cpc	r23, r1
    121a:	81 05       	cpc	r24, r1
    121c:	91 05       	cpc	r25, r1
    121e:	09 f0       	breq	.+2      	; 0x1222 <set_level+0xc8>
    1220:	18 f4       	brcc	.+6      	; 0x1228 <set_level+0xce>
		right_corr = left_corr + 1;
    1222:	1e 85       	ldd	r17, Y+14	; 0x0e
    1224:	1f 5f       	subi	r17, 0xFF	; 255
    1226:	01 c0       	rjmp	.+2      	; 0x122a <set_level+0xd0>
	else
		right_corr = left_corr;
    1228:	1e 85       	ldd	r17, Y+14	; 0x0e
	float left_val  = (int16_t)( ~eeprom_read_word(lcorr_stor + left_corr) ) / (float)100;
    122a:	2e 85       	ldd	r18, Y+14	; 0x0e
    122c:	82 2f       	mov	r24, r18
    122e:	90 e0       	ldi	r25, 0x00	; 0
    1230:	88 0f       	add	r24, r24
    1232:	99 1f       	adc	r25, r25
    1234:	82 57       	subi	r24, 0x72	; 114
    1236:	9f 4f       	sbci	r25, 0xFF	; 255
    1238:	0e 94 38 16 	call	0x2c70	; 0x2c70 <eeprom_read_word>
    123c:	80 95       	com	r24
    123e:	90 95       	com	r25
    1240:	bc 01       	movw	r22, r24
    1242:	99 0f       	add	r25, r25
    1244:	88 0b       	sbc	r24, r24
    1246:	99 0b       	sbc	r25, r25
    1248:	0e 94 48 10 	call	0x2090	; 0x2090 <__floatsisf>
    124c:	20 e0       	ldi	r18, 0x00	; 0
    124e:	30 e0       	ldi	r19, 0x00	; 0
    1250:	48 ec       	ldi	r20, 0xC8	; 200
    1252:	52 e4       	ldi	r21, 0x42	; 66
    1254:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__divsf3>
    1258:	69 83       	std	Y+1, r22	; 0x01
    125a:	7a 83       	std	Y+2, r23	; 0x02
    125c:	8b 83       	std	Y+3, r24	; 0x03
    125e:	9c 83       	std	Y+4, r25	; 0x04
	float right_val = (int16_t)( ~eeprom_read_word(lcorr_stor + right_corr) ) / (float)100;
    1260:	81 2f       	mov	r24, r17
    1262:	90 e0       	ldi	r25, 0x00	; 0
    1264:	88 0f       	add	r24, r24
    1266:	99 1f       	adc	r25, r25
    1268:	82 57       	subi	r24, 0x72	; 114
    126a:	9f 4f       	sbci	r25, 0xFF	; 255
    126c:	0e 94 38 16 	call	0x2c70	; 0x2c70 <eeprom_read_word>

void set_level(int16_t new_level)															// Set output level to new_level (in multiples of 0.1 dBm)
{
	float new_level_dbm = (float)new_level / 10;											// Convert to dBm
	
	float out_lvl_corr = new_level_dbm + get_lcorr(frequency);								// Corrected (theoretical) output level
    1270:	80 95       	com	r24
    1272:	90 95       	com	r25
    1274:	bc 01       	movw	r22, r24
    1276:	99 0f       	add	r25, r25
    1278:	88 0b       	sbc	r24, r24
    127a:	99 0b       	sbc	r25, r25
    127c:	0e 94 48 10 	call	0x2090	; 0x2090 <__floatsisf>
    1280:	20 e0       	ldi	r18, 0x00	; 0
    1282:	30 e0       	ldi	r19, 0x00	; 0
    1284:	48 ec       	ldi	r20, 0xC8	; 200
    1286:	52 e4       	ldi	r21, 0x42	; 66
    1288:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__divsf3>
    128c:	29 81       	ldd	r18, Y+1	; 0x01
    128e:	3a 81       	ldd	r19, Y+2	; 0x02
    1290:	4b 81       	ldd	r20, Y+3	; 0x03
    1292:	5c 81       	ldd	r21, Y+4	; 0x04
    1294:	0e 94 33 0f 	call	0x1e66	; 0x1e66 <__subsf3>
    1298:	20 e2       	ldi	r18, 0x20	; 32
    129a:	3c eb       	ldi	r19, 0xBC	; 188
    129c:	4e eb       	ldi	r20, 0xBE	; 190
    129e:	5c e4       	ldi	r21, 0x4C	; 76
    12a0:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__divsf3>
    12a4:	69 87       	std	Y+9, r22	; 0x09
    12a6:	7a 87       	std	Y+10, r23	; 0x0a
    12a8:	8b 87       	std	Y+11, r24	; 0x0b
    12aa:	9c 87       	std	Y+12, r25	; 0x0c
    12ac:	a1 2c       	mov	r10, r1
    12ae:	0f 2e       	mov	r0, r31
    12b0:	f1 ee       	ldi	r31, 0xE1	; 225
    12b2:	bf 2e       	mov	r11, r31
    12b4:	f0 2d       	mov	r31, r0
    12b6:	0f 2e       	mov	r0, r31
    12b8:	f5 ef       	ldi	r31, 0xF5	; 245
    12ba:	cf 2e       	mov	r12, r31
    12bc:	f0 2d       	mov	r31, r0
    12be:	0f 2e       	mov	r0, r31
    12c0:	f5 e0       	ldi	r31, 0x05	; 5
    12c2:	df 2e       	mov	r13, r31
    12c4:	f0 2d       	mov	r31, r0
    12c6:	e1 2c       	mov	r14, r1
    12c8:	f1 2c       	mov	r15, r1
    12ca:	00 e0       	ldi	r16, 0x00	; 0
    12cc:	10 e0       	ldi	r17, 0x00	; 0
    12ce:	2e 85       	ldd	r18, Y+14	; 0x0e
    12d0:	30 e0       	ldi	r19, 0x00	; 0
    12d2:	40 e0       	ldi	r20, 0x00	; 0
    12d4:	50 e0       	ldi	r21, 0x00	; 0
    12d6:	60 e0       	ldi	r22, 0x00	; 0
    12d8:	70 e0       	ldi	r23, 0x00	; 0
    12da:	80 e0       	ldi	r24, 0x00	; 0
    12dc:	90 e0       	ldi	r25, 0x00	; 0
    12de:	0e 94 2e 12 	call	0x245c	; 0x245c <__muldi3>
    12e2:	a2 2e       	mov	r10, r18
    12e4:	b3 2e       	mov	r11, r19
    12e6:	c4 2e       	mov	r12, r20
    12e8:	d5 2e       	mov	r13, r21
    12ea:	e6 2e       	mov	r14, r22
    12ec:	f7 2e       	mov	r15, r23
    12ee:	08 2f       	mov	r16, r24
    12f0:	19 2f       	mov	r17, r25
    12f2:	2d 85       	ldd	r18, Y+13	; 0x0d
    12f4:	39 2d       	mov	r19, r9
    12f6:	48 2d       	mov	r20, r8
    12f8:	53 2d       	mov	r21, r3
    12fa:	62 2d       	mov	r22, r2
    12fc:	75 2d       	mov	r23, r5
    12fe:	86 2d       	mov	r24, r6
    1300:	97 2d       	mov	r25, r7
    1302:	0e 94 18 13 	call	0x2630	; 0x2630 <__subdi3>
    1306:	0e 94 83 10 	call	0x2106	; 0x2106 <__floatundisf>
    130a:	9b 01       	movw	r18, r22
    130c:	ac 01       	movw	r20, r24
    130e:	69 85       	ldd	r22, Y+9	; 0x09
    1310:	7a 85       	ldd	r23, Y+10	; 0x0a
    1312:	8b 85       	ldd	r24, Y+11	; 0x0b
    1314:	9c 85       	ldd	r25, Y+12	; 0x0c
    1316:	0e 94 6e 11 	call	0x22dc	; 0x22dc <__mulsf3>
    131a:	29 81       	ldd	r18, Y+1	; 0x01
    131c:	3a 81       	ldd	r19, Y+2	; 0x02
    131e:	4b 81       	ldd	r20, Y+3	; 0x03
    1320:	5c 81       	ldd	r21, Y+4	; 0x04
    1322:	0e 94 34 0f 	call	0x1e68	; 0x1e68 <__addsf3>
    1326:	2d 81       	ldd	r18, Y+5	; 0x05
    1328:	3e 81       	ldd	r19, Y+6	; 0x06
    132a:	4f 81       	ldd	r20, Y+7	; 0x07
    132c:	58 85       	ldd	r21, Y+8	; 0x08
    132e:	0e 94 34 0f 	call	0x1e68	; 0x1e68 <__addsf3>
    1332:	6b 01       	movw	r12, r22
    1334:	7c 01       	movw	r14, r24
	uint8_t atten;																			// Attenuator setting	
	if( nlvl_pre_att - out_lvl_corr >= 0 )													// Attenuation required?
    1336:	9b 01       	movw	r18, r22
    1338:	ac 01       	movw	r20, r24
    133a:	60 e0       	ldi	r22, 0x00	; 0
    133c:	70 e0       	ldi	r23, 0x00	; 0
    133e:	80 e4       	ldi	r24, 0x40	; 64
    1340:	91 ec       	ldi	r25, 0xC1	; 193
    1342:	0e 94 33 0f 	call	0x1e66	; 0x1e66 <__subsf3>
    1346:	4b 01       	movw	r8, r22
    1348:	5c 01       	movw	r10, r24
    134a:	20 e0       	ldi	r18, 0x00	; 0
    134c:	30 e0       	ldi	r19, 0x00	; 0
    134e:	a9 01       	movw	r20, r18
    1350:	0e 94 36 11 	call	0x226c	; 0x226c <__gesf2>
    1354:	88 23       	and	r24, r24
    1356:	84 f0       	brlt	.+32     	; 0x1378 <set_level+0x21e>
	{
		atten = (nlvl_pre_att - out_lvl_corr) / db_step;
    1358:	20 e0       	ldi	r18, 0x00	; 0
    135a:	30 e0       	ldi	r19, 0x00	; 0
    135c:	40 e4       	ldi	r20, 0x40	; 64
    135e:	50 e4       	ldi	r21, 0x40	; 64
    1360:	c5 01       	movw	r24, r10
    1362:	b4 01       	movw	r22, r8
    1364:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__divsf3>
    1368:	0e 94 17 10 	call	0x202e	; 0x202e <__fixunssfsi>
    136c:	69 83       	std	Y+1, r22	; 0x01
    136e:	60 31       	cpi	r22, 0x10	; 16
    1370:	20 f0       	brcs	.+8      	; 0x137a <set_level+0x220>
    1372:	8f e0       	ldi	r24, 0x0F	; 15
    1374:	89 83       	std	Y+1, r24	; 0x01
    1376:	01 c0       	rjmp	.+2      	; 0x137a <set_level+0x220>
		if( atten > nsteps )
			atten = nsteps;
	}
	else																					// No attenuation required
		atten = 0;
    1378:	19 82       	std	Y+1, r1	; 0x01
	set_atten(atten);																		// Set attenuator
    137a:	89 81       	ldd	r24, Y+1	; 0x01
    137c:	0e 94 3e 02 	call	0x47c	; 0x47c <set_atten>
	
	float lvl_pre_atten = out_lvl_corr + (atten * db_step) + att_loss;
	uint16_t dac_val;																		// Calculate DAC value
	if( intercpt_lvl - lvl_pre_atten >= 0 )
    1380:	e9 81       	ldd	r30, Y+1	; 0x01
    1382:	6e 2f       	mov	r22, r30
    1384:	70 e0       	ldi	r23, 0x00	; 0
    1386:	cb 01       	movw	r24, r22
    1388:	88 0f       	add	r24, r24
    138a:	99 1f       	adc	r25, r25
    138c:	68 0f       	add	r22, r24
    138e:	79 1f       	adc	r23, r25
    1390:	07 2e       	mov	r0, r23
    1392:	00 0c       	add	r0, r0
    1394:	88 0b       	sbc	r24, r24
    1396:	99 0b       	sbc	r25, r25
    1398:	0e 94 48 10 	call	0x2090	; 0x2090 <__floatsisf>
    139c:	a7 01       	movw	r20, r14
    139e:	96 01       	movw	r18, r12
    13a0:	0e 94 34 0f 	call	0x1e68	; 0x1e68 <__addsf3>
    13a4:	20 e0       	ldi	r18, 0x00	; 0
    13a6:	30 e0       	ldi	r19, 0x00	; 0
    13a8:	40 e4       	ldi	r20, 0x40	; 64
    13aa:	50 e4       	ldi	r21, 0x40	; 64
    13ac:	0e 94 34 0f 	call	0x1e68	; 0x1e68 <__addsf3>
    13b0:	9b 01       	movw	r18, r22
    13b2:	ac 01       	movw	r20, r24
    13b4:	60 e0       	ldi	r22, 0x00	; 0
    13b6:	70 e0       	ldi	r23, 0x00	; 0
    13b8:	88 ec       	ldi	r24, 0xC8	; 200
    13ba:	91 e4       	ldi	r25, 0x41	; 65
    13bc:	0e 94 33 0f 	call	0x1e66	; 0x1e66 <__subsf3>
    13c0:	6b 01       	movw	r12, r22
    13c2:	7c 01       	movw	r14, r24
    13c4:	20 e0       	ldi	r18, 0x00	; 0
    13c6:	30 e0       	ldi	r19, 0x00	; 0
    13c8:	a9 01       	movw	r20, r18
    13ca:	0e 94 36 11 	call	0x226c	; 0x226c <__gesf2>
    13ce:	88 23       	and	r24, r24
    13d0:	74 f1       	brlt	.+92     	; 0x142e <set_level+0x2d4>
}


static float get_slcorr(void)																// Read detector slope correction value from EEPROM and output in mV/dB
{
	int16_t corr_val = ~eeprom_read_word(&slcorr_stor);
    13d2:	8c e8       	ldi	r24, 0x8C	; 140
    13d4:	90 e0       	ldi	r25, 0x00	; 0
    13d6:	0e 94 38 16 	call	0x2c70	; 0x2c70 <eeprom_read_word>
	set_atten(atten);																		// Set attenuator
	
	float lvl_pre_atten = out_lvl_corr + (atten * db_step) + att_loss;
	uint16_t dac_val;																		// Calculate DAC value
	if( intercpt_lvl - lvl_pre_atten >= 0 )
		dac_val = roundf( ( ( (float)slope_lvl + get_slcorr() ) * pow2(dac_nbits) / vref ) * 
    13da:	80 95       	com	r24
    13dc:	90 95       	com	r25
    13de:	bc 01       	movw	r22, r24
    13e0:	99 0f       	add	r25, r25
    13e2:	88 0b       	sbc	r24, r24
    13e4:	99 0b       	sbc	r25, r25
    13e6:	0e 94 48 10 	call	0x2090	; 0x2090 <__floatsisf>
    13ea:	20 e0       	ldi	r18, 0x00	; 0
    13ec:	30 e0       	ldi	r19, 0x00	; 0
    13ee:	48 ec       	ldi	r20, 0xC8	; 200
    13f0:	52 e4       	ldi	r21, 0x42	; 66
    13f2:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__divsf3>
    13f6:	20 e0       	ldi	r18, 0x00	; 0
    13f8:	30 e0       	ldi	r19, 0x00	; 0
    13fa:	48 ec       	ldi	r20, 0xC8	; 200
    13fc:	51 e4       	ldi	r21, 0x41	; 65
    13fe:	0e 94 34 0f 	call	0x1e68	; 0x1e68 <__addsf3>
    1402:	20 e0       	ldi	r18, 0x00	; 0
    1404:	30 e0       	ldi	r19, 0x00	; 0
    1406:	40 e8       	ldi	r20, 0x80	; 128
    1408:	55 e4       	ldi	r21, 0x45	; 69
    140a:	0e 94 6e 11 	call	0x22dc	; 0x22dc <__mulsf3>
    140e:	20 e0       	ldi	r18, 0x00	; 0
    1410:	30 e4       	ldi	r19, 0x40	; 64
    1412:	4e e4       	ldi	r20, 0x4E	; 78
    1414:	55 e4       	ldi	r21, 0x45	; 69
    1416:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__divsf3>
    141a:	a7 01       	movw	r20, r14
    141c:	96 01       	movw	r18, r12
    141e:	0e 94 6e 11 	call	0x22dc	; 0x22dc <__mulsf3>
    1422:	0e 94 db 11 	call	0x23b6	; 0x23b6 <round>
    1426:	0e 94 17 10 	call	0x202e	; 0x202e <__fixunssfsi>
    142a:	cb 01       	movw	r24, r22
    142c:	02 c0       	rjmp	.+4      	; 0x1432 <set_level+0x2d8>
		                  ( intercpt_lvl - lvl_pre_atten ) );
	else
		dac_val = 0;
    142e:	80 e0       	ldi	r24, 0x00	; 0
    1430:	90 e0       	ldi	r25, 0x00	; 0
	dac_write_val(dac_val);																	// Write DAC value
    1432:	0e 94 b0 01 	call	0x360	; 0x360 <dac_write_val>
}
    1436:	2e 96       	adiw	r28, 0x0e	; 14
    1438:	cd bf       	out	0x3d, r28	; 61
    143a:	de bf       	out	0x3e, r29	; 62
    143c:	df 91       	pop	r29
    143e:	cf 91       	pop	r28
    1440:	1f 91       	pop	r17
    1442:	0f 91       	pop	r16
    1444:	ff 90       	pop	r15
    1446:	ef 90       	pop	r14
    1448:	df 90       	pop	r13
    144a:	cf 90       	pop	r12
    144c:	bf 90       	pop	r11
    144e:	af 90       	pop	r10
    1450:	9f 90       	pop	r9
    1452:	8f 90       	pop	r8
    1454:	7f 90       	pop	r7
    1456:	6f 90       	pop	r6
    1458:	5f 90       	pop	r5
    145a:	3f 90       	pop	r3
    145c:	2f 90       	pop	r2
    145e:	08 95       	ret

00001460 <set_freq>:
	return corr_val;
}


void set_freq(uint64_t new_freq)															// Set synthesizer to new_freq, must be less than MAX_FREQ
{
    1460:	2f 92       	push	r2
    1462:	3f 92       	push	r3
    1464:	4f 92       	push	r4
    1466:	5f 92       	push	r5
    1468:	6f 92       	push	r6
    146a:	7f 92       	push	r7
    146c:	8f 92       	push	r8
    146e:	9f 92       	push	r9
    1470:	af 92       	push	r10
    1472:	bf 92       	push	r11
    1474:	cf 92       	push	r12
    1476:	df 92       	push	r13
    1478:	ef 92       	push	r14
    147a:	ff 92       	push	r15
    147c:	0f 93       	push	r16
    147e:	1f 93       	push	r17
    1480:	cf 93       	push	r28
    1482:	df 93       	push	r29
    1484:	cd b7       	in	r28, 0x3d	; 61
    1486:	de b7       	in	r29, 0x3e	; 62
    1488:	2c 97       	sbiw	r28, 0x0c	; 12
    148a:	cd bf       	out	0x3d, r28	; 61
    148c:	de bf       	out	0x3e, r29	; 62
    148e:	29 83       	std	Y+1, r18	; 0x01
    1490:	3a 83       	std	Y+2, r19	; 0x02
    1492:	4b 83       	std	Y+3, r20	; 0x03
    1494:	5c 83       	std	Y+4, r21	; 0x04
    1496:	86 2e       	mov	r8, r22
    1498:	7d 83       	std	Y+5, r23	; 0x05
    149a:	8c 87       	std	Y+12, r24	; 0x0c
    149c:	99 2e       	mov	r9, r25
	uint8_t rf_div = 0;																		// Main PLL RF divider, 2^rf_div = division ratio
	while( new_freq * pow2(rf_div) < f_vco_min )											// Determine the main PLL RF divider setting that yields the smallest permissible VCO frequency for the given new_freq
    149e:	2f 3f       	cpi	r18, 0xFF	; 255
    14a0:	05 e5       	ldi	r16, 0x55	; 85
    14a2:	30 07       	cpc	r19, r16
    14a4:	01 e2       	ldi	r16, 0x21	; 33
    14a6:	40 07       	cpc	r20, r16
    14a8:	03 e8       	ldi	r16, 0x83	; 131
    14aa:	50 07       	cpc	r21, r16
    14ac:	61 05       	cpc	r22, r1
    14ae:	71 05       	cpc	r23, r1
    14b0:	81 05       	cpc	r24, r1
    14b2:	91 05       	cpc	r25, r1
    14b4:	09 f0       	breq	.+2      	; 0x14b8 <set_freq+0x58>
    14b6:	48 f5       	brcc	.+82     	; 0x150a <set_freq+0xaa>
    14b8:	80 e0       	ldi	r24, 0x00	; 0
    14ba:	8b 87       	std	Y+11, r24	; 0x0b
    14bc:	12 2f       	mov	r17, r18
    14be:	f3 2e       	mov	r15, r19
    14c0:	e4 2e       	mov	r14, r20
    14c2:	d5 2e       	mov	r13, r21
    14c4:	c7 2e       	mov	r12, r23
		rf_div++;
    14c6:	eb 85       	ldd	r30, Y+11	; 0x0b
    14c8:	ef 5f       	subi	r30, 0xFF	; 255
    14ca:	eb 87       	std	Y+11, r30	; 0x0b


void set_freq(uint64_t new_freq)															// Set synthesizer to new_freq, must be less than MAX_FREQ
{
	uint8_t rf_div = 0;																		// Main PLL RF divider, 2^rf_div = division ratio
	while( new_freq * pow2(rf_div) < f_vco_min )											// Determine the main PLL RF divider setting that yields the smallest permissible VCO frequency for the given new_freq
    14cc:	6e 2e       	mov	r6, r30
    14ce:	21 2f       	mov	r18, r17
    14d0:	3f 2d       	mov	r19, r15
    14d2:	4e 2d       	mov	r20, r14
    14d4:	5d 2d       	mov	r21, r13
    14d6:	68 2d       	mov	r22, r8
    14d8:	7c 2d       	mov	r23, r12
    14da:	8c 85       	ldd	r24, Y+12	; 0x0c
    14dc:	99 2d       	mov	r25, r9
    14de:	0e 2f       	mov	r16, r30
    14e0:	0e 94 f6 12 	call	0x25ec	; 0x25ec <__ashldi3>
    14e4:	22 2e       	mov	r2, r18
    14e6:	33 2e       	mov	r3, r19
    14e8:	44 2e       	mov	r4, r20
    14ea:	55 2e       	mov	r5, r21
    14ec:	b6 2f       	mov	r27, r22
    14ee:	a7 2f       	mov	r26, r23
    14f0:	f8 2f       	mov	r31, r24
    14f2:	e9 2f       	mov	r30, r25
    14f4:	2f 3f       	cpi	r18, 0xFF	; 255
    14f6:	35 45       	sbci	r19, 0x55	; 85
    14f8:	41 42       	sbci	r20, 0x21	; 33
    14fa:	53 48       	sbci	r21, 0x83	; 131
    14fc:	61 05       	cpc	r22, r1
    14fe:	71 05       	cpc	r23, r1
    1500:	81 05       	cpc	r24, r1
    1502:	91 05       	cpc	r25, r1
    1504:	01 f3       	breq	.-64     	; 0x14c6 <set_freq+0x66>
    1506:	f8 f2       	brcs	.-66     	; 0x14c6 <set_freq+0x66>
    1508:	0b c0       	rjmp	.+22     	; 0x1520 <set_freq+0xc0>
    150a:	29 80       	ldd	r2, Y+1	; 0x01
    150c:	3a 80       	ldd	r3, Y+2	; 0x02
    150e:	4b 80       	ldd	r4, Y+3	; 0x03
    1510:	5c 80       	ldd	r5, Y+4	; 0x04
    1512:	b6 2f       	mov	r27, r22
    1514:	ad 81       	ldd	r26, Y+5	; 0x05
    1516:	fc 85       	ldd	r31, Y+12	; 0x0c
    1518:	e9 2f       	mov	r30, r25
    151a:	61 2c       	mov	r6, r1
    151c:	71 2c       	mov	r7, r1
}


void set_freq(uint64_t new_freq)															// Set synthesizer to new_freq, must be less than MAX_FREQ
{
	uint8_t rf_div = 0;																		// Main PLL RF divider, 2^rf_div = division ratio
    151e:	1b 86       	std	Y+11, r1	; 0x0b
	while( new_freq * pow2(rf_div) < f_vco_min )											// Determine the main PLL RF divider setting that yields the smallest permissible VCO frequency for the given new_freq
		rf_div++;
	
	uint16_t n_div;
	n_div = (uint16_t)( new_freq * pow2(rf_div) / f_pfd_max ) + 1;							// Determine main PLL int divider
    1520:	0f 2e       	mov	r0, r31
    1522:	f0 ec       	ldi	r31, 0xC0	; 192
    1524:	af 2e       	mov	r10, r31
    1526:	f0 2d       	mov	r31, r0
    1528:	0f 2e       	mov	r0, r31
    152a:	fe e0       	ldi	r31, 0x0E	; 14
    152c:	bf 2e       	mov	r11, r31
    152e:	f0 2d       	mov	r31, r0
    1530:	0f 2e       	mov	r0, r31
    1532:	f6 e1       	ldi	r31, 0x16	; 22
    1534:	cf 2e       	mov	r12, r31
    1536:	f0 2d       	mov	r31, r0
    1538:	68 94       	set
    153a:	dd 24       	eor	r13, r13
    153c:	d1 f8       	bld	r13, 1
    153e:	e1 2c       	mov	r14, r1
    1540:	f1 2c       	mov	r15, r1
    1542:	00 e0       	ldi	r16, 0x00	; 0
    1544:	10 e0       	ldi	r17, 0x00	; 0
    1546:	22 2d       	mov	r18, r2
    1548:	33 2d       	mov	r19, r3
    154a:	44 2d       	mov	r20, r4
    154c:	55 2d       	mov	r21, r5
    154e:	6b 2f       	mov	r22, r27
    1550:	7a 2f       	mov	r23, r26
    1552:	8f 2f       	mov	r24, r31
    1554:	9e 2f       	mov	r25, r30
    1556:	0e 94 89 12 	call	0x2512	; 0x2512 <__udivdi3>
    155a:	a2 2e       	mov	r10, r18
    155c:	b3 2e       	mov	r11, r19
    155e:	15 01       	movw	r2, r10
    1560:	8f ef       	ldi	r24, 0xFF	; 255
    1562:	28 1a       	sub	r2, r24
    1564:	38 0a       	sbc	r3, r24
	uint8_t ret_flag;																		// Return flag, set to 1 if n_div needs to be incremented, then the loop is repeated
	long double f_dds;																		// DDS frequency
	float f_vco;
	uint8_t prescaler;	
	do {
		f_dds = ( (long double)new_freq / n_div ) * pow2(rf_div);							// Calculate DDS frequency
    1566:	21 e0       	ldi	r18, 0x01	; 1
    1568:	30 e0       	ldi	r19, 0x00	; 0
    156a:	40 e0       	ldi	r20, 0x00	; 0
    156c:	50 e0       	ldi	r21, 0x00	; 0
    156e:	60 e0       	ldi	r22, 0x00	; 0
    1570:	70 e0       	ldi	r23, 0x00	; 0
    1572:	80 e0       	ldi	r24, 0x00	; 0
    1574:	90 e0       	ldi	r25, 0x00	; 0
    1576:	06 2d       	mov	r16, r6
    1578:	0e 94 f6 12 	call	0x25ec	; 0x25ec <__ashldi3>
    157c:	0e 94 83 10 	call	0x2106	; 0x2106 <__floatundisf>
    1580:	6b 01       	movw	r12, r22
    1582:	7c 01       	movw	r14, r24
    1584:	1b 85       	ldd	r17, Y+11	; 0x0b
    1586:	8e 82       	std	Y+6, r8	; 0x06
    1588:	09 2d       	mov	r16, r9
    158a:	b1 01       	movw	r22, r2
    158c:	80 e0       	ldi	r24, 0x00	; 0
    158e:	90 e0       	ldi	r25, 0x00	; 0
    1590:	0e 94 46 10 	call	0x208c	; 0x208c <__floatunsisf>
    1594:	4b 01       	movw	r8, r22
    1596:	5c 01       	movw	r10, r24
    1598:	29 81       	ldd	r18, Y+1	; 0x01
    159a:	3a 81       	ldd	r19, Y+2	; 0x02
    159c:	4b 81       	ldd	r20, Y+3	; 0x03
    159e:	5c 81       	ldd	r21, Y+4	; 0x04
    15a0:	6e 81       	ldd	r22, Y+6	; 0x06
    15a2:	7d 81       	ldd	r23, Y+5	; 0x05
    15a4:	8c 85       	ldd	r24, Y+12	; 0x0c
    15a6:	90 2f       	mov	r25, r16
    15a8:	0e 94 83 10 	call	0x2106	; 0x2106 <__floatundisf>
    15ac:	a5 01       	movw	r20, r10
    15ae:	94 01       	movw	r18, r8
    15b0:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__divsf3>
    15b4:	a7 01       	movw	r20, r14
    15b6:	96 01       	movw	r18, r12
    15b8:	0e 94 6e 11 	call	0x22dc	; 0x22dc <__mulsf3>
    15bc:	2b 01       	movw	r4, r22
    15be:	3c 01       	movw	r6, r24
		f_vco = f_dds * n_div ;																// Calculate VCO frequency		
		if( f_vco <= f_presc )																// Determine prescaler setting; 4/5 prescaler for VCO freqencies <= 3.6E9 Hz, else 8/9 prescaler
			prescaler = 0;																	// 4/5 prescaler
		else
			prescaler = 1;																	// 8/9 prescaler
		if( (prescaler == 0 && n_div <= 23) || (prescaler == 1 && n_div <= 75) )			// Check: n-div must be greater than 23 for the 4/5 prescaler (this is always the case for f_pfd_max used here), and greater than 75 for the 8/9 prescaler
    15c0:	9b 01       	movw	r18, r22
    15c2:	ac 01       	movw	r20, r24
    15c4:	c5 01       	movw	r24, r10
    15c6:	b4 01       	movw	r22, r8
    15c8:	0e 94 6e 11 	call	0x22dc	; 0x22dc <__mulsf3>
    15cc:	24 ea       	ldi	r18, 0xA4	; 164
    15ce:	33 e9       	ldi	r19, 0x93	; 147
    15d0:	46 e5       	ldi	r20, 0x56	; 86
    15d2:	5f e4       	ldi	r21, 0x4F	; 79
    15d4:	0e 94 a0 0f 	call	0x1f40	; 0x1f40 <__cmpsf2>
    15d8:	18 16       	cp	r1, r24
    15da:	4c f0       	brlt	.+18     	; 0x15ee <set_freq+0x18e>
    15dc:	88 e1       	ldi	r24, 0x18	; 24
    15de:	28 16       	cp	r2, r24
    15e0:	31 04       	cpc	r3, r1
    15e2:	48 f0       	brcs	.+18     	; 0x15f6 <set_freq+0x196>
    15e4:	8e 80       	ldd	r8, Y+6	; 0x06
    15e6:	1b 87       	std	Y+11, r17	; 0x0b
    15e8:	90 2e       	mov	r9, r16
	float f_vco;
	uint8_t prescaler;	
	do {
		f_dds = ( (long double)new_freq / n_div ) * pow2(rf_div);							// Calculate DDS frequency
		f_vco = f_dds * n_div ;																// Calculate VCO frequency		
		if( f_vco <= f_presc )																// Determine prescaler setting; 4/5 prescaler for VCO freqencies <= 3.6E9 Hz, else 8/9 prescaler
    15ea:	1e 82       	std	Y+6, r1	; 0x06
    15ec:	0d c0       	rjmp	.+26     	; 0x1608 <set_freq+0x1a8>
			prescaler = 0;																	// 4/5 prescaler
		else
			prescaler = 1;																	// 8/9 prescaler
		if( (prescaler == 0 && n_div <= 23) || (prescaler == 1 && n_div <= 75) )			// Check: n-div must be greater than 23 for the 4/5 prescaler (this is always the case for f_pfd_max used here), and greater than 75 for the 8/9 prescaler
    15ee:	8c e4       	ldi	r24, 0x4C	; 76
    15f0:	28 16       	cp	r2, r24
    15f2:	31 04       	cpc	r3, r1
    15f4:	20 f4       	brcc	.+8      	; 0x15fe <set_freq+0x19e>
		{
			n_div++;																		// Increment n-div 
    15f6:	ef ef       	ldi	r30, 0xFF	; 255
    15f8:	2e 1a       	sub	r2, r30
    15fa:	3e 0a       	sbc	r3, r30
    15fc:	c6 cf       	rjmp	.-116    	; 0x158a <set_freq+0x12a>
    15fe:	8e 80       	ldd	r8, Y+6	; 0x06
    1600:	1b 87       	std	Y+11, r17	; 0x0b
    1602:	90 2e       	mov	r9, r16
	float f_vco;
	uint8_t prescaler;	
	do {
		f_dds = ( (long double)new_freq / n_div ) * pow2(rf_div);							// Calculate DDS frequency
		f_vco = f_dds * n_div ;																// Calculate VCO frequency		
		if( f_vco <= f_presc )																// Determine prescaler setting; 4/5 prescaler for VCO freqencies <= 3.6E9 Hz, else 8/9 prescaler
    1604:	e1 e0       	ldi	r30, 0x01	; 1
    1606:	ee 83       	std	Y+6, r30	; 0x06
		else																				// n-div is commensurable with prescaler setting
			ret_flag = FALSE;																// Clear flag and do nothing
	} while(ret_flag);
	
	uint64_t dds_clk;																		// DDS clock frequency
	if(!status.extref)																		// Is the internal frequency reference used?
    1608:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
    160c:	80 fd       	sbrc	r24, 0
    160e:	33 c0       	rjmp	.+102    	; 0x1676 <set_freq+0x216>
		dds_clk = ( int_ref + get_fcorr_val() ) * dds_mult;									// Then calculate corrected DDS clock
    1610:	0e 94 0b 08 	call	0x1016	; 0x1016 <get_fcorr_val>
    1614:	39 2f       	mov	r19, r25
    1616:	28 2f       	mov	r18, r24
    1618:	99 0f       	add	r25, r25
    161a:	99 0b       	sbc	r25, r25
    161c:	49 2f       	mov	r20, r25
    161e:	59 2f       	mov	r21, r25
    1620:	69 2f       	mov	r22, r25
    1622:	79 2f       	mov	r23, r25
    1624:	89 2f       	mov	r24, r25
    1626:	01 e0       	ldi	r16, 0x01	; 1
    1628:	0e 94 f6 12 	call	0x25ec	; 0x25ec <__ashldi3>
    162c:	2f 83       	std	Y+7, r18	; 0x07
    162e:	38 87       	std	Y+8, r19	; 0x08
    1630:	b4 2f       	mov	r27, r20
    1632:	a5 2f       	mov	r26, r21
    1634:	f6 2f       	mov	r31, r22
    1636:	e7 2f       	mov	r30, r23
    1638:	89 87       	std	Y+9, r24	; 0x09
    163a:	9a 87       	std	Y+10, r25	; 0x0a
    163c:	02 e0       	ldi	r16, 0x02	; 2
    163e:	0e 94 f6 12 	call	0x25ec	; 0x25ec <__ashldi3>
    1642:	a2 2e       	mov	r10, r18
    1644:	b3 2e       	mov	r11, r19
    1646:	c4 2e       	mov	r12, r20
    1648:	d5 2e       	mov	r13, r21
    164a:	e6 2e       	mov	r14, r22
    164c:	f7 2e       	mov	r15, r23
    164e:	08 2f       	mov	r16, r24
    1650:	19 2f       	mov	r17, r25
    1652:	2f 81       	ldd	r18, Y+7	; 0x07
    1654:	38 85       	ldd	r19, Y+8	; 0x08
    1656:	4b 2f       	mov	r20, r27
    1658:	5a 2f       	mov	r21, r26
    165a:	6f 2f       	mov	r22, r31
    165c:	7e 2f       	mov	r23, r30
    165e:	89 85       	ldd	r24, Y+9	; 0x09
    1660:	9a 85       	ldd	r25, Y+10	; 0x0a
    1662:	0e 94 0f 13 	call	0x261e	; 0x261e <__adddi3>
    1666:	3f 51       	subi	r19, 0x1F	; 31
    1668:	4a 40       	sbci	r20, 0x0A	; 10
    166a:	5a 4f       	sbci	r21, 0xFA	; 250
    166c:	6f 4f       	sbci	r22, 0xFF	; 255
    166e:	7f 4f       	sbci	r23, 0xFF	; 255
    1670:	8f 4f       	sbci	r24, 0xFF	; 255
    1672:	9f 4f       	sbci	r25, 0xFF	; 255
    1674:	08 c0       	rjmp	.+16     	; 0x1686 <set_freq+0x226>
	else
		dds_clk = int_ref * dds_mult;														// For external reference use uncorrected DDS clock	
    1676:	20 e0       	ldi	r18, 0x00	; 0
    1678:	31 ee       	ldi	r19, 0xE1	; 225
    167a:	45 ef       	ldi	r20, 0xF5	; 245
    167c:	55 e0       	ldi	r21, 0x05	; 5
    167e:	60 e0       	ldi	r22, 0x00	; 0
    1680:	70 e0       	ldi	r23, 0x00	; 0
    1682:	80 e0       	ldi	r24, 0x00	; 0
    1684:	90 e0       	ldi	r25, 0x00	; 0
	
	uint32_t dds_tunewd = lroundf( ( f_dds / dds_clk ) * pow2(32) );						// Determine DDS tune word
    1686:	0e 94 83 10 	call	0x2106	; 0x2106 <__floatundisf>
    168a:	9b 01       	movw	r18, r22
    168c:	ac 01       	movw	r20, r24
    168e:	c3 01       	movw	r24, r6
    1690:	b2 01       	movw	r22, r4
    1692:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__divsf3>
    1696:	20 e0       	ldi	r18, 0x00	; 0
    1698:	30 e0       	ldi	r19, 0x00	; 0
    169a:	40 e8       	ldi	r20, 0x80	; 128
    169c:	5f e4       	ldi	r21, 0x4F	; 79
    169e:	0e 94 6e 11 	call	0x22dc	; 0x22dc <__mulsf3>
    16a2:	0e 94 3b 11 	call	0x2276	; 0x2276 <lround>
		
	dds_write_tunewd(dds_tunewd);															// Write result to DDS chip
    16a6:	0e 94 99 01 	call	0x332	; 0x332 <dds_write_tunewd>
	mpll_write_params(n_div, prescaler, rf_div);											// Write result to main PLL chip
    16aa:	4b 85       	ldd	r20, Y+11	; 0x0b
    16ac:	6e 81       	ldd	r22, Y+6	; 0x06
    16ae:	c1 01       	movw	r24, r2
    16b0:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <mpll_write_params>
	
	uint8_t hfiltnumber = 0;
	while( new_freq > hfilt_range_end[hfiltnumber] )										// Determine harmonic filter to be switched into the signal path for the set frequency
    16b4:	29 81       	ldd	r18, Y+1	; 0x01
    16b6:	3a 81       	ldd	r19, Y+2	; 0x02
    16b8:	4b 81       	ldd	r20, Y+3	; 0x03
    16ba:	5c 81       	ldd	r21, Y+4	; 0x04
    16bc:	68 2d       	mov	r22, r8
    16be:	7d 81       	ldd	r23, Y+5	; 0x05
    16c0:	8c 85       	ldd	r24, Y+12	; 0x0c
    16c2:	99 2d       	mov	r25, r9
    16c4:	21 15       	cp	r18, r1
    16c6:	07 e8       	ldi	r16, 0x87	; 135
    16c8:	30 07       	cpc	r19, r16
    16ca:	03 e9       	ldi	r16, 0x93	; 147
    16cc:	40 07       	cpc	r20, r16
    16ce:	03 e0       	ldi	r16, 0x03	; 3
    16d0:	50 07       	cpc	r21, r16
    16d2:	61 05       	cpc	r22, r1
    16d4:	71 05       	cpc	r23, r1
    16d6:	81 05       	cpc	r24, r1
    16d8:	91 05       	cpc	r25, r1
    16da:	31 f1       	breq	.+76     	; 0x1728 <set_freq+0x2c8>
    16dc:	28 f1       	brcs	.+74     	; 0x1728 <set_freq+0x2c8>
    16de:	a0 e0       	ldi	r26, 0x00	; 0
    16e0:	b2 2f       	mov	r27, r18
    16e2:	74 2e       	mov	r7, r20
    16e4:	65 2e       	mov	r6, r21
    16e6:	57 2e       	mov	r5, r23
		hfiltnumber++;
    16e8:	af 5f       	subi	r26, 0xFF	; 255
		
	dds_write_tunewd(dds_tunewd);															// Write result to DDS chip
	mpll_write_params(n_div, prescaler, rf_div);											// Write result to main PLL chip
	
	uint8_t hfiltnumber = 0;
	while( new_freq > hfilt_range_end[hfiltnumber] )										// Determine harmonic filter to be switched into the signal path for the set frequency
    16ea:	ea 2f       	mov	r30, r26
    16ec:	f0 e0       	ldi	r31, 0x00	; 0
    16ee:	ee 0f       	add	r30, r30
    16f0:	ff 1f       	adc	r31, r31
    16f2:	ee 0f       	add	r30, r30
    16f4:	ff 1f       	adc	r31, r31
    16f6:	ee 0f       	add	r30, r30
    16f8:	ff 1f       	adc	r31, r31
    16fa:	ea 5d       	subi	r30, 0xDA	; 218
    16fc:	f1 49       	sbci	r31, 0x91	; 145
    16fe:	a0 80       	ld	r10, Z
    1700:	b1 80       	ldd	r11, Z+1	; 0x01
    1702:	c2 80       	ldd	r12, Z+2	; 0x02
    1704:	d3 80       	ldd	r13, Z+3	; 0x03
    1706:	e4 80       	ldd	r14, Z+4	; 0x04
    1708:	f5 80       	ldd	r15, Z+5	; 0x05
    170a:	06 81       	ldd	r16, Z+6	; 0x06
    170c:	17 81       	ldd	r17, Z+7	; 0x07
    170e:	2b 2f       	mov	r18, r27
    1710:	3a 81       	ldd	r19, Y+2	; 0x02
    1712:	47 2d       	mov	r20, r7
    1714:	56 2d       	mov	r21, r6
    1716:	68 2d       	mov	r22, r8
    1718:	75 2d       	mov	r23, r5
    171a:	8c 85       	ldd	r24, Y+12	; 0x0c
    171c:	99 2d       	mov	r25, r9
    171e:	0e 94 21 13 	call	0x2642	; 0x2642 <__cmpdi2>
    1722:	09 f0       	breq	.+2      	; 0x1726 <set_freq+0x2c6>
    1724:	08 f7       	brcc	.-62     	; 0x16e8 <set_freq+0x288>
    1726:	01 c0       	rjmp	.+2      	; 0x172a <set_freq+0x2ca>
	uint32_t dds_tunewd = lroundf( ( f_dds / dds_clk ) * pow2(32) );						// Determine DDS tune word
		
	dds_write_tunewd(dds_tunewd);															// Write result to DDS chip
	mpll_write_params(n_div, prescaler, rf_div);											// Write result to main PLL chip
	
	uint8_t hfiltnumber = 0;
    1728:	a0 e0       	ldi	r26, 0x00	; 0
	while( new_freq > hfilt_range_end[hfiltnumber] )										// Determine harmonic filter to be switched into the signal path for the set frequency
		hfiltnumber++;
	set_hfilter(hfiltnumber);																// Switch harmonic filter
    172a:	8a 2f       	mov	r24, r26
    172c:	0e 94 56 02 	call	0x4ac	; 0x4ac <set_hfilter>
	set_level(output_level);																// Re-set output level to update level correction for new frequency
    1730:	80 91 ef 28 	lds	r24, 0x28EF	; 0x8028ef <output_level>
    1734:	90 91 f0 28 	lds	r25, 0x28F0	; 0x8028f0 <output_level+0x1>
    1738:	0e 94 ad 08 	call	0x115a	; 0x115a <set_level>
}
    173c:	2c 96       	adiw	r28, 0x0c	; 12
    173e:	cd bf       	out	0x3d, r28	; 61
    1740:	de bf       	out	0x3e, r29	; 62
    1742:	df 91       	pop	r29
    1744:	cf 91       	pop	r28
    1746:	1f 91       	pop	r17
    1748:	0f 91       	pop	r16
    174a:	ff 90       	pop	r15
    174c:	ef 90       	pop	r14
    174e:	df 90       	pop	r13
    1750:	cf 90       	pop	r12
    1752:	bf 90       	pop	r11
    1754:	af 90       	pop	r10
    1756:	9f 90       	pop	r9
    1758:	8f 90       	pop	r8
    175a:	7f 90       	pop	r7
    175c:	6f 90       	pop	r6
    175e:	5f 90       	pop	r5
    1760:	4f 90       	pop	r4
    1762:	3f 90       	pop	r3
    1764:	2f 90       	pop	r2
    1766:	08 95       	ret

00001768 <get_errcode>:
*/

uint8_t get_errcode(void)																	// Read errors from status bitfield and generate 8-bit error code
{
	uint8_t errcode = 0;
	errcode |= (!!status.mpll_unlock<<0) | (!!status.refpll_unlock<<1) | (!!status.alc_unlvld<<2) | (!!status.arg_range<<3);
    1768:	20 91 f2 28 	lds	r18, 0x28F2	; 0x8028f2 <status>
    176c:	23 fb       	bst	r18, 3
    176e:	88 27       	eor	r24, r24
    1770:	80 f9       	bld	r24, 0
    1772:	90 e0       	ldi	r25, 0x00	; 0
    1774:	20 91 f2 28 	lds	r18, 0x28F2	; 0x8028f2 <status>
    1778:	22 fd       	sbrc	r18, 2
    177a:	03 c0       	rjmp	.+6      	; 0x1782 <get_errcode+0x1a>
    177c:	20 e0       	ldi	r18, 0x00	; 0
    177e:	30 e0       	ldi	r19, 0x00	; 0
    1780:	02 c0       	rjmp	.+4      	; 0x1786 <get_errcode+0x1e>
    1782:	22 e0       	ldi	r18, 0x02	; 2
    1784:	30 e0       	ldi	r19, 0x00	; 0
    1786:	82 2b       	or	r24, r18
    1788:	93 2b       	or	r25, r19
    178a:	20 91 f2 28 	lds	r18, 0x28F2	; 0x8028f2 <status>
    178e:	24 fd       	sbrc	r18, 4
    1790:	03 c0       	rjmp	.+6      	; 0x1798 <get_errcode+0x30>
    1792:	20 e0       	ldi	r18, 0x00	; 0
    1794:	30 e0       	ldi	r19, 0x00	; 0
    1796:	02 c0       	rjmp	.+4      	; 0x179c <get_errcode+0x34>
    1798:	24 e0       	ldi	r18, 0x04	; 4
    179a:	30 e0       	ldi	r19, 0x00	; 0
    179c:	82 2b       	or	r24, r18
    179e:	93 2b       	or	r25, r19
    17a0:	20 91 f2 28 	lds	r18, 0x28F2	; 0x8028f2 <status>
    17a4:	25 fd       	sbrc	r18, 5
    17a6:	02 c0       	rjmp	.+4      	; 0x17ac <get_errcode+0x44>
    17a8:	20 e0       	ldi	r18, 0x00	; 0
    17aa:	01 c0       	rjmp	.+2      	; 0x17ae <get_errcode+0x46>
    17ac:	28 e0       	ldi	r18, 0x08	; 8
	return errcode;
}
    17ae:	82 2b       	or	r24, r18
    17b0:	08 95       	ret

000017b2 <selftest>:


void selftest(void)																			// Check for error condition, update globals and flash status LEDs
{
	status.refpll_unlock = get_refpll_unlk();	
    17b2:	0e 94 88 02 	call	0x510	; 0x510 <get_refpll_unlk>
    17b6:	90 91 f2 28 	lds	r25, 0x28F2	; 0x8028f2 <status>
    17ba:	80 fb       	bst	r24, 0
    17bc:	92 f9       	bld	r25, 2
    17be:	90 93 f2 28 	sts	0x28F2, r25	; 0x8028f2 <status>
	status.mpll_unlock = get_mpll_unlk();
    17c2:	0e 94 8f 02 	call	0x51e	; 0x51e <get_mpll_unlk>
    17c6:	90 91 f2 28 	lds	r25, 0x28F2	; 0x8028f2 <status>
    17ca:	80 fb       	bst	r24, 0
    17cc:	93 f9       	bld	r25, 3
    17ce:	90 93 f2 28 	sts	0x28F2, r25	; 0x8028f2 <status>
	status.alc_unlvld = get_alc_unlvld();
    17d2:	0e 94 97 02 	call	0x52e	; 0x52e <get_alc_unlvld>
    17d6:	90 91 f2 28 	lds	r25, 0x28F2	; 0x8028f2 <status>
    17da:	80 fb       	bst	r24, 0
    17dc:	94 f9       	bld	r25, 4
    17de:	90 93 f2 28 	sts	0x28F2, r25	; 0x8028f2 <status>
	if(get_errcode())
    17e2:	0e 94 b4 0b 	call	0x1768	; 0x1768 <get_errcode>
    17e6:	88 23       	and	r24, r24
    17e8:	61 f0       	breq	.+24     	; 0x1802 <selftest+0x50>
	{
		status.err = TRUE;
    17ea:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
    17ee:	82 60       	ori	r24, 0x02	; 2
    17f0:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
		set_stsled_1(ON);
    17f4:	81 e0       	ldi	r24, 0x01	; 1
    17f6:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <set_stsled_1>
		set_fpled_err(TRUE);
    17fa:	81 e0       	ldi	r24, 0x01	; 1
    17fc:	0e 94 78 02 	call	0x4f0	; 0x4f0 <set_fpled_err>
    1800:	0b c0       	rjmp	.+22     	; 0x1818 <selftest+0x66>
	}
	else
	{
		status.err = FALSE;
    1802:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
    1806:	8d 7f       	andi	r24, 0xFD	; 253
    1808:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
		set_stsled_1(OFF);
    180c:	80 e0       	ldi	r24, 0x00	; 0
    180e:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <set_stsled_1>
		set_fpled_err(FALSE);
    1812:	80 e0       	ldi	r24, 0x00	; 0
    1814:	0e 94 78 02 	call	0x4f0	; 0x4f0 <set_fpled_err>
	}
	static uint16_t count;																	// Toggle status LED 2 during operation
	count++;
    1818:	80 91 0a 28 	lds	r24, 0x280A	; 0x80280a <count.3482>
    181c:	90 91 0b 28 	lds	r25, 0x280B	; 0x80280b <count.3482+0x1>
    1820:	01 96       	adiw	r24, 0x01	; 1
    1822:	80 93 0a 28 	sts	0x280A, r24	; 0x80280a <count.3482>
    1826:	90 93 0b 28 	sts	0x280B, r25	; 0x80280b <count.3482+0x1>
	if(count >= 1024)
    182a:	81 15       	cp	r24, r1
    182c:	94 40       	sbci	r25, 0x04	; 4
    182e:	30 f0       	brcs	.+12     	; 0x183c <selftest+0x8a>
	{
		toggle_stsled_2();
    1830:	0e 94 74 02 	call	0x4e8	; 0x4e8 <toggle_stsled_2>
		count = 0;
    1834:	10 92 0a 28 	sts	0x280A, r1	; 0x80280a <count.3482>
    1838:	10 92 0b 28 	sts	0x280B, r1	; 0x80280b <count.3482+0x1>
    183c:	08 95       	ret

0000183e <save_setup>:
	ref_mult = 10;																			// Reference multiplier set up for 10 MHz reference frequency
}


void save_setup(uint8_t mem)																// Save current setup (output frequency, output level, reference status) to memory mem in EEPROM
{
    183e:	6f 92       	push	r6
    1840:	7f 92       	push	r7
    1842:	8f 92       	push	r8
    1844:	9f 92       	push	r9
    1846:	af 92       	push	r10
    1848:	bf 92       	push	r11
    184a:	cf 92       	push	r12
    184c:	df 92       	push	r13
    184e:	ef 92       	push	r14
    1850:	ff 92       	push	r15
    1852:	0f 93       	push	r16
    1854:	1f 93       	push	r17
    1856:	cf 93       	push	r28
    1858:	df 93       	push	r29
    185a:	cd b7       	in	r28, 0x3d	; 61
    185c:	de b7       	in	r29, 0x3e	; 62
    185e:	28 97       	sbiw	r28, 0x08	; 8
    1860:	cd bf       	out	0x3d, r28	; 61
    1862:	de bf       	out	0x3e, r29	; 62
	convert64to16 freq_buf;
	freq_buf.i64 = frequency;
    1864:	e0 91 e7 28 	lds	r30, 0x28E7	; 0x8028e7 <frequency>
    1868:	70 91 e8 28 	lds	r23, 0x28E8	; 0x8028e8 <frequency+0x1>
    186c:	60 91 e9 28 	lds	r22, 0x28E9	; 0x8028e9 <frequency+0x2>
    1870:	50 91 ea 28 	lds	r21, 0x28EA	; 0x8028ea <frequency+0x3>
    1874:	40 91 eb 28 	lds	r20, 0x28EB	; 0x8028eb <frequency+0x4>
    1878:	30 91 ec 28 	lds	r19, 0x28EC	; 0x8028ec <frequency+0x5>
    187c:	20 91 ed 28 	lds	r18, 0x28ED	; 0x8028ed <frequency+0x6>
    1880:	90 91 ee 28 	lds	r25, 0x28EE	; 0x8028ee <frequency+0x7>
    1884:	e9 83       	std	Y+1, r30	; 0x01
    1886:	7a 83       	std	Y+2, r23	; 0x02
    1888:	6b 83       	std	Y+3, r22	; 0x03
    188a:	5c 83       	std	Y+4, r21	; 0x04
    188c:	4d 83       	std	Y+5, r20	; 0x05
    188e:	3e 83       	std	Y+6, r19	; 0x06
    1890:	2f 83       	std	Y+7, r18	; 0x07
    1892:	98 87       	std	Y+8, r25	; 0x08
    1894:	9e 01       	movw	r18, r28
    1896:	2f 5f       	subi	r18, 0xFF	; 255
    1898:	3f 4f       	sbci	r19, 0xFF	; 255
    189a:	79 01       	movw	r14, r18
    189c:	08 2f       	mov	r16, r24
    189e:	10 e0       	ldi	r17, 0x00	; 0
    18a0:	00 0f       	add	r16, r16
    18a2:	11 1f       	adc	r17, r17
    18a4:	00 0f       	add	r16, r16
    18a6:	11 1f       	adc	r17, r17
    18a8:	00 0f       	add	r16, r16
    18aa:	11 1f       	adc	r17, r17
    18ac:	04 5c       	subi	r16, 0xC4	; 196
    18ae:	1f 4f       	sbci	r17, 0xFF	; 255
    18b0:	4e 01       	movw	r8, r28
    18b2:	39 e0       	ldi	r19, 0x09	; 9
    18b4:	83 0e       	add	r8, r19
    18b6:	91 1c       	adc	r9, r1
	for(uint8_t i = 0; i<=3; i++)
		eeprom_update_word(freq_stor[mem] + i, freq_buf.nibble16[i]);						// Store frequency in EEPORM
    18b8:	a8 2e       	mov	r10, r24
    18ba:	b1 2c       	mov	r11, r1
    18bc:	f7 01       	movw	r30, r14
    18be:	61 91       	ld	r22, Z+
    18c0:	71 91       	ld	r23, Z+
    18c2:	7f 01       	movw	r14, r30
    18c4:	c8 01       	movw	r24, r16
    18c6:	0e 94 3d 16 	call	0x2c7a	; 0x2c7a <eeprom_update_word>
    18ca:	0e 5f       	subi	r16, 0xFE	; 254
    18cc:	1f 4f       	sbci	r17, 0xFF	; 255

void save_setup(uint8_t mem)																// Save current setup (output frequency, output level, reference status) to memory mem in EEPROM
{
	convert64to16 freq_buf;
	freq_buf.i64 = frequency;
	for(uint8_t i = 0; i<=3; i++)
    18ce:	e8 14       	cp	r14, r8
    18d0:	f9 04       	cpc	r15, r9
    18d2:	a1 f7       	brne	.-24     	; 0x18bc <save_setup+0x7e>
		eeprom_update_word(freq_stor[mem] + i, freq_buf.nibble16[i]);						// Store frequency in EEPORM
	eeprom_update_word(&level_stor[mem], output_level);										// Store output level in EEPROM
    18d4:	60 91 ef 28 	lds	r22, 0x28EF	; 0x8028ef <output_level>
    18d8:	70 91 f0 28 	lds	r23, 0x28F0	; 0x8028f0 <output_level+0x1>
    18dc:	85 01       	movw	r16, r10
    18de:	00 0f       	add	r16, r16
    18e0:	11 1f       	adc	r17, r17
    18e2:	c8 01       	movw	r24, r16
    18e4:	88 5d       	subi	r24, 0xD8	; 216
    18e6:	9f 4f       	sbci	r25, 0xFF	; 255
    18e8:	0e 94 3d 16 	call	0x2c7a	; 0x2c7a <eeprom_update_word>
	eeprom_update_word(&refsts_stor[mem], ~(!!status.extref));								// Store reference status in EEPROM
    18ec:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
    18f0:	80 fb       	bst	r24, 0
    18f2:	66 24       	eor	r6, r6
    18f4:	60 f8       	bld	r6, 0
    18f6:	71 2c       	mov	r7, r1
    18f8:	b3 01       	movw	r22, r6
    18fa:	60 95       	com	r22
    18fc:	70 95       	com	r23
    18fe:	c8 01       	movw	r24, r16
    1900:	8c 5e       	subi	r24, 0xEC	; 236
    1902:	9f 4f       	sbci	r25, 0xFF	; 255
    1904:	0e 94 3d 16 	call	0x2c7a	; 0x2c7a <eeprom_update_word>
	eeprom_update_word(&refmult_stor[mem], ref_mult);										// Store reference multiplier
    1908:	60 91 f1 28 	lds	r22, 0x28F1	; 0x8028f1 <ref_mult>
    190c:	70 e0       	ldi	r23, 0x00	; 0
    190e:	c8 01       	movw	r24, r16
    1910:	80 50       	subi	r24, 0x00	; 0
    1912:	90 40       	sbci	r25, 0x00	; 0
    1914:	0e 94 3d 16 	call	0x2c7a	; 0x2c7a <eeprom_update_word>
}
    1918:	28 96       	adiw	r28, 0x08	; 8
    191a:	cd bf       	out	0x3d, r28	; 61
    191c:	de bf       	out	0x3e, r29	; 62
    191e:	df 91       	pop	r29
    1920:	cf 91       	pop	r28
    1922:	1f 91       	pop	r17
    1924:	0f 91       	pop	r16
    1926:	ff 90       	pop	r15
    1928:	ef 90       	pop	r14
    192a:	df 90       	pop	r13
    192c:	cf 90       	pop	r12
    192e:	bf 90       	pop	r11
    1930:	af 90       	pop	r10
    1932:	9f 90       	pop	r9
    1934:	8f 90       	pop	r8
    1936:	7f 90       	pop	r7
    1938:	6f 90       	pop	r6
    193a:	08 95       	ret

0000193c <recall_setup>:


void recall_setup(uint8_t mem)																// Recall setup (output frequency, output level, reference status) from memory mem in EEPROM
{
    193c:	8f 92       	push	r8
    193e:	9f 92       	push	r9
    1940:	af 92       	push	r10
    1942:	bf 92       	push	r11
    1944:	cf 92       	push	r12
    1946:	df 92       	push	r13
    1948:	ef 92       	push	r14
    194a:	ff 92       	push	r15
    194c:	0f 93       	push	r16
    194e:	1f 93       	push	r17
    1950:	cf 93       	push	r28
    1952:	df 93       	push	r29
    1954:	cd b7       	in	r28, 0x3d	; 61
    1956:	de b7       	in	r29, 0x3e	; 62
    1958:	28 97       	sbiw	r28, 0x08	; 8
    195a:	cd bf       	out	0x3d, r28	; 61
    195c:	de bf       	out	0x3e, r29	; 62
    195e:	08 2f       	mov	r16, r24
    1960:	10 e0       	ldi	r17, 0x00	; 0
    1962:	00 0f       	add	r16, r16
    1964:	11 1f       	adc	r17, r17
    1966:	00 0f       	add	r16, r16
    1968:	11 1f       	adc	r17, r17
    196a:	00 0f       	add	r16, r16
    196c:	11 1f       	adc	r17, r17
    196e:	04 5c       	subi	r16, 0xC4	; 196
    1970:	1f 4f       	sbci	r17, 0xFF	; 255
    1972:	9e 01       	movw	r18, r28
    1974:	2f 5f       	subi	r18, 0xFF	; 255
    1976:	3f 4f       	sbci	r19, 0xFF	; 255
    1978:	79 01       	movw	r14, r18
    197a:	4e 01       	movw	r8, r28
    197c:	39 e0       	ldi	r19, 0x09	; 9
    197e:	83 0e       	add	r8, r19
    1980:	91 1c       	adc	r9, r1
	convert64to16 freq_buf;
	int16_t level_buf;
	uint8_t extref_buf;
	uint8_t refmult_buf;
	for(uint8_t i = 0; i<=3; i++)
		freq_buf.nibble16[i] = eeprom_read_word(freq_stor[mem] + i);						// Read frequency from EEPROM
    1982:	a8 2e       	mov	r10, r24
    1984:	b1 2c       	mov	r11, r1
    1986:	c8 01       	movw	r24, r16
    1988:	0e 94 38 16 	call	0x2c70	; 0x2c70 <eeprom_read_word>
    198c:	f7 01       	movw	r30, r14
    198e:	81 93       	st	Z+, r24
    1990:	91 93       	st	Z+, r25
    1992:	7f 01       	movw	r14, r30
    1994:	0e 5f       	subi	r16, 0xFE	; 254
    1996:	1f 4f       	sbci	r17, 0xFF	; 255
{
	convert64to16 freq_buf;
	int16_t level_buf;
	uint8_t extref_buf;
	uint8_t refmult_buf;
	for(uint8_t i = 0; i<=3; i++)
    1998:	e8 15       	cp	r30, r8
    199a:	f9 05       	cpc	r31, r9
    199c:	a1 f7       	brne	.-24     	; 0x1986 <recall_setup+0x4a>
		freq_buf.nibble16[i] = eeprom_read_word(freq_stor[mem] + i);						// Read frequency from EEPROM
	level_buf = eeprom_read_word(&level_stor[mem]);											// Read output level from EEPROM
    199e:	85 01       	movw	r16, r10
    19a0:	00 0f       	add	r16, r16
    19a2:	11 1f       	adc	r17, r17
    19a4:	c8 01       	movw	r24, r16
    19a6:	88 5d       	subi	r24, 0xD8	; 216
    19a8:	9f 4f       	sbci	r25, 0xFF	; 255
    19aa:	0e 94 38 16 	call	0x2c70	; 0x2c70 <eeprom_read_word>
    19ae:	7c 01       	movw	r14, r24
	extref_buf = !!( ~eeprom_read_word(&refsts_stor[mem]) );								// Read reference status from EEPROM
    19b0:	c8 01       	movw	r24, r16
    19b2:	8c 5e       	subi	r24, 0xEC	; 236
    19b4:	9f 4f       	sbci	r25, 0xFF	; 255
    19b6:	0e 94 38 16 	call	0x2c70	; 0x2c70 <eeprom_read_word>
    19ba:	6c 01       	movw	r12, r24
	refmult_buf = eeprom_read_word(&refmult_stor[mem]);										// Read reference multiplier from EEPROM
    19bc:	c8 01       	movw	r24, r16
    19be:	80 50       	subi	r24, 0x00	; 0
    19c0:	90 40       	sbci	r25, 0x00	; 0
    19c2:	0e 94 38 16 	call	0x2c70	; 0x2c70 <eeprom_read_word>
    19c6:	98 2e       	mov	r9, r24
	if( freq_buf.i64 > MAX_FREQ || freq_buf.i64 < MIN_FREQ || level_buf > MAX_LEV || level_buf < MIN_LEV || refmult_buf < MIN_REFMULT ) // Are frequency or output level data read from EEPROM out of permissible range?
    19c8:	a9 80       	ldd	r10, Y+1	; 0x01
    19ca:	ba 80       	ldd	r11, Y+2	; 0x02
    19cc:	0b 81       	ldd	r16, Y+3	; 0x03
    19ce:	1c 81       	ldd	r17, Y+4	; 0x04
    19d0:	bd 81       	ldd	r27, Y+5	; 0x05
    19d2:	ae 81       	ldd	r26, Y+6	; 0x06
    19d4:	ff 81       	ldd	r31, Y+7	; 0x07
    19d6:	88 84       	ldd	r8, Y+8	; 0x08
    19d8:	2a 2d       	mov	r18, r10
    19da:	3b 2d       	mov	r19, r11
    19dc:	40 2f       	mov	r20, r16
    19de:	51 2f       	mov	r21, r17
    19e0:	6b 2f       	mov	r22, r27
    19e2:	7a 2f       	mov	r23, r26
    19e4:	8f 2f       	mov	r24, r31
    19e6:	98 2d       	mov	r25, r8
    19e8:	20 5c       	subi	r18, 0xC0	; 192
    19ea:	3e 40       	sbci	r19, 0x0E	; 14
    19ec:	46 41       	sbci	r20, 0x16	; 22
    19ee:	52 40       	sbci	r21, 0x02	; 2
    19f0:	61 09       	sbc	r22, r1
    19f2:	71 09       	sbc	r23, r1
    19f4:	81 09       	sbc	r24, r1
    19f6:	91 09       	sbc	r25, r1
    19f8:	20 34       	cpi	r18, 0x40	; 64
    19fa:	3d 49       	sbci	r19, 0x9D	; 157
    19fc:	4c 42       	sbci	r20, 0x2C	; 44
    19fe:	54 40       	sbci	r21, 0x04	; 4
    1a00:	61 40       	sbci	r22, 0x01	; 1
    1a02:	71 05       	cpc	r23, r1
    1a04:	81 05       	cpc	r24, r1
    1a06:	91 05       	cpc	r25, r1
    1a08:	09 f0       	breq	.+2      	; 0x1a0c <recall_setup+0xd0>
    1a0a:	60 f4       	brcc	.+24     	; 0x1a24 <recall_setup+0xe8>
    1a0c:	25 e6       	ldi	r18, 0x65	; 101
    1a0e:	e2 16       	cp	r14, r18
    1a10:	f1 04       	cpc	r15, r1
    1a12:	44 f4       	brge	.+16     	; 0x1a24 <recall_setup+0xe8>
    1a14:	3e e3       	ldi	r19, 0x3E	; 62
    1a16:	e3 16       	cp	r14, r19
    1a18:	3e ef       	ldi	r19, 0xFE	; 254
    1a1a:	f3 06       	cpc	r15, r19
    1a1c:	1c f0       	brlt	.+6      	; 0x1a24 <recall_setup+0xe8>
    1a1e:	89 e0       	ldi	r24, 0x09	; 9
    1a20:	89 15       	cp	r24, r9
    1a22:	10 f1       	brcs	.+68     	; 0x1a68 <recall_setup+0x12c>
} convert64to16;


static void default_setup(void)																// Recall default setup: 1 GHz, -20 dBm, internal reference
{	
	frequency = 1000000000;																	// Default frequency 1 GHz
    1a24:	10 92 e7 28 	sts	0x28E7, r1	; 0x8028e7 <frequency>
    1a28:	8a ec       	ldi	r24, 0xCA	; 202
    1a2a:	80 93 e8 28 	sts	0x28E8, r24	; 0x8028e8 <frequency+0x1>
    1a2e:	8a e9       	ldi	r24, 0x9A	; 154
    1a30:	80 93 e9 28 	sts	0x28E9, r24	; 0x8028e9 <frequency+0x2>
    1a34:	8b e3       	ldi	r24, 0x3B	; 59
    1a36:	80 93 ea 28 	sts	0x28EA, r24	; 0x8028ea <frequency+0x3>
    1a3a:	10 92 eb 28 	sts	0x28EB, r1	; 0x8028eb <frequency+0x4>
    1a3e:	10 92 ec 28 	sts	0x28EC, r1	; 0x8028ec <frequency+0x5>
    1a42:	10 92 ed 28 	sts	0x28ED, r1	; 0x8028ed <frequency+0x6>
    1a46:	10 92 ee 28 	sts	0x28EE, r1	; 0x8028ee <frequency+0x7>
	output_level = -200;																	// Default output level -20 dBm
    1a4a:	88 e3       	ldi	r24, 0x38	; 56
    1a4c:	9f ef       	ldi	r25, 0xFF	; 255
    1a4e:	80 93 ef 28 	sts	0x28EF, r24	; 0x8028ef <output_level>
    1a52:	90 93 f0 28 	sts	0x28F0, r25	; 0x8028f0 <output_level+0x1>
	status.extref = FALSE;																	// Default reference mode: internal
    1a56:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
    1a5a:	8e 7f       	andi	r24, 0xFE	; 254
    1a5c:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
	ref_mult = 10;																			// Reference multiplier set up for 10 MHz reference frequency
    1a60:	8a e0       	ldi	r24, 0x0A	; 10
    1a62:	80 93 f1 28 	sts	0x28F1, r24	; 0x8028f1 <ref_mult>
    1a66:	21 c0       	rjmp	.+66     	; 0x1aaa <recall_setup+0x16e>
	refmult_buf = eeprom_read_word(&refmult_stor[mem]);										// Read reference multiplier from EEPROM
	if( freq_buf.i64 > MAX_FREQ || freq_buf.i64 < MIN_FREQ || level_buf > MAX_LEV || level_buf < MIN_LEV || refmult_buf < MIN_REFMULT ) // Are frequency or output level data read from EEPROM out of permissible range?
		default_setup();																	// Then use default values
	else
	{
		frequency = freq_buf.i64;
    1a68:	a0 92 e7 28 	sts	0x28E7, r10	; 0x8028e7 <frequency>
    1a6c:	b0 92 e8 28 	sts	0x28E8, r11	; 0x8028e8 <frequency+0x1>
    1a70:	00 93 e9 28 	sts	0x28E9, r16	; 0x8028e9 <frequency+0x2>
    1a74:	10 93 ea 28 	sts	0x28EA, r17	; 0x8028ea <frequency+0x3>
    1a78:	b0 93 eb 28 	sts	0x28EB, r27	; 0x8028eb <frequency+0x4>
    1a7c:	a0 93 ec 28 	sts	0x28EC, r26	; 0x8028ec <frequency+0x5>
    1a80:	f0 93 ed 28 	sts	0x28ED, r31	; 0x8028ed <frequency+0x6>
    1a84:	80 92 ee 28 	sts	0x28EE, r8	; 0x8028ee <frequency+0x7>
		output_level = level_buf;
    1a88:	e0 92 ef 28 	sts	0x28EF, r14	; 0x8028ef <output_level>
    1a8c:	f0 92 f0 28 	sts	0x28F0, r15	; 0x8028f0 <output_level+0x1>
	uint8_t extref_buf;
	uint8_t refmult_buf;
	for(uint8_t i = 0; i<=3; i++)
		freq_buf.nibble16[i] = eeprom_read_word(freq_stor[mem] + i);						// Read frequency from EEPROM
	level_buf = eeprom_read_word(&level_stor[mem]);											// Read output level from EEPROM
	extref_buf = !!( ~eeprom_read_word(&refsts_stor[mem]) );								// Read reference status from EEPROM
    1a90:	91 e0       	ldi	r25, 0x01	; 1
    1a92:	cd 20       	and	r12, r13
    1a94:	c0 94       	com	r12
    1a96:	09 f4       	brne	.+2      	; 0x1a9a <recall_setup+0x15e>
    1a98:	90 e0       	ldi	r25, 0x00	; 0
		default_setup();																	// Then use default values
	else
	{
		frequency = freq_buf.i64;
		output_level = level_buf;
		status.extref = extref_buf;
    1a9a:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
    1a9e:	90 fb       	bst	r25, 0
    1aa0:	80 f9       	bld	r24, 0
    1aa2:	80 93 f2 28 	sts	0x28F2, r24	; 0x8028f2 <status>
		ref_mult = refmult_buf;
    1aa6:	90 92 f1 28 	sts	0x28F1, r9	; 0x8028f1 <ref_mult>
	}
	set_ref(status.extref);																	// Set external/internal reference; this also writes ref_mult to reference PLL chip
    1aaa:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <status>
    1aae:	81 70       	andi	r24, 0x01	; 1
    1ab0:	0e 94 27 02 	call	0x44e	; 0x44e <set_ref>
	set_freq(frequency);																	// Set output frequency; this also sets level appropriate to output_level
    1ab4:	20 91 e7 28 	lds	r18, 0x28E7	; 0x8028e7 <frequency>
    1ab8:	30 91 e8 28 	lds	r19, 0x28E8	; 0x8028e8 <frequency+0x1>
    1abc:	40 91 e9 28 	lds	r20, 0x28E9	; 0x8028e9 <frequency+0x2>
    1ac0:	50 91 ea 28 	lds	r21, 0x28EA	; 0x8028ea <frequency+0x3>
    1ac4:	60 91 eb 28 	lds	r22, 0x28EB	; 0x8028eb <frequency+0x4>
    1ac8:	70 91 ec 28 	lds	r23, 0x28EC	; 0x8028ec <frequency+0x5>
    1acc:	80 91 ed 28 	lds	r24, 0x28ED	; 0x8028ed <frequency+0x6>
    1ad0:	90 91 ee 28 	lds	r25, 0x28EE	; 0x8028ee <frequency+0x7>
    1ad4:	0e 94 30 0a 	call	0x1460	; 0x1460 <set_freq>
    1ad8:	28 96       	adiw	r28, 0x08	; 8
    1ada:	cd bf       	out	0x3d, r28	; 61
    1adc:	de bf       	out	0x3e, r29	; 62
    1ade:	df 91       	pop	r29
    1ae0:	cf 91       	pop	r28
    1ae2:	1f 91       	pop	r17
    1ae4:	0f 91       	pop	r16
    1ae6:	ff 90       	pop	r15
    1ae8:	ef 90       	pop	r14
    1aea:	df 90       	pop	r13
    1aec:	cf 90       	pop	r12
    1aee:	bf 90       	pop	r11
    1af0:	af 90       	pop	r10
    1af2:	9f 90       	pop	r9
    1af4:	8f 90       	pop	r8
    1af6:	08 95       	ret

00001af8 <buffer_put>:

static volatile Buffer_t rx_buffer, tx_buffer = {{}, 0, 0};									// Define and initialize receive and transmit FIFO buffers for the UART connected to the USB bridge


static uint8_t buffer_put(volatile Buffer_t *buffer, char byte)								// Put one byte in FIFO buffer
{
    1af8:	fc 01       	movw	r30, r24
	if( ( buffer->read == buffer->write + 1 ) ||
    1afa:	24 ad       	ldd	r18, Z+60	; 0x3c
    1afc:	85 ad       	ldd	r24, Z+61	; 0x3d
    1afe:	30 e0       	ldi	r19, 0x00	; 0
    1b00:	90 e0       	ldi	r25, 0x00	; 0
    1b02:	01 96       	adiw	r24, 0x01	; 1
    1b04:	28 17       	cp	r18, r24
    1b06:	39 07       	cpc	r19, r25
    1b08:	a1 f0       	breq	.+40     	; 0x1b32 <buffer_put+0x3a>
	    ( buffer->read == 0 && (buffer->write + 1 == UART_BUFLEN) ) )						// Receive buffer full?
    1b0a:	84 ad       	ldd	r24, Z+60	; 0x3c
static volatile Buffer_t rx_buffer, tx_buffer = {{}, 0, 0};									// Define and initialize receive and transmit FIFO buffers for the UART connected to the USB bridge


static uint8_t buffer_put(volatile Buffer_t *buffer, char byte)								// Put one byte in FIFO buffer
{
	if( ( buffer->read == buffer->write + 1 ) ||
    1b0c:	81 11       	cpse	r24, r1
    1b0e:	03 c0       	rjmp	.+6      	; 0x1b16 <buffer_put+0x1e>
	    ( buffer->read == 0 && (buffer->write + 1 == UART_BUFLEN) ) )						// Receive buffer full?
    1b10:	95 ad       	ldd	r25, Z+61	; 0x3d
    1b12:	9b 33       	cpi	r25, 0x3B	; 59
    1b14:	89 f0       	breq	.+34     	; 0x1b38 <buffer_put+0x40>
		return FAIL;
	(*buffer).buf[buffer->write] = byte;
    1b16:	85 ad       	ldd	r24, Z+61	; 0x3d
    1b18:	df 01       	movw	r26, r30
    1b1a:	a8 0f       	add	r26, r24
    1b1c:	b1 1d       	adc	r27, r1
    1b1e:	6c 93       	st	X, r22
	(buffer->write)++;
    1b20:	85 ad       	ldd	r24, Z+61	; 0x3d
    1b22:	8f 5f       	subi	r24, 0xFF	; 255
    1b24:	85 af       	std	Z+61, r24	; 0x3d
	if( buffer->write >= UART_BUFLEN )
    1b26:	85 ad       	ldd	r24, Z+61	; 0x3d
    1b28:	8c 33       	cpi	r24, 0x3C	; 60
    1b2a:	28 f0       	brcs	.+10     	; 0x1b36 <buffer_put+0x3e>
		buffer->write = 0;
    1b2c:	15 ae       	std	Z+61, r1	; 0x3d
	return SUCCESS;
    1b2e:	81 e0       	ldi	r24, 0x01	; 1
    1b30:	08 95       	ret

static uint8_t buffer_put(volatile Buffer_t *buffer, char byte)								// Put one byte in FIFO buffer
{
	if( ( buffer->read == buffer->write + 1 ) ||
	    ( buffer->read == 0 && (buffer->write + 1 == UART_BUFLEN) ) )						// Receive buffer full?
		return FAIL;
    1b32:	80 e0       	ldi	r24, 0x00	; 0
    1b34:	08 95       	ret
	(*buffer).buf[buffer->write] = byte;
	(buffer->write)++;
	if( buffer->write >= UART_BUFLEN )
		buffer->write = 0;
	return SUCCESS;
    1b36:	81 e0       	ldi	r24, 0x01	; 1
}	
    1b38:	08 95       	ret

00001b3a <uart_init>:


void uart_init(void)
{
	// Reset USB bridge:
	PORTC.DIRSET = PIN0_bm;																	// Select USB bridge !RESET line as output
    1b3a:	e0 e4       	ldi	r30, 0x40	; 64
    1b3c:	f4 e0       	ldi	r31, 0x04	; 4
    1b3e:	81 e0       	ldi	r24, 0x01	; 1
    1b40:	81 83       	std	Z+1, r24	; 0x01
	PORTC.OUTCLR = PIN0_bm;																	// Set reset line low
    1b42:	86 83       	std	Z+6, r24	; 0x06
    1b44:	ad e8       	ldi	r26, 0x8D	; 141
    1b46:	b0 e2       	ldi	r27, 0x20	; 32
    1b48:	11 97       	sbiw	r26, 0x01	; 1
    1b4a:	f1 f7       	brne	.-4      	; 0x1b48 <uart_init+0xe>
    1b4c:	00 00       	nop
	_delay_ms(10);																			// Wait
	PORTC.OUTSET = PIN0_bm;																	// Set reset line high
    1b4e:	85 83       	std	Z+5, r24	; 0x05
	
	// USART0 configuration:
	USART0.BAUD = (uint16_t)BAUD_RATE_REG(USB_BR_BAUDRATE);									// Set USB bridge baud rate ( USART0_BAUD = (64 x f_CLK_PER)/(16 x BAUD) )
    1b50:	e0 e0       	ldi	r30, 0x00	; 0
    1b52:	f8 e0       	ldi	r31, 0x08	; 8
    1b54:	2e ee       	ldi	r18, 0xEE	; 238
    1b56:	30 e0       	ldi	r19, 0x00	; 0
    1b58:	20 87       	std	Z+8, r18	; 0x08
    1b5a:	31 87       	std	Z+9, r19	; 0x09
		
	USART0.CTRLC &= ~( USART_CMODE0_bm | USART_CMODE1_bm );									// Set UART to asynchronous mode
    1b5c:	97 81       	ldd	r25, Z+7	; 0x07
    1b5e:	9f 73       	andi	r25, 0x3F	; 63
    1b60:	97 83       	std	Z+7, r25	; 0x07
	USART0.CTRLC |=    USART_PMODE1_bm;														// Select UART even parity
    1b62:	97 81       	ldd	r25, Z+7	; 0x07
    1b64:	90 62       	ori	r25, 0x20	; 32
    1b66:	97 83       	std	Z+7, r25	; 0x07
	USART0.CTRLC &=   ~USART_SBMODE_bm;														// Select one stop bit
    1b68:	97 81       	ldd	r25, Z+7	; 0x07
    1b6a:	97 7f       	andi	r25, 0xF7	; 247
    1b6c:	97 83       	std	Z+7, r25	; 0x07
	USART0.CTRLC |=  ( USART_CHSIZE0_bm | USART_CHSIZE1_bm );								// UART character size 8 bit
    1b6e:	97 81       	ldd	r25, Z+7	; 0x07
    1b70:	93 60       	ori	r25, 0x03	; 3
    1b72:	97 83       	std	Z+7, r25	; 0x07
	
	PORTA.DIRSET = PIN0_bm;																	// Set PA0 as output (TxD)
    1b74:	a0 e0       	ldi	r26, 0x00	; 0
    1b76:	b4 e0       	ldi	r27, 0x04	; 4
    1b78:	11 96       	adiw	r26, 0x01	; 1
    1b7a:	8c 93       	st	X, r24
    1b7c:	11 97       	sbiw	r26, 0x01	; 1
	PORTA.DIRCLR = PIN1_bm;																	// Set PA1 as input (RxD)
    1b7e:	82 e0       	ldi	r24, 0x02	; 2
    1b80:	12 96       	adiw	r26, 0x02	; 2
    1b82:	8c 93       	st	X, r24
	
	USART0.CTRLB &= ~( USART_RXMODE0_bm | USART_RXMODE1_bm );								// Normal UART mode and standard transmission speed
    1b84:	86 81       	ldd	r24, Z+6	; 0x06
    1b86:	89 7f       	andi	r24, 0xF9	; 249
    1b88:	86 83       	std	Z+6, r24	; 0x06
	USART0.CTRLA  =    USART_RXCIE_bm;														// Enable receive complete interrupt
    1b8a:	80 e8       	ldi	r24, 0x80	; 128
    1b8c:	85 83       	std	Z+5, r24	; 0x05
	USART0.CTRLB |=  ( USART_RXEN_bm | USART_TXEN_bm );										// Enable UART RX and TX
    1b8e:	86 81       	ldd	r24, Z+6	; 0x06
    1b90:	80 6c       	ori	r24, 0xC0	; 192
    1b92:	86 83       	std	Z+6, r24	; 0x06
	
	// Timer TCA0 settings for write register polling:
	TCA0.SINGLE.CTRLA   &= ( TCA_SINGLE_CLKSEL0_bm | TCA_SINGLE_CLKSEL1_bm |				// Clock select: timer clock equal to peripherals clock (CLK_PER)
    1b94:	e0 e0       	ldi	r30, 0x00	; 0
    1b96:	fa e0       	ldi	r31, 0x0A	; 10
    1b98:	80 81       	ld	r24, Z
    1b9a:	8e 70       	andi	r24, 0x0E	; 14
    1b9c:	80 83       	st	Z, r24
						     TCA_SINGLE_CLKSEL2_bm );
	TCA0.SINGLE.CTRLB    = 0x00;															// No waveform generation. nomral operation
    1b9e:	11 82       	std	Z+1, r1	; 0x01
	TCA0.SINGLE.CTRLD   &= ~TCA_SINGLE_SPLITM_bm;											// De-select 'split' mode (i.e., select 'single' mode)
    1ba0:	83 81       	ldd	r24, Z+3	; 0x03
    1ba2:	8e 7f       	andi	r24, 0xFE	; 254
    1ba4:	83 83       	std	Z+3, r24	; 0x03
	TCA0.SINGLE.PER      = (uint16_t)CMP_REG(F_TCA0_INT);									// Set period (i.e., top count) register equal to compare register
    1ba6:	8d e4       	ldi	r24, 0x4D	; 77
    1ba8:	91 e0       	ldi	r25, 0x01	; 1
    1baa:	86 a3       	std	Z+38, r24	; 0x26
    1bac:	97 a3       	std	Z+39, r25	; 0x27
	TCA0.SINGLE.INTCTRL |= TCA_SINGLE_OVF_bm;												// Enable timer overflow interrupt
    1bae:	82 85       	ldd	r24, Z+10	; 0x0a
    1bb0:	81 60       	ori	r24, 0x01	; 1
    1bb2:	82 87       	std	Z+10, r24	; 0x0a
	TCA0.SINGLE.CTRLA   |= TCA_SINGLE_ENABLE_bm;											// Enable timer TCA0 in 'single' mode
    1bb4:	80 81       	ld	r24, Z
    1bb6:	81 60       	ori	r24, 0x01	; 1
    1bb8:	80 83       	st	Z, r24
    1bba:	08 95       	ret

00001bbc <__vector_17>:
	return SUCCESS;
}


ISR(USART0_RXC_vect)																		// ISR called when a character is received by USART0, which is connected to USB bridge
{
    1bbc:	1f 92       	push	r1
    1bbe:	0f 92       	push	r0
    1bc0:	0f b6       	in	r0, 0x3f	; 63
    1bc2:	0f 92       	push	r0
    1bc4:	11 24       	eor	r1, r1
    1bc6:	2f 93       	push	r18
    1bc8:	3f 93       	push	r19
    1bca:	4f 93       	push	r20
    1bcc:	5f 93       	push	r21
    1bce:	6f 93       	push	r22
    1bd0:	7f 93       	push	r23
    1bd2:	8f 93       	push	r24
    1bd4:	9f 93       	push	r25
    1bd6:	af 93       	push	r26
    1bd8:	bf 93       	push	r27
    1bda:	ef 93       	push	r30
    1bdc:	ff 93       	push	r31
	char new_byte = USART0.RXDATAL;															// Always read byte from UART hardware in order to clear RXC interrupt (byte will be discarded if rx_buffer is full
    1bde:	e0 e0       	ldi	r30, 0x00	; 0
    1be0:	f8 e0       	ldi	r31, 0x08	; 8
    1be2:	60 81       	ld	r22, Z
	USART0.STATUS |= USART_RXCIE_bm;
    1be4:	84 81       	ldd	r24, Z+4	; 0x04
    1be6:	80 68       	ori	r24, 0x80	; 128
    1be8:	84 83       	std	Z+4, r24	; 0x04
	// USART0.TXDATAL = new_byte;															// Loopback test for debugging
    buffer_put(&rx_buffer, new_byte);														// Put received character in receive buffer
    1bea:	89 ea       	ldi	r24, 0xA9	; 169
    1bec:	98 e2       	ldi	r25, 0x28	; 40
    1bee:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <buffer_put>
}
    1bf2:	ff 91       	pop	r31
    1bf4:	ef 91       	pop	r30
    1bf6:	bf 91       	pop	r27
    1bf8:	af 91       	pop	r26
    1bfa:	9f 91       	pop	r25
    1bfc:	8f 91       	pop	r24
    1bfe:	7f 91       	pop	r23
    1c00:	6f 91       	pop	r22
    1c02:	5f 91       	pop	r21
    1c04:	4f 91       	pop	r20
    1c06:	3f 91       	pop	r19
    1c08:	2f 91       	pop	r18
    1c0a:	0f 90       	pop	r0
    1c0c:	0f be       	out	0x3f, r0	; 63
    1c0e:	0f 90       	pop	r0
    1c10:	1f 90       	pop	r1
    1c12:	18 95       	reti

00001c14 <__vector_7>:


ISR(TCA0_OVF_vect)																			// Timer ISR that writes byte from tx_buffer to USART0, called periodically by TCA0 compare match
{
    1c14:	1f 92       	push	r1
    1c16:	0f 92       	push	r0
    1c18:	0f b6       	in	r0, 0x3f	; 63
    1c1a:	0f 92       	push	r0
    1c1c:	11 24       	eor	r1, r1
    1c1e:	8f 93       	push	r24
    1c20:	9f 93       	push	r25
    1c22:	af 93       	push	r26
    1c24:	bf 93       	push	r27
    1c26:	ef 93       	push	r30
    1c28:	ff 93       	push	r31
	if( (tx_buffer.read != tx_buffer.write) && (USART0_STATUS & USART_DREIF_bm) )			// Is any data in tx_buffer and USART0 ready to send?
    1c2a:	eb e6       	ldi	r30, 0x6B	; 107
    1c2c:	f8 e2       	ldi	r31, 0x28	; 40
    1c2e:	94 ad       	ldd	r25, Z+60	; 0x3c
    1c30:	85 ad       	ldd	r24, Z+61	; 0x3d
    1c32:	98 17       	cp	r25, r24
    1c34:	f9 f0       	breq	.+62     	; 0x1c74 <__vector_7+0x60>
    1c36:	80 91 04 08 	lds	r24, 0x0804	; 0x800804 <__TEXT_REGION_LENGTH__+0x700804>
    1c3a:	85 ff       	sbrs	r24, 5
    1c3c:	1b c0       	rjmp	.+54     	; 0x1c74 <__vector_7+0x60>
}	


static uint8_t buffer_get(volatile Buffer_t *buffer, char *target_ptr)						// Read one byte from FIFO buffer and store at target_ptr
{
	if( buffer->read == buffer->write )														// Buffer empty?
    1c3e:	94 ad       	ldd	r25, Z+60	; 0x3c
    1c40:	85 ad       	ldd	r24, Z+61	; 0x3d
    1c42:	98 17       	cp	r25, r24
    1c44:	a1 f0       	breq	.+40     	; 0x1c6e <__vector_7+0x5a>
		return FAIL;
	*target_ptr = (*buffer).buf[buffer->read];
    1c46:	df 01       	movw	r26, r30
    1c48:	e4 ad       	ldd	r30, Z+60	; 0x3c
    1c4a:	f0 e0       	ldi	r31, 0x00	; 0
    1c4c:	e5 59       	subi	r30, 0x95	; 149
    1c4e:	f7 4d       	sbci	r31, 0xD7	; 215
    1c50:	90 81       	ld	r25, Z
	(buffer->read)++;
    1c52:	dc 96       	adiw	r26, 0x3c	; 60
    1c54:	8c 91       	ld	r24, X
    1c56:	dc 97       	sbiw	r26, 0x3c	; 60
    1c58:	8f 5f       	subi	r24, 0xFF	; 255
    1c5a:	dc 96       	adiw	r26, 0x3c	; 60
    1c5c:	8c 93       	st	X, r24
    1c5e:	dc 97       	sbiw	r26, 0x3c	; 60
	if( buffer->read >= UART_BUFLEN )
    1c60:	dc 96       	adiw	r26, 0x3c	; 60
    1c62:	8c 91       	ld	r24, X
    1c64:	8c 33       	cpi	r24, 0x3C	; 60
    1c66:	20 f0       	brcs	.+8      	; 0x1c70 <__vector_7+0x5c>
		buffer->read = 0;
    1c68:	10 92 a7 28 	sts	0x28A7, r1	; 0x8028a7 <tx_buffer+0x3c>
    1c6c:	01 c0       	rjmp	.+2      	; 0x1c70 <__vector_7+0x5c>

ISR(TCA0_OVF_vect)																			// Timer ISR that writes byte from tx_buffer to USART0, called periodically by TCA0 compare match
{
	if( (tx_buffer.read != tx_buffer.write) && (USART0_STATUS & USART_DREIF_bm) )			// Is any data in tx_buffer and USART0 ready to send?
	{
		char new_byte = 0;	
    1c6e:	90 e0       	ldi	r25, 0x00	; 0
		buffer_get(&tx_buffer, &new_byte);
		USART0.TXDATAL = new_byte;
    1c70:	90 93 02 08 	sts	0x0802, r25	; 0x800802 <__TEXT_REGION_LENGTH__+0x700802>
	}
	TCA0.SINGLE.INTFLAGS |= TCA_SINGLE_OVF_bm;												// Clear interrupt flag (this is not automatic on the megaAVR 0 series)
    1c74:	e0 e0       	ldi	r30, 0x00	; 0
    1c76:	fa e0       	ldi	r31, 0x0A	; 10
    1c78:	83 85       	ldd	r24, Z+11	; 0x0b
    1c7a:	81 60       	ori	r24, 0x01	; 1
    1c7c:	83 87       	std	Z+11, r24	; 0x0b
}
    1c7e:	ff 91       	pop	r31
    1c80:	ef 91       	pop	r30
    1c82:	bf 91       	pop	r27
    1c84:	af 91       	pop	r26
    1c86:	9f 91       	pop	r25
    1c88:	8f 91       	pop	r24
    1c8a:	0f 90       	pop	r0
    1c8c:	0f be       	out	0x3f, r0	; 63
    1c8e:	0f 90       	pop	r0
    1c90:	1f 90       	pop	r1
    1c92:	18 95       	reti

00001c94 <uart_process>:
	}
}


void uart_process(void)																		// To be called periodically in main
{
    1c94:	cf 92       	push	r12
    1c96:	df 92       	push	r13
    1c98:	ef 92       	push	r14
    1c9a:	ff 92       	push	r15
    1c9c:	0f 93       	push	r16
    1c9e:	1f 93       	push	r17
    1ca0:	cf 93       	push	r28
    1ca2:	df 93       	push	r29
    1ca4:	00 d0       	rcall	.+0      	; 0x1ca6 <uart_process+0x12>
    1ca6:	cd b7       	in	r28, 0x3d	; 61
    1ca8:	de b7       	in	r29, 0x3e	; 62
struct Transmit_Data transmit_data = {"", 0};


static void read_rx_buffer(void)
{
	if(!received_data.ready)
    1caa:	80 91 6a 28 	lds	r24, 0x286A	; 0x80286a <received_data+0x1f>
    1cae:	81 11       	cpse	r24, r1
    1cb0:	66 c0       	rjmp	.+204    	; 0x1d7e <uart_process+0xea>
	{
		cli();																				// Disable interrupts globally before accessing rx_buffer
    1cb2:	f8 94       	cli
		while( (rx_buffer.read != rx_buffer.write) &&										// While any data is in rx_buffer
    1cb4:	e9 ea       	ldi	r30, 0xA9	; 169
    1cb6:	f8 e2       	ldi	r31, 0x28	; 40
    1cb8:	94 ad       	ldd	r25, Z+60	; 0x3c
    1cba:	85 ad       	ldd	r24, Z+61	; 0x3d
    1cbc:	98 13       	cpse	r25, r24
    1cbe:	3f c0       	rjmp	.+126    	; 0x1d3e <uart_process+0xaa>
    1cc0:	50 c0       	rjmp	.+160    	; 0x1d62 <uart_process+0xce>
}	


static uint8_t buffer_get(volatile Buffer_t *buffer, char *target_ptr)						// Read one byte from FIFO buffer and store at target_ptr
{
	if( buffer->read == buffer->write )														// Buffer empty?
    1cc2:	d8 01       	movw	r26, r16
    1cc4:	dc 96       	adiw	r26, 0x3c	; 60
    1cc6:	9c 91       	ld	r25, X
    1cc8:	dc 97       	sbiw	r26, 0x3c	; 60
    1cca:	dd 96       	adiw	r26, 0x3d	; 61
    1ccc:	8c 91       	ld	r24, X
    1cce:	dd 97       	sbiw	r26, 0x3d	; 61
    1cd0:	98 17       	cp	r25, r24
    1cd2:	09 f4       	brne	.+2      	; 0x1cd6 <uart_process+0x42>
    1cd4:	b4 c0       	rjmp	.+360    	; 0x1e3e <uart_process+0x1aa>
		return FAIL;
	*target_ptr = (*buffer).buf[buffer->read];
    1cd6:	dc 96       	adiw	r26, 0x3c	; 60
    1cd8:	ec 91       	ld	r30, X
    1cda:	dc 97       	sbiw	r26, 0x3c	; 60
    1cdc:	f0 e0       	ldi	r31, 0x00	; 0
    1cde:	e7 55       	subi	r30, 0x57	; 87
    1ce0:	f7 4d       	sbci	r31, 0xD7	; 215
    1ce2:	f0 80       	ld	r15, Z
	(buffer->read)++;
    1ce4:	dc 96       	adiw	r26, 0x3c	; 60
    1ce6:	8c 91       	ld	r24, X
    1ce8:	dc 97       	sbiw	r26, 0x3c	; 60
    1cea:	8f 5f       	subi	r24, 0xFF	; 255
    1cec:	dc 96       	adiw	r26, 0x3c	; 60
    1cee:	8c 93       	st	X, r24
    1cf0:	dc 97       	sbiw	r26, 0x3c	; 60
	if( buffer->read >= UART_BUFLEN )
    1cf2:	dc 96       	adiw	r26, 0x3c	; 60
    1cf4:	8c 91       	ld	r24, X
    1cf6:	dc 97       	sbiw	r26, 0x3c	; 60
    1cf8:	8c 33       	cpi	r24, 0x3C	; 60
    1cfa:	10 f0       	brcs	.+4      	; 0x1d00 <uart_process+0x6c>
		buffer->read = 0;
    1cfc:	dc 96       	adiw	r26, 0x3c	; 60
    1cfe:	1c 92       	st	X, r1
		while( (rx_buffer.read != rx_buffer.write) &&										// While any data is in rx_buffer
		       (strlen(received_data.str) < RECEIVE_STRLEN) )								// and the received_data string storage is not full
		{
			char next_char = 0;
			buffer_get(&rx_buffer, &next_char);
			char next_str[] = {next_char, '\0'};				
    1d00:	f9 82       	std	Y+1, r15	; 0x01
    1d02:	1a 82       	std	Y+2, r1	; 0x02
			strcat(received_data.str, next_str);
    1d04:	be 01       	movw	r22, r28
    1d06:	6f 5f       	subi	r22, 0xFF	; 255
    1d08:	7f 4f       	sbci	r23, 0xFF	; 255
    1d0a:	c6 01       	movw	r24, r12
    1d0c:	0e 94 54 13 	call	0x26a8	; 0x26a8 <strcat>
			if( next_char == '\n' || next_char == '\r' || 
    1d10:	ba e0       	ldi	r27, 0x0A	; 10
    1d12:	fb 16       	cp	r15, r27
    1d14:	39 f0       	breq	.+14     	; 0x1d24 <uart_process+0x90>
    1d16:	ed e0       	ldi	r30, 0x0D	; 13
    1d18:	fe 16       	cp	r15, r30
    1d1a:	21 f0       	breq	.+8      	; 0x1d24 <uart_process+0x90>
    1d1c:	8f 2d       	mov	r24, r15
    1d1e:	8b 7f       	andi	r24, 0xFB	; 251
    1d20:	8b 33       	cpi	r24, 0x3B	; 59
    1d22:	21 f4       	brne	.+8      	; 0x1d2c <uart_process+0x98>
			    next_char == ';'  || next_char == '?' )										// Received character is LF, CR, ';' or '?'? 
			{
				received_data.ready = TRUE;													// Then set data ready flag
    1d24:	81 e0       	ldi	r24, 0x01	; 1
    1d26:	80 93 6a 28 	sts	0x286A, r24	; 0x80286a <received_data+0x1f>
    1d2a:	1b c0       	rjmp	.+54     	; 0x1d62 <uart_process+0xce>
static void read_rx_buffer(void)
{
	if(!received_data.ready)
	{
		cli();																				// Disable interrupts globally before accessing rx_buffer
		while( (rx_buffer.read != rx_buffer.write) &&										// While any data is in rx_buffer
    1d2c:	d8 01       	movw	r26, r16
    1d2e:	dc 96       	adiw	r26, 0x3c	; 60
    1d30:	9c 91       	ld	r25, X
    1d32:	dc 97       	sbiw	r26, 0x3c	; 60
    1d34:	dd 96       	adiw	r26, 0x3d	; 61
    1d36:	8c 91       	ld	r24, X
    1d38:	98 13       	cpse	r25, r24
    1d3a:	09 c0       	rjmp	.+18     	; 0x1d4e <uart_process+0xba>
    1d3c:	12 c0       	rjmp	.+36     	; 0x1d62 <uart_process+0xce>
		       (strlen(received_data.str) < RECEIVE_STRLEN) )								// and the received_data string storage is not full
    1d3e:	0f 2e       	mov	r0, r31
    1d40:	fb e4       	ldi	r31, 0x4B	; 75
    1d42:	cf 2e       	mov	r12, r31
    1d44:	f8 e2       	ldi	r31, 0x28	; 40
    1d46:	df 2e       	mov	r13, r31
    1d48:	f0 2d       	mov	r31, r0
}	


static uint8_t buffer_get(volatile Buffer_t *buffer, char *target_ptr)						// Read one byte from FIFO buffer and store at target_ptr
{
	if( buffer->read == buffer->write )														// Buffer empty?
    1d4a:	09 ea       	ldi	r16, 0xA9	; 169
    1d4c:	18 e2       	ldi	r17, 0x28	; 40
{
	if(!received_data.ready)
	{
		cli();																				// Disable interrupts globally before accessing rx_buffer
		while( (rx_buffer.read != rx_buffer.write) &&										// While any data is in rx_buffer
		       (strlen(received_data.str) < RECEIVE_STRLEN) )								// and the received_data string storage is not full
    1d4e:	f6 01       	movw	r30, r12
    1d50:	01 90       	ld	r0, Z+
    1d52:	00 20       	and	r0, r0
    1d54:	e9 f7       	brne	.-6      	; 0x1d50 <uart_process+0xbc>
    1d56:	31 97       	sbiw	r30, 0x01	; 1
    1d58:	eb 54       	subi	r30, 0x4B	; 75
    1d5a:	f8 42       	sbci	r31, 0x28	; 40
static void read_rx_buffer(void)
{
	if(!received_data.ready)
	{
		cli();																				// Disable interrupts globally before accessing rx_buffer
		while( (rx_buffer.read != rx_buffer.write) &&										// While any data is in rx_buffer
    1d5c:	7e 97       	sbiw	r30, 0x1e	; 30
    1d5e:	08 f4       	brcc	.+2      	; 0x1d62 <uart_process+0xce>
    1d60:	b0 cf       	rjmp	.-160    	; 0x1cc2 <uart_process+0x2e>
			{
				received_data.ready = TRUE;													// Then set data ready flag
				break;																		// and exit loop		
			}
		}
		sei();
    1d62:	78 94       	sei
		if( strlen(received_data.str) >= RECEIVE_STRLEN )									// Check if received_data.str storage is full and set data ready flag in case no CR or LF was received
    1d64:	eb e4       	ldi	r30, 0x4B	; 75
    1d66:	f8 e2       	ldi	r31, 0x28	; 40
    1d68:	01 90       	ld	r0, Z+
    1d6a:	00 20       	and	r0, r0
    1d6c:	e9 f7       	brne	.-6      	; 0x1d68 <uart_process+0xd4>
    1d6e:	31 97       	sbiw	r30, 0x01	; 1
    1d70:	eb 54       	subi	r30, 0x4B	; 75
    1d72:	f8 42       	sbci	r31, 0x28	; 40
    1d74:	7e 97       	sbiw	r30, 0x1e	; 30
    1d76:	18 f0       	brcs	.+6      	; 0x1d7e <uart_process+0xea>
			received_data.ready = TRUE;
    1d78:	81 e0       	ldi	r24, 0x01	; 1
    1d7a:	80 93 6a 28 	sts	0x286A, r24	; 0x80286a <received_data+0x1f>


static void write_tx_buffer(void)
{
	static uint8_t nbytes_read;	
	if(transmit_data.ready)
    1d7e:	80 91 4a 28 	lds	r24, 0x284A	; 0x80284a <transmit_data+0x3d>
    1d82:	88 23       	and	r24, r24
    1d84:	09 f4       	brne	.+2      	; 0x1d88 <uart_process+0xf4>
    1d86:	64 c0       	rjmp	.+200    	; 0x1e50 <uart_process+0x1bc>
	{
		cli();																				// Disable interrupts globally before accessing tx_buffer
    1d88:	f8 94       	cli
		while( !( ( tx_buffer.read == tx_buffer.write + 1 ) ||
    1d8a:	eb e6       	ldi	r30, 0x6B	; 107
    1d8c:	f8 e2       	ldi	r31, 0x28	; 40
    1d8e:	24 ad       	ldd	r18, Z+60	; 0x3c
    1d90:	85 ad       	ldd	r24, Z+61	; 0x3d
    1d92:	30 e0       	ldi	r19, 0x00	; 0
    1d94:	90 e0       	ldi	r25, 0x00	; 0
    1d96:	01 96       	adiw	r24, 0x01	; 1
    1d98:	28 17       	cp	r18, r24
    1d9a:	39 07       	cpc	r19, r25
    1d9c:	b1 f4       	brne	.+44     	; 0x1dca <uart_process+0x136>
    1d9e:	39 c0       	rjmp	.+114    	; 0x1e12 <uart_process+0x17e>
		          ( tx_buffer.read == 0 && (tx_buffer.write + 1 == UART_BUFLEN) ) )	&&		// While tx_buffer is not full
				  ( nbytes_read < strlen(transmit_data.str) ) )								// and transmit_data.str has not been fully read
		{
			char next_byte = transmit_data.str[nbytes_read];
    1da0:	e1 2f       	mov	r30, r17
    1da2:	f0 e0       	ldi	r31, 0x00	; 0
    1da4:	e3 5f       	subi	r30, 0xF3	; 243
    1da6:	f7 4d       	sbci	r31, 0xD7	; 215
			buffer_put(&tx_buffer, next_byte);
    1da8:	60 81       	ld	r22, Z
    1daa:	c7 01       	movw	r24, r14
    1dac:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <buffer_put>
			nbytes_read++;
    1db0:	1f 5f       	subi	r17, 0xFF	; 255
    1db2:	10 93 0c 28 	sts	0x280C, r17	; 0x80280c <nbytes_read.3497>
{
	static uint8_t nbytes_read;	
	if(transmit_data.ready)
	{
		cli();																				// Disable interrupts globally before accessing tx_buffer
		while( !( ( tx_buffer.read == tx_buffer.write + 1 ) ||
    1db6:	f7 01       	movw	r30, r14
    1db8:	24 ad       	ldd	r18, Z+60	; 0x3c
    1dba:	85 ad       	ldd	r24, Z+61	; 0x3d
    1dbc:	30 e0       	ldi	r19, 0x00	; 0
    1dbe:	90 e0       	ldi	r25, 0x00	; 0
    1dc0:	01 96       	adiw	r24, 0x01	; 1
    1dc2:	28 17       	cp	r18, r24
    1dc4:	39 07       	cpc	r19, r25
    1dc6:	69 f4       	brne	.+26     	; 0x1de2 <uart_process+0x14e>
    1dc8:	24 c0       	rjmp	.+72     	; 0x1e12 <uart_process+0x17e>
		          ( tx_buffer.read == 0 && (tx_buffer.write + 1 == UART_BUFLEN) ) )	&&		// While tx_buffer is not full
    1dca:	0f 2e       	mov	r0, r31
    1dcc:	fb e6       	ldi	r31, 0x6B	; 107
    1dce:	ef 2e       	mov	r14, r31
    1dd0:	f8 e2       	ldi	r31, 0x28	; 40
    1dd2:	ff 2e       	mov	r15, r31
    1dd4:	f0 2d       	mov	r31, r0
				  ( nbytes_read < strlen(transmit_data.str) ) )								// and transmit_data.str has not been fully read
    1dd6:	0f 2e       	mov	r0, r31
    1dd8:	fd e0       	ldi	r31, 0x0D	; 13
    1dda:	cf 2e       	mov	r12, r31
    1ddc:	f8 e2       	ldi	r31, 0x28	; 40
    1dde:	df 2e       	mov	r13, r31
    1de0:	f0 2d       	mov	r31, r0
	static uint8_t nbytes_read;	
	if(transmit_data.ready)
	{
		cli();																				// Disable interrupts globally before accessing tx_buffer
		while( !( ( tx_buffer.read == tx_buffer.write + 1 ) ||
		          ( tx_buffer.read == 0 && (tx_buffer.write + 1 == UART_BUFLEN) ) )	&&		// While tx_buffer is not full
    1de2:	d7 01       	movw	r26, r14
    1de4:	dc 96       	adiw	r26, 0x3c	; 60
    1de6:	8c 91       	ld	r24, X
    1de8:	dc 97       	sbiw	r26, 0x3c	; 60
{
	static uint8_t nbytes_read;	
	if(transmit_data.ready)
	{
		cli();																				// Disable interrupts globally before accessing tx_buffer
		while( !( ( tx_buffer.read == tx_buffer.write + 1 ) ||
    1dea:	81 11       	cpse	r24, r1
    1dec:	04 c0       	rjmp	.+8      	; 0x1df6 <uart_process+0x162>
		          ( tx_buffer.read == 0 && (tx_buffer.write + 1 == UART_BUFLEN) ) )	&&		// While tx_buffer is not full
    1dee:	dd 96       	adiw	r26, 0x3d	; 61
    1df0:	8c 91       	ld	r24, X
    1df2:	8b 33       	cpi	r24, 0x3B	; 59
    1df4:	71 f0       	breq	.+28     	; 0x1e12 <uart_process+0x17e>
				  ( nbytes_read < strlen(transmit_data.str) ) )								// and transmit_data.str has not been fully read
    1df6:	10 91 0c 28 	lds	r17, 0x280C	; 0x80280c <nbytes_read.3497>
    1dfa:	f6 01       	movw	r30, r12
    1dfc:	01 90       	ld	r0, Z+
    1dfe:	00 20       	and	r0, r0
    1e00:	e9 f7       	brne	.-6      	; 0x1dfc <uart_process+0x168>
    1e02:	31 97       	sbiw	r30, 0x01	; 1
    1e04:	ed 50       	subi	r30, 0x0D	; 13
    1e06:	f8 42       	sbci	r31, 0x28	; 40
	static uint8_t nbytes_read;	
	if(transmit_data.ready)
	{
		cli();																				// Disable interrupts globally before accessing tx_buffer
		while( !( ( tx_buffer.read == tx_buffer.write + 1 ) ||
		          ( tx_buffer.read == 0 && (tx_buffer.write + 1 == UART_BUFLEN) ) )	&&		// While tx_buffer is not full
    1e08:	81 2f       	mov	r24, r17
    1e0a:	90 e0       	ldi	r25, 0x00	; 0
    1e0c:	8e 17       	cp	r24, r30
    1e0e:	9f 07       	cpc	r25, r31
    1e10:	38 f2       	brcs	.-114    	; 0x1da0 <uart_process+0x10c>
		{
			char next_byte = transmit_data.str[nbytes_read];
			buffer_put(&tx_buffer, next_byte);
			nbytes_read++;
		}
		sei();
    1e12:	78 94       	sei
		if( nbytes_read >= strlen(transmit_data.str) )										// Have all characters in transmit_data been read?
    1e14:	ed e0       	ldi	r30, 0x0D	; 13
    1e16:	f8 e2       	ldi	r31, 0x28	; 40
    1e18:	01 90       	ld	r0, Z+
    1e1a:	00 20       	and	r0, r0
    1e1c:	e9 f7       	brne	.-6      	; 0x1e18 <uart_process+0x184>
    1e1e:	31 97       	sbiw	r30, 0x01	; 1
    1e20:	ed 50       	subi	r30, 0x0D	; 13
    1e22:	f8 42       	sbci	r31, 0x28	; 40
    1e24:	80 91 0c 28 	lds	r24, 0x280C	; 0x80280c <nbytes_read.3497>
    1e28:	90 e0       	ldi	r25, 0x00	; 0
    1e2a:	8e 17       	cp	r24, r30
    1e2c:	9f 07       	cpc	r25, r31
    1e2e:	80 f0       	brcs	.+32     	; 0x1e50 <uart_process+0x1bc>
		{
			nbytes_read = 0;																// Then reset nbytes_read,
    1e30:	10 92 0c 28 	sts	0x280C, r1	; 0x80280c <nbytes_read.3497>
			transmit_data.ready = FALSE;													// clear ready flag 
    1e34:	ed e0       	ldi	r30, 0x0D	; 13
    1e36:	f8 e2       	ldi	r31, 0x28	; 40
    1e38:	15 ae       	std	Z+61, r1	; 0x3d
			transmit_data.str[0] = '\0';													// and delete string
    1e3a:	10 82       	st	Z, r1

void uart_process(void)																		// To be called periodically in main
{
	read_rx_buffer();
	write_tx_buffer();
    1e3c:	09 c0       	rjmp	.+18     	; 0x1e50 <uart_process+0x1bc>
		while( (rx_buffer.read != rx_buffer.write) &&										// While any data is in rx_buffer
		       (strlen(received_data.str) < RECEIVE_STRLEN) )								// and the received_data string storage is not full
		{
			char next_char = 0;
			buffer_get(&rx_buffer, &next_char);
			char next_str[] = {next_char, '\0'};				
    1e3e:	19 82       	std	Y+1, r1	; 0x01
    1e40:	1a 82       	std	Y+2, r1	; 0x02
			strcat(received_data.str, next_str);
    1e42:	be 01       	movw	r22, r28
    1e44:	6f 5f       	subi	r22, 0xFF	; 255
    1e46:	7f 4f       	sbci	r23, 0xFF	; 255
    1e48:	c6 01       	movw	r24, r12
    1e4a:	0e 94 54 13 	call	0x26a8	; 0x26a8 <strcat>
    1e4e:	6e cf       	rjmp	.-292    	; 0x1d2c <uart_process+0x98>

void uart_process(void)																		// To be called periodically in main
{
	read_rx_buffer();
	write_tx_buffer();
    1e50:	0f 90       	pop	r0
    1e52:	0f 90       	pop	r0
    1e54:	df 91       	pop	r29
    1e56:	cf 91       	pop	r28
    1e58:	1f 91       	pop	r17
    1e5a:	0f 91       	pop	r16
    1e5c:	ff 90       	pop	r15
    1e5e:	ef 90       	pop	r14
    1e60:	df 90       	pop	r13
    1e62:	cf 90       	pop	r12
    1e64:	08 95       	ret

00001e66 <__subsf3>:
    1e66:	50 58       	subi	r21, 0x80	; 128

00001e68 <__addsf3>:
    1e68:	bb 27       	eor	r27, r27
    1e6a:	aa 27       	eor	r26, r26
    1e6c:	0e 94 4b 0f 	call	0x1e96	; 0x1e96 <__addsf3x>
    1e70:	0c 94 fc 10 	jmp	0x21f8	; 0x21f8 <__fp_round>
    1e74:	0e 94 ee 10 	call	0x21dc	; 0x21dc <__fp_pscA>
    1e78:	38 f0       	brcs	.+14     	; 0x1e88 <__addsf3+0x20>
    1e7a:	0e 94 f5 10 	call	0x21ea	; 0x21ea <__fp_pscB>
    1e7e:	20 f0       	brcs	.+8      	; 0x1e88 <__addsf3+0x20>
    1e80:	39 f4       	brne	.+14     	; 0x1e90 <__addsf3+0x28>
    1e82:	9f 3f       	cpi	r25, 0xFF	; 255
    1e84:	19 f4       	brne	.+6      	; 0x1e8c <__addsf3+0x24>
    1e86:	26 f4       	brtc	.+8      	; 0x1e90 <__addsf3+0x28>
    1e88:	0c 94 eb 10 	jmp	0x21d6	; 0x21d6 <__fp_nan>
    1e8c:	0e f4       	brtc	.+2      	; 0x1e90 <__addsf3+0x28>
    1e8e:	e0 95       	com	r30
    1e90:	e7 fb       	bst	r30, 7
    1e92:	0c 94 e5 10 	jmp	0x21ca	; 0x21ca <__fp_inf>

00001e96 <__addsf3x>:
    1e96:	e9 2f       	mov	r30, r25
    1e98:	0e 94 0d 11 	call	0x221a	; 0x221a <__fp_split3>
    1e9c:	58 f3       	brcs	.-42     	; 0x1e74 <__addsf3+0xc>
    1e9e:	ba 17       	cp	r27, r26
    1ea0:	62 07       	cpc	r22, r18
    1ea2:	73 07       	cpc	r23, r19
    1ea4:	84 07       	cpc	r24, r20
    1ea6:	95 07       	cpc	r25, r21
    1ea8:	20 f0       	brcs	.+8      	; 0x1eb2 <__addsf3x+0x1c>
    1eaa:	79 f4       	brne	.+30     	; 0x1eca <__addsf3x+0x34>
    1eac:	a6 f5       	brtc	.+104    	; 0x1f16 <__addsf3x+0x80>
    1eae:	0c 94 2f 11 	jmp	0x225e	; 0x225e <__fp_zero>
    1eb2:	0e f4       	brtc	.+2      	; 0x1eb6 <__addsf3x+0x20>
    1eb4:	e0 95       	com	r30
    1eb6:	0b 2e       	mov	r0, r27
    1eb8:	ba 2f       	mov	r27, r26
    1eba:	a0 2d       	mov	r26, r0
    1ebc:	0b 01       	movw	r0, r22
    1ebe:	b9 01       	movw	r22, r18
    1ec0:	90 01       	movw	r18, r0
    1ec2:	0c 01       	movw	r0, r24
    1ec4:	ca 01       	movw	r24, r20
    1ec6:	a0 01       	movw	r20, r0
    1ec8:	11 24       	eor	r1, r1
    1eca:	ff 27       	eor	r31, r31
    1ecc:	59 1b       	sub	r21, r25
    1ece:	99 f0       	breq	.+38     	; 0x1ef6 <__addsf3x+0x60>
    1ed0:	59 3f       	cpi	r21, 0xF9	; 249
    1ed2:	50 f4       	brcc	.+20     	; 0x1ee8 <__addsf3x+0x52>
    1ed4:	50 3e       	cpi	r21, 0xE0	; 224
    1ed6:	68 f1       	brcs	.+90     	; 0x1f32 <__addsf3x+0x9c>
    1ed8:	1a 16       	cp	r1, r26
    1eda:	f0 40       	sbci	r31, 0x00	; 0
    1edc:	a2 2f       	mov	r26, r18
    1ede:	23 2f       	mov	r18, r19
    1ee0:	34 2f       	mov	r19, r20
    1ee2:	44 27       	eor	r20, r20
    1ee4:	58 5f       	subi	r21, 0xF8	; 248
    1ee6:	f3 cf       	rjmp	.-26     	; 0x1ece <__addsf3x+0x38>
    1ee8:	46 95       	lsr	r20
    1eea:	37 95       	ror	r19
    1eec:	27 95       	ror	r18
    1eee:	a7 95       	ror	r26
    1ef0:	f0 40       	sbci	r31, 0x00	; 0
    1ef2:	53 95       	inc	r21
    1ef4:	c9 f7       	brne	.-14     	; 0x1ee8 <__addsf3x+0x52>
    1ef6:	7e f4       	brtc	.+30     	; 0x1f16 <__addsf3x+0x80>
    1ef8:	1f 16       	cp	r1, r31
    1efa:	ba 0b       	sbc	r27, r26
    1efc:	62 0b       	sbc	r22, r18
    1efe:	73 0b       	sbc	r23, r19
    1f00:	84 0b       	sbc	r24, r20
    1f02:	ba f0       	brmi	.+46     	; 0x1f32 <__addsf3x+0x9c>
    1f04:	91 50       	subi	r25, 0x01	; 1
    1f06:	a1 f0       	breq	.+40     	; 0x1f30 <__addsf3x+0x9a>
    1f08:	ff 0f       	add	r31, r31
    1f0a:	bb 1f       	adc	r27, r27
    1f0c:	66 1f       	adc	r22, r22
    1f0e:	77 1f       	adc	r23, r23
    1f10:	88 1f       	adc	r24, r24
    1f12:	c2 f7       	brpl	.-16     	; 0x1f04 <__addsf3x+0x6e>
    1f14:	0e c0       	rjmp	.+28     	; 0x1f32 <__addsf3x+0x9c>
    1f16:	ba 0f       	add	r27, r26
    1f18:	62 1f       	adc	r22, r18
    1f1a:	73 1f       	adc	r23, r19
    1f1c:	84 1f       	adc	r24, r20
    1f1e:	48 f4       	brcc	.+18     	; 0x1f32 <__addsf3x+0x9c>
    1f20:	87 95       	ror	r24
    1f22:	77 95       	ror	r23
    1f24:	67 95       	ror	r22
    1f26:	b7 95       	ror	r27
    1f28:	f7 95       	ror	r31
    1f2a:	9e 3f       	cpi	r25, 0xFE	; 254
    1f2c:	08 f0       	brcs	.+2      	; 0x1f30 <__addsf3x+0x9a>
    1f2e:	b0 cf       	rjmp	.-160    	; 0x1e90 <__addsf3+0x28>
    1f30:	93 95       	inc	r25
    1f32:	88 0f       	add	r24, r24
    1f34:	08 f0       	brcs	.+2      	; 0x1f38 <__addsf3x+0xa2>
    1f36:	99 27       	eor	r25, r25
    1f38:	ee 0f       	add	r30, r30
    1f3a:	97 95       	ror	r25
    1f3c:	87 95       	ror	r24
    1f3e:	08 95       	ret

00001f40 <__cmpsf2>:
    1f40:	0e 94 c1 10 	call	0x2182	; 0x2182 <__fp_cmp>
    1f44:	08 f4       	brcc	.+2      	; 0x1f48 <__cmpsf2+0x8>
    1f46:	81 e0       	ldi	r24, 0x01	; 1
    1f48:	08 95       	ret

00001f4a <__divsf3>:
    1f4a:	0e 94 b9 0f 	call	0x1f72	; 0x1f72 <__divsf3x>
    1f4e:	0c 94 fc 10 	jmp	0x21f8	; 0x21f8 <__fp_round>
    1f52:	0e 94 f5 10 	call	0x21ea	; 0x21ea <__fp_pscB>
    1f56:	58 f0       	brcs	.+22     	; 0x1f6e <__divsf3+0x24>
    1f58:	0e 94 ee 10 	call	0x21dc	; 0x21dc <__fp_pscA>
    1f5c:	40 f0       	brcs	.+16     	; 0x1f6e <__divsf3+0x24>
    1f5e:	29 f4       	brne	.+10     	; 0x1f6a <__divsf3+0x20>
    1f60:	5f 3f       	cpi	r21, 0xFF	; 255
    1f62:	29 f0       	breq	.+10     	; 0x1f6e <__divsf3+0x24>
    1f64:	0c 94 e5 10 	jmp	0x21ca	; 0x21ca <__fp_inf>
    1f68:	51 11       	cpse	r21, r1
    1f6a:	0c 94 30 11 	jmp	0x2260	; 0x2260 <__fp_szero>
    1f6e:	0c 94 eb 10 	jmp	0x21d6	; 0x21d6 <__fp_nan>

00001f72 <__divsf3x>:
    1f72:	0e 94 0d 11 	call	0x221a	; 0x221a <__fp_split3>
    1f76:	68 f3       	brcs	.-38     	; 0x1f52 <__divsf3+0x8>

00001f78 <__divsf3_pse>:
    1f78:	99 23       	and	r25, r25
    1f7a:	b1 f3       	breq	.-20     	; 0x1f68 <__divsf3+0x1e>
    1f7c:	55 23       	and	r21, r21
    1f7e:	91 f3       	breq	.-28     	; 0x1f64 <__divsf3+0x1a>
    1f80:	95 1b       	sub	r25, r21
    1f82:	55 0b       	sbc	r21, r21
    1f84:	bb 27       	eor	r27, r27
    1f86:	aa 27       	eor	r26, r26
    1f88:	62 17       	cp	r22, r18
    1f8a:	73 07       	cpc	r23, r19
    1f8c:	84 07       	cpc	r24, r20
    1f8e:	38 f0       	brcs	.+14     	; 0x1f9e <__divsf3_pse+0x26>
    1f90:	9f 5f       	subi	r25, 0xFF	; 255
    1f92:	5f 4f       	sbci	r21, 0xFF	; 255
    1f94:	22 0f       	add	r18, r18
    1f96:	33 1f       	adc	r19, r19
    1f98:	44 1f       	adc	r20, r20
    1f9a:	aa 1f       	adc	r26, r26
    1f9c:	a9 f3       	breq	.-22     	; 0x1f88 <__divsf3_pse+0x10>
    1f9e:	35 d0       	rcall	.+106    	; 0x200a <__divsf3_pse+0x92>
    1fa0:	0e 2e       	mov	r0, r30
    1fa2:	3a f0       	brmi	.+14     	; 0x1fb2 <__divsf3_pse+0x3a>
    1fa4:	e0 e8       	ldi	r30, 0x80	; 128
    1fa6:	32 d0       	rcall	.+100    	; 0x200c <__divsf3_pse+0x94>
    1fa8:	91 50       	subi	r25, 0x01	; 1
    1faa:	50 40       	sbci	r21, 0x00	; 0
    1fac:	e6 95       	lsr	r30
    1fae:	00 1c       	adc	r0, r0
    1fb0:	ca f7       	brpl	.-14     	; 0x1fa4 <__divsf3_pse+0x2c>
    1fb2:	2b d0       	rcall	.+86     	; 0x200a <__divsf3_pse+0x92>
    1fb4:	fe 2f       	mov	r31, r30
    1fb6:	29 d0       	rcall	.+82     	; 0x200a <__divsf3_pse+0x92>
    1fb8:	66 0f       	add	r22, r22
    1fba:	77 1f       	adc	r23, r23
    1fbc:	88 1f       	adc	r24, r24
    1fbe:	bb 1f       	adc	r27, r27
    1fc0:	26 17       	cp	r18, r22
    1fc2:	37 07       	cpc	r19, r23
    1fc4:	48 07       	cpc	r20, r24
    1fc6:	ab 07       	cpc	r26, r27
    1fc8:	b0 e8       	ldi	r27, 0x80	; 128
    1fca:	09 f0       	breq	.+2      	; 0x1fce <__divsf3_pse+0x56>
    1fcc:	bb 0b       	sbc	r27, r27
    1fce:	80 2d       	mov	r24, r0
    1fd0:	bf 01       	movw	r22, r30
    1fd2:	ff 27       	eor	r31, r31
    1fd4:	93 58       	subi	r25, 0x83	; 131
    1fd6:	5f 4f       	sbci	r21, 0xFF	; 255
    1fd8:	3a f0       	brmi	.+14     	; 0x1fe8 <__divsf3_pse+0x70>
    1fda:	9e 3f       	cpi	r25, 0xFE	; 254
    1fdc:	51 05       	cpc	r21, r1
    1fde:	78 f0       	brcs	.+30     	; 0x1ffe <__divsf3_pse+0x86>
    1fe0:	0c 94 e5 10 	jmp	0x21ca	; 0x21ca <__fp_inf>
    1fe4:	0c 94 30 11 	jmp	0x2260	; 0x2260 <__fp_szero>
    1fe8:	5f 3f       	cpi	r21, 0xFF	; 255
    1fea:	e4 f3       	brlt	.-8      	; 0x1fe4 <__divsf3_pse+0x6c>
    1fec:	98 3e       	cpi	r25, 0xE8	; 232
    1fee:	d4 f3       	brlt	.-12     	; 0x1fe4 <__divsf3_pse+0x6c>
    1ff0:	86 95       	lsr	r24
    1ff2:	77 95       	ror	r23
    1ff4:	67 95       	ror	r22
    1ff6:	b7 95       	ror	r27
    1ff8:	f7 95       	ror	r31
    1ffa:	9f 5f       	subi	r25, 0xFF	; 255
    1ffc:	c9 f7       	brne	.-14     	; 0x1ff0 <__divsf3_pse+0x78>
    1ffe:	88 0f       	add	r24, r24
    2000:	91 1d       	adc	r25, r1
    2002:	96 95       	lsr	r25
    2004:	87 95       	ror	r24
    2006:	97 f9       	bld	r25, 7
    2008:	08 95       	ret
    200a:	e1 e0       	ldi	r30, 0x01	; 1
    200c:	66 0f       	add	r22, r22
    200e:	77 1f       	adc	r23, r23
    2010:	88 1f       	adc	r24, r24
    2012:	bb 1f       	adc	r27, r27
    2014:	62 17       	cp	r22, r18
    2016:	73 07       	cpc	r23, r19
    2018:	84 07       	cpc	r24, r20
    201a:	ba 07       	cpc	r27, r26
    201c:	20 f0       	brcs	.+8      	; 0x2026 <__divsf3_pse+0xae>
    201e:	62 1b       	sub	r22, r18
    2020:	73 0b       	sbc	r23, r19
    2022:	84 0b       	sbc	r24, r20
    2024:	ba 0b       	sbc	r27, r26
    2026:	ee 1f       	adc	r30, r30
    2028:	88 f7       	brcc	.-30     	; 0x200c <__divsf3_pse+0x94>
    202a:	e0 95       	com	r30
    202c:	08 95       	ret

0000202e <__fixunssfsi>:
    202e:	0e 94 15 11 	call	0x222a	; 0x222a <__fp_splitA>
    2032:	88 f0       	brcs	.+34     	; 0x2056 <__fixunssfsi+0x28>
    2034:	9f 57       	subi	r25, 0x7F	; 127
    2036:	98 f0       	brcs	.+38     	; 0x205e <__fixunssfsi+0x30>
    2038:	b9 2f       	mov	r27, r25
    203a:	99 27       	eor	r25, r25
    203c:	b7 51       	subi	r27, 0x17	; 23
    203e:	b0 f0       	brcs	.+44     	; 0x206c <__fixunssfsi+0x3e>
    2040:	e1 f0       	breq	.+56     	; 0x207a <__fixunssfsi+0x4c>
    2042:	66 0f       	add	r22, r22
    2044:	77 1f       	adc	r23, r23
    2046:	88 1f       	adc	r24, r24
    2048:	99 1f       	adc	r25, r25
    204a:	1a f0       	brmi	.+6      	; 0x2052 <__fixunssfsi+0x24>
    204c:	ba 95       	dec	r27
    204e:	c9 f7       	brne	.-14     	; 0x2042 <__fixunssfsi+0x14>
    2050:	14 c0       	rjmp	.+40     	; 0x207a <__fixunssfsi+0x4c>
    2052:	b1 30       	cpi	r27, 0x01	; 1
    2054:	91 f0       	breq	.+36     	; 0x207a <__fixunssfsi+0x4c>
    2056:	0e 94 2f 11 	call	0x225e	; 0x225e <__fp_zero>
    205a:	b1 e0       	ldi	r27, 0x01	; 1
    205c:	08 95       	ret
    205e:	0c 94 2f 11 	jmp	0x225e	; 0x225e <__fp_zero>
    2062:	67 2f       	mov	r22, r23
    2064:	78 2f       	mov	r23, r24
    2066:	88 27       	eor	r24, r24
    2068:	b8 5f       	subi	r27, 0xF8	; 248
    206a:	39 f0       	breq	.+14     	; 0x207a <__fixunssfsi+0x4c>
    206c:	b9 3f       	cpi	r27, 0xF9	; 249
    206e:	cc f3       	brlt	.-14     	; 0x2062 <__fixunssfsi+0x34>
    2070:	86 95       	lsr	r24
    2072:	77 95       	ror	r23
    2074:	67 95       	ror	r22
    2076:	b3 95       	inc	r27
    2078:	d9 f7       	brne	.-10     	; 0x2070 <__fixunssfsi+0x42>
    207a:	3e f4       	brtc	.+14     	; 0x208a <__fixunssfsi+0x5c>
    207c:	90 95       	com	r25
    207e:	80 95       	com	r24
    2080:	70 95       	com	r23
    2082:	61 95       	neg	r22
    2084:	7f 4f       	sbci	r23, 0xFF	; 255
    2086:	8f 4f       	sbci	r24, 0xFF	; 255
    2088:	9f 4f       	sbci	r25, 0xFF	; 255
    208a:	08 95       	ret

0000208c <__floatunsisf>:
    208c:	e8 94       	clt
    208e:	09 c0       	rjmp	.+18     	; 0x20a2 <__floatsisf+0x12>

00002090 <__floatsisf>:
    2090:	97 fb       	bst	r25, 7
    2092:	3e f4       	brtc	.+14     	; 0x20a2 <__floatsisf+0x12>
    2094:	90 95       	com	r25
    2096:	80 95       	com	r24
    2098:	70 95       	com	r23
    209a:	61 95       	neg	r22
    209c:	7f 4f       	sbci	r23, 0xFF	; 255
    209e:	8f 4f       	sbci	r24, 0xFF	; 255
    20a0:	9f 4f       	sbci	r25, 0xFF	; 255
    20a2:	99 23       	and	r25, r25
    20a4:	a9 f0       	breq	.+42     	; 0x20d0 <__floatsisf+0x40>
    20a6:	f9 2f       	mov	r31, r25
    20a8:	96 e9       	ldi	r25, 0x96	; 150
    20aa:	bb 27       	eor	r27, r27
    20ac:	93 95       	inc	r25
    20ae:	f6 95       	lsr	r31
    20b0:	87 95       	ror	r24
    20b2:	77 95       	ror	r23
    20b4:	67 95       	ror	r22
    20b6:	b7 95       	ror	r27
    20b8:	f1 11       	cpse	r31, r1
    20ba:	f8 cf       	rjmp	.-16     	; 0x20ac <__floatsisf+0x1c>
    20bc:	fa f4       	brpl	.+62     	; 0x20fc <__floatsisf+0x6c>
    20be:	bb 0f       	add	r27, r27
    20c0:	11 f4       	brne	.+4      	; 0x20c6 <__floatsisf+0x36>
    20c2:	60 ff       	sbrs	r22, 0
    20c4:	1b c0       	rjmp	.+54     	; 0x20fc <__floatsisf+0x6c>
    20c6:	6f 5f       	subi	r22, 0xFF	; 255
    20c8:	7f 4f       	sbci	r23, 0xFF	; 255
    20ca:	8f 4f       	sbci	r24, 0xFF	; 255
    20cc:	9f 4f       	sbci	r25, 0xFF	; 255
    20ce:	16 c0       	rjmp	.+44     	; 0x20fc <__floatsisf+0x6c>
    20d0:	88 23       	and	r24, r24
    20d2:	11 f0       	breq	.+4      	; 0x20d8 <__floatsisf+0x48>
    20d4:	96 e9       	ldi	r25, 0x96	; 150
    20d6:	11 c0       	rjmp	.+34     	; 0x20fa <__floatsisf+0x6a>
    20d8:	77 23       	and	r23, r23
    20da:	21 f0       	breq	.+8      	; 0x20e4 <__floatsisf+0x54>
    20dc:	9e e8       	ldi	r25, 0x8E	; 142
    20de:	87 2f       	mov	r24, r23
    20e0:	76 2f       	mov	r23, r22
    20e2:	05 c0       	rjmp	.+10     	; 0x20ee <__floatsisf+0x5e>
    20e4:	66 23       	and	r22, r22
    20e6:	71 f0       	breq	.+28     	; 0x2104 <__floatsisf+0x74>
    20e8:	96 e8       	ldi	r25, 0x86	; 134
    20ea:	86 2f       	mov	r24, r22
    20ec:	70 e0       	ldi	r23, 0x00	; 0
    20ee:	60 e0       	ldi	r22, 0x00	; 0
    20f0:	2a f0       	brmi	.+10     	; 0x20fc <__floatsisf+0x6c>
    20f2:	9a 95       	dec	r25
    20f4:	66 0f       	add	r22, r22
    20f6:	77 1f       	adc	r23, r23
    20f8:	88 1f       	adc	r24, r24
    20fa:	da f7       	brpl	.-10     	; 0x20f2 <__floatsisf+0x62>
    20fc:	88 0f       	add	r24, r24
    20fe:	96 95       	lsr	r25
    2100:	87 95       	ror	r24
    2102:	97 f9       	bld	r25, 7
    2104:	08 95       	ret

00002106 <__floatundisf>:
    2106:	e8 94       	clt

00002108 <__fp_di2sf>:
    2108:	f9 2f       	mov	r31, r25
    210a:	96 eb       	ldi	r25, 0xB6	; 182
    210c:	ff 23       	and	r31, r31
    210e:	81 f0       	breq	.+32     	; 0x2130 <__fp_di2sf+0x28>
    2110:	12 16       	cp	r1, r18
    2112:	13 06       	cpc	r1, r19
    2114:	14 06       	cpc	r1, r20
    2116:	44 0b       	sbc	r20, r20
    2118:	93 95       	inc	r25
    211a:	f6 95       	lsr	r31
    211c:	87 95       	ror	r24
    211e:	77 95       	ror	r23
    2120:	67 95       	ror	r22
    2122:	57 95       	ror	r21
    2124:	40 40       	sbci	r20, 0x00	; 0
    2126:	ff 23       	and	r31, r31
    2128:	b9 f7       	brne	.-18     	; 0x2118 <__fp_di2sf+0x10>
    212a:	1b c0       	rjmp	.+54     	; 0x2162 <__fp_di2sf+0x5a>
    212c:	99 27       	eor	r25, r25
    212e:	08 95       	ret
    2130:	88 23       	and	r24, r24
    2132:	51 f4       	brne	.+20     	; 0x2148 <__fp_di2sf+0x40>
    2134:	98 50       	subi	r25, 0x08	; 8
    2136:	d2 f7       	brpl	.-12     	; 0x212c <__fp_di2sf+0x24>
    2138:	87 2b       	or	r24, r23
    213a:	76 2f       	mov	r23, r22
    213c:	65 2f       	mov	r22, r21
    213e:	54 2f       	mov	r21, r20
    2140:	43 2f       	mov	r20, r19
    2142:	32 2f       	mov	r19, r18
    2144:	20 e0       	ldi	r18, 0x00	; 0
    2146:	b1 f3       	breq	.-20     	; 0x2134 <__fp_di2sf+0x2c>
    2148:	12 16       	cp	r1, r18
    214a:	13 06       	cpc	r1, r19
    214c:	14 06       	cpc	r1, r20
    214e:	44 0b       	sbc	r20, r20
    2150:	88 23       	and	r24, r24
    2152:	3a f0       	brmi	.+14     	; 0x2162 <__fp_di2sf+0x5a>
    2154:	9a 95       	dec	r25
    2156:	44 0f       	add	r20, r20
    2158:	55 1f       	adc	r21, r21
    215a:	66 1f       	adc	r22, r22
    215c:	77 1f       	adc	r23, r23
    215e:	88 1f       	adc	r24, r24
    2160:	ca f7       	brpl	.-14     	; 0x2154 <__fp_di2sf+0x4c>
    2162:	55 23       	and	r21, r21
    2164:	4a f4       	brpl	.+18     	; 0x2178 <__fp_di2sf+0x70>
    2166:	44 0f       	add	r20, r20
    2168:	55 1f       	adc	r21, r21
    216a:	11 f4       	brne	.+4      	; 0x2170 <__fp_di2sf+0x68>
    216c:	60 ff       	sbrs	r22, 0
    216e:	04 c0       	rjmp	.+8      	; 0x2178 <__fp_di2sf+0x70>
    2170:	6f 5f       	subi	r22, 0xFF	; 255
    2172:	7f 4f       	sbci	r23, 0xFF	; 255
    2174:	8f 4f       	sbci	r24, 0xFF	; 255
    2176:	9f 4f       	sbci	r25, 0xFF	; 255
    2178:	88 0f       	add	r24, r24
    217a:	96 95       	lsr	r25
    217c:	87 95       	ror	r24
    217e:	97 f9       	bld	r25, 7
    2180:	08 95       	ret

00002182 <__fp_cmp>:
    2182:	99 0f       	add	r25, r25
    2184:	00 08       	sbc	r0, r0
    2186:	55 0f       	add	r21, r21
    2188:	aa 0b       	sbc	r26, r26
    218a:	e0 e8       	ldi	r30, 0x80	; 128
    218c:	fe ef       	ldi	r31, 0xFE	; 254
    218e:	16 16       	cp	r1, r22
    2190:	17 06       	cpc	r1, r23
    2192:	e8 07       	cpc	r30, r24
    2194:	f9 07       	cpc	r31, r25
    2196:	c0 f0       	brcs	.+48     	; 0x21c8 <__fp_cmp+0x46>
    2198:	12 16       	cp	r1, r18
    219a:	13 06       	cpc	r1, r19
    219c:	e4 07       	cpc	r30, r20
    219e:	f5 07       	cpc	r31, r21
    21a0:	98 f0       	brcs	.+38     	; 0x21c8 <__fp_cmp+0x46>
    21a2:	62 1b       	sub	r22, r18
    21a4:	73 0b       	sbc	r23, r19
    21a6:	84 0b       	sbc	r24, r20
    21a8:	95 0b       	sbc	r25, r21
    21aa:	39 f4       	brne	.+14     	; 0x21ba <__fp_cmp+0x38>
    21ac:	0a 26       	eor	r0, r26
    21ae:	61 f0       	breq	.+24     	; 0x21c8 <__fp_cmp+0x46>
    21b0:	23 2b       	or	r18, r19
    21b2:	24 2b       	or	r18, r20
    21b4:	25 2b       	or	r18, r21
    21b6:	21 f4       	brne	.+8      	; 0x21c0 <__fp_cmp+0x3e>
    21b8:	08 95       	ret
    21ba:	0a 26       	eor	r0, r26
    21bc:	09 f4       	brne	.+2      	; 0x21c0 <__fp_cmp+0x3e>
    21be:	a1 40       	sbci	r26, 0x01	; 1
    21c0:	a6 95       	lsr	r26
    21c2:	8f ef       	ldi	r24, 0xFF	; 255
    21c4:	81 1d       	adc	r24, r1
    21c6:	81 1d       	adc	r24, r1
    21c8:	08 95       	ret

000021ca <__fp_inf>:
    21ca:	97 f9       	bld	r25, 7
    21cc:	9f 67       	ori	r25, 0x7F	; 127
    21ce:	80 e8       	ldi	r24, 0x80	; 128
    21d0:	70 e0       	ldi	r23, 0x00	; 0
    21d2:	60 e0       	ldi	r22, 0x00	; 0
    21d4:	08 95       	ret

000021d6 <__fp_nan>:
    21d6:	9f ef       	ldi	r25, 0xFF	; 255
    21d8:	80 ec       	ldi	r24, 0xC0	; 192
    21da:	08 95       	ret

000021dc <__fp_pscA>:
    21dc:	00 24       	eor	r0, r0
    21de:	0a 94       	dec	r0
    21e0:	16 16       	cp	r1, r22
    21e2:	17 06       	cpc	r1, r23
    21e4:	18 06       	cpc	r1, r24
    21e6:	09 06       	cpc	r0, r25
    21e8:	08 95       	ret

000021ea <__fp_pscB>:
    21ea:	00 24       	eor	r0, r0
    21ec:	0a 94       	dec	r0
    21ee:	12 16       	cp	r1, r18
    21f0:	13 06       	cpc	r1, r19
    21f2:	14 06       	cpc	r1, r20
    21f4:	05 06       	cpc	r0, r21
    21f6:	08 95       	ret

000021f8 <__fp_round>:
    21f8:	09 2e       	mov	r0, r25
    21fa:	03 94       	inc	r0
    21fc:	00 0c       	add	r0, r0
    21fe:	11 f4       	brne	.+4      	; 0x2204 <__fp_round+0xc>
    2200:	88 23       	and	r24, r24
    2202:	52 f0       	brmi	.+20     	; 0x2218 <__fp_round+0x20>
    2204:	bb 0f       	add	r27, r27
    2206:	40 f4       	brcc	.+16     	; 0x2218 <__fp_round+0x20>
    2208:	bf 2b       	or	r27, r31
    220a:	11 f4       	brne	.+4      	; 0x2210 <__fp_round+0x18>
    220c:	60 ff       	sbrs	r22, 0
    220e:	04 c0       	rjmp	.+8      	; 0x2218 <__fp_round+0x20>
    2210:	6f 5f       	subi	r22, 0xFF	; 255
    2212:	7f 4f       	sbci	r23, 0xFF	; 255
    2214:	8f 4f       	sbci	r24, 0xFF	; 255
    2216:	9f 4f       	sbci	r25, 0xFF	; 255
    2218:	08 95       	ret

0000221a <__fp_split3>:
    221a:	57 fd       	sbrc	r21, 7
    221c:	90 58       	subi	r25, 0x80	; 128
    221e:	44 0f       	add	r20, r20
    2220:	55 1f       	adc	r21, r21
    2222:	59 f0       	breq	.+22     	; 0x223a <__fp_splitA+0x10>
    2224:	5f 3f       	cpi	r21, 0xFF	; 255
    2226:	71 f0       	breq	.+28     	; 0x2244 <__fp_splitA+0x1a>
    2228:	47 95       	ror	r20

0000222a <__fp_splitA>:
    222a:	88 0f       	add	r24, r24
    222c:	97 fb       	bst	r25, 7
    222e:	99 1f       	adc	r25, r25
    2230:	61 f0       	breq	.+24     	; 0x224a <__fp_splitA+0x20>
    2232:	9f 3f       	cpi	r25, 0xFF	; 255
    2234:	79 f0       	breq	.+30     	; 0x2254 <__fp_splitA+0x2a>
    2236:	87 95       	ror	r24
    2238:	08 95       	ret
    223a:	12 16       	cp	r1, r18
    223c:	13 06       	cpc	r1, r19
    223e:	14 06       	cpc	r1, r20
    2240:	55 1f       	adc	r21, r21
    2242:	f2 cf       	rjmp	.-28     	; 0x2228 <__fp_split3+0xe>
    2244:	46 95       	lsr	r20
    2246:	f1 df       	rcall	.-30     	; 0x222a <__fp_splitA>
    2248:	08 c0       	rjmp	.+16     	; 0x225a <__fp_splitA+0x30>
    224a:	16 16       	cp	r1, r22
    224c:	17 06       	cpc	r1, r23
    224e:	18 06       	cpc	r1, r24
    2250:	99 1f       	adc	r25, r25
    2252:	f1 cf       	rjmp	.-30     	; 0x2236 <__fp_splitA+0xc>
    2254:	86 95       	lsr	r24
    2256:	71 05       	cpc	r23, r1
    2258:	61 05       	cpc	r22, r1
    225a:	08 94       	sec
    225c:	08 95       	ret

0000225e <__fp_zero>:
    225e:	e8 94       	clt

00002260 <__fp_szero>:
    2260:	bb 27       	eor	r27, r27
    2262:	66 27       	eor	r22, r22
    2264:	77 27       	eor	r23, r23
    2266:	cb 01       	movw	r24, r22
    2268:	97 f9       	bld	r25, 7
    226a:	08 95       	ret

0000226c <__gesf2>:
    226c:	0e 94 c1 10 	call	0x2182	; 0x2182 <__fp_cmp>
    2270:	08 f4       	brcc	.+2      	; 0x2274 <__gesf2+0x8>
    2272:	8f ef       	ldi	r24, 0xFF	; 255
    2274:	08 95       	ret

00002276 <lround>:
    2276:	0e 94 15 11 	call	0x222a	; 0x222a <__fp_splitA>
    227a:	58 f1       	brcs	.+86     	; 0x22d2 <lround+0x5c>
    227c:	9e 57       	subi	r25, 0x7E	; 126
    227e:	60 f1       	brcs	.+88     	; 0x22d8 <lround+0x62>
    2280:	98 51       	subi	r25, 0x18	; 24
    2282:	a0 f0       	brcs	.+40     	; 0x22ac <lround+0x36>
    2284:	e9 f0       	breq	.+58     	; 0x22c0 <lround+0x4a>
    2286:	98 30       	cpi	r25, 0x08	; 8
    2288:	20 f5       	brcc	.+72     	; 0x22d2 <lround+0x5c>
    228a:	09 2e       	mov	r0, r25
    228c:	99 27       	eor	r25, r25
    228e:	66 0f       	add	r22, r22
    2290:	77 1f       	adc	r23, r23
    2292:	88 1f       	adc	r24, r24
    2294:	99 1f       	adc	r25, r25
    2296:	0a 94       	dec	r0
    2298:	d1 f7       	brne	.-12     	; 0x228e <lround+0x18>
    229a:	12 c0       	rjmp	.+36     	; 0x22c0 <lround+0x4a>
    229c:	06 2e       	mov	r0, r22
    229e:	67 2f       	mov	r22, r23
    22a0:	78 2f       	mov	r23, r24
    22a2:	88 27       	eor	r24, r24
    22a4:	98 5f       	subi	r25, 0xF8	; 248
    22a6:	11 f4       	brne	.+4      	; 0x22ac <lround+0x36>
    22a8:	00 0c       	add	r0, r0
    22aa:	07 c0       	rjmp	.+14     	; 0x22ba <lround+0x44>
    22ac:	99 3f       	cpi	r25, 0xF9	; 249
    22ae:	b4 f3       	brlt	.-20     	; 0x229c <lround+0x26>
    22b0:	86 95       	lsr	r24
    22b2:	77 95       	ror	r23
    22b4:	67 95       	ror	r22
    22b6:	93 95       	inc	r25
    22b8:	d9 f7       	brne	.-10     	; 0x22b0 <lround+0x3a>
    22ba:	61 1d       	adc	r22, r1
    22bc:	71 1d       	adc	r23, r1
    22be:	81 1d       	adc	r24, r1
    22c0:	3e f4       	brtc	.+14     	; 0x22d0 <lround+0x5a>
    22c2:	90 95       	com	r25
    22c4:	80 95       	com	r24
    22c6:	70 95       	com	r23
    22c8:	61 95       	neg	r22
    22ca:	7f 4f       	sbci	r23, 0xFF	; 255
    22cc:	8f 4f       	sbci	r24, 0xFF	; 255
    22ce:	9f 4f       	sbci	r25, 0xFF	; 255
    22d0:	08 95       	ret
    22d2:	68 94       	set
    22d4:	0c 94 30 11 	jmp	0x2260	; 0x2260 <__fp_szero>
    22d8:	0c 94 2f 11 	jmp	0x225e	; 0x225e <__fp_zero>

000022dc <__mulsf3>:
    22dc:	0e 94 81 11 	call	0x2302	; 0x2302 <__mulsf3x>
    22e0:	0c 94 fc 10 	jmp	0x21f8	; 0x21f8 <__fp_round>
    22e4:	0e 94 ee 10 	call	0x21dc	; 0x21dc <__fp_pscA>
    22e8:	38 f0       	brcs	.+14     	; 0x22f8 <__mulsf3+0x1c>
    22ea:	0e 94 f5 10 	call	0x21ea	; 0x21ea <__fp_pscB>
    22ee:	20 f0       	brcs	.+8      	; 0x22f8 <__mulsf3+0x1c>
    22f0:	95 23       	and	r25, r21
    22f2:	11 f0       	breq	.+4      	; 0x22f8 <__mulsf3+0x1c>
    22f4:	0c 94 e5 10 	jmp	0x21ca	; 0x21ca <__fp_inf>
    22f8:	0c 94 eb 10 	jmp	0x21d6	; 0x21d6 <__fp_nan>
    22fc:	11 24       	eor	r1, r1
    22fe:	0c 94 30 11 	jmp	0x2260	; 0x2260 <__fp_szero>

00002302 <__mulsf3x>:
    2302:	0e 94 0d 11 	call	0x221a	; 0x221a <__fp_split3>
    2306:	70 f3       	brcs	.-36     	; 0x22e4 <__mulsf3+0x8>

00002308 <__mulsf3_pse>:
    2308:	95 9f       	mul	r25, r21
    230a:	c1 f3       	breq	.-16     	; 0x22fc <__mulsf3+0x20>
    230c:	95 0f       	add	r25, r21
    230e:	50 e0       	ldi	r21, 0x00	; 0
    2310:	55 1f       	adc	r21, r21
    2312:	62 9f       	mul	r22, r18
    2314:	f0 01       	movw	r30, r0
    2316:	72 9f       	mul	r23, r18
    2318:	bb 27       	eor	r27, r27
    231a:	f0 0d       	add	r31, r0
    231c:	b1 1d       	adc	r27, r1
    231e:	63 9f       	mul	r22, r19
    2320:	aa 27       	eor	r26, r26
    2322:	f0 0d       	add	r31, r0
    2324:	b1 1d       	adc	r27, r1
    2326:	aa 1f       	adc	r26, r26
    2328:	64 9f       	mul	r22, r20
    232a:	66 27       	eor	r22, r22
    232c:	b0 0d       	add	r27, r0
    232e:	a1 1d       	adc	r26, r1
    2330:	66 1f       	adc	r22, r22
    2332:	82 9f       	mul	r24, r18
    2334:	22 27       	eor	r18, r18
    2336:	b0 0d       	add	r27, r0
    2338:	a1 1d       	adc	r26, r1
    233a:	62 1f       	adc	r22, r18
    233c:	73 9f       	mul	r23, r19
    233e:	b0 0d       	add	r27, r0
    2340:	a1 1d       	adc	r26, r1
    2342:	62 1f       	adc	r22, r18
    2344:	83 9f       	mul	r24, r19
    2346:	a0 0d       	add	r26, r0
    2348:	61 1d       	adc	r22, r1
    234a:	22 1f       	adc	r18, r18
    234c:	74 9f       	mul	r23, r20
    234e:	33 27       	eor	r19, r19
    2350:	a0 0d       	add	r26, r0
    2352:	61 1d       	adc	r22, r1
    2354:	23 1f       	adc	r18, r19
    2356:	84 9f       	mul	r24, r20
    2358:	60 0d       	add	r22, r0
    235a:	21 1d       	adc	r18, r1
    235c:	82 2f       	mov	r24, r18
    235e:	76 2f       	mov	r23, r22
    2360:	6a 2f       	mov	r22, r26
    2362:	11 24       	eor	r1, r1
    2364:	9f 57       	subi	r25, 0x7F	; 127
    2366:	50 40       	sbci	r21, 0x00	; 0
    2368:	9a f0       	brmi	.+38     	; 0x2390 <__mulsf3_pse+0x88>
    236a:	f1 f0       	breq	.+60     	; 0x23a8 <__mulsf3_pse+0xa0>
    236c:	88 23       	and	r24, r24
    236e:	4a f0       	brmi	.+18     	; 0x2382 <__mulsf3_pse+0x7a>
    2370:	ee 0f       	add	r30, r30
    2372:	ff 1f       	adc	r31, r31
    2374:	bb 1f       	adc	r27, r27
    2376:	66 1f       	adc	r22, r22
    2378:	77 1f       	adc	r23, r23
    237a:	88 1f       	adc	r24, r24
    237c:	91 50       	subi	r25, 0x01	; 1
    237e:	50 40       	sbci	r21, 0x00	; 0
    2380:	a9 f7       	brne	.-22     	; 0x236c <__mulsf3_pse+0x64>
    2382:	9e 3f       	cpi	r25, 0xFE	; 254
    2384:	51 05       	cpc	r21, r1
    2386:	80 f0       	brcs	.+32     	; 0x23a8 <__mulsf3_pse+0xa0>
    2388:	0c 94 e5 10 	jmp	0x21ca	; 0x21ca <__fp_inf>
    238c:	0c 94 30 11 	jmp	0x2260	; 0x2260 <__fp_szero>
    2390:	5f 3f       	cpi	r21, 0xFF	; 255
    2392:	e4 f3       	brlt	.-8      	; 0x238c <__mulsf3_pse+0x84>
    2394:	98 3e       	cpi	r25, 0xE8	; 232
    2396:	d4 f3       	brlt	.-12     	; 0x238c <__mulsf3_pse+0x84>
    2398:	86 95       	lsr	r24
    239a:	77 95       	ror	r23
    239c:	67 95       	ror	r22
    239e:	b7 95       	ror	r27
    23a0:	f7 95       	ror	r31
    23a2:	e7 95       	ror	r30
    23a4:	9f 5f       	subi	r25, 0xFF	; 255
    23a6:	c1 f7       	brne	.-16     	; 0x2398 <__mulsf3_pse+0x90>
    23a8:	fe 2b       	or	r31, r30
    23aa:	88 0f       	add	r24, r24
    23ac:	91 1d       	adc	r25, r1
    23ae:	96 95       	lsr	r25
    23b0:	87 95       	ror	r24
    23b2:	97 f9       	bld	r25, 7
    23b4:	08 95       	ret

000023b6 <round>:
    23b6:	0e 94 15 11 	call	0x222a	; 0x222a <__fp_splitA>
    23ba:	e8 f0       	brcs	.+58     	; 0x23f6 <round+0x40>
    23bc:	9e 37       	cpi	r25, 0x7E	; 126
    23be:	e8 f0       	brcs	.+58     	; 0x23fa <round+0x44>
    23c0:	96 39       	cpi	r25, 0x96	; 150
    23c2:	b8 f4       	brcc	.+46     	; 0x23f2 <round+0x3c>
    23c4:	9e 38       	cpi	r25, 0x8E	; 142
    23c6:	48 f4       	brcc	.+18     	; 0x23da <round+0x24>
    23c8:	67 2f       	mov	r22, r23
    23ca:	78 2f       	mov	r23, r24
    23cc:	88 27       	eor	r24, r24
    23ce:	98 5f       	subi	r25, 0xF8	; 248
    23d0:	f9 cf       	rjmp	.-14     	; 0x23c4 <round+0xe>
    23d2:	86 95       	lsr	r24
    23d4:	77 95       	ror	r23
    23d6:	67 95       	ror	r22
    23d8:	93 95       	inc	r25
    23da:	95 39       	cpi	r25, 0x95	; 149
    23dc:	d0 f3       	brcs	.-12     	; 0x23d2 <round+0x1c>
    23de:	b6 2f       	mov	r27, r22
    23e0:	b1 70       	andi	r27, 0x01	; 1
    23e2:	6b 0f       	add	r22, r27
    23e4:	71 1d       	adc	r23, r1
    23e6:	81 1d       	adc	r24, r1
    23e8:	20 f4       	brcc	.+8      	; 0x23f2 <round+0x3c>
    23ea:	87 95       	ror	r24
    23ec:	77 95       	ror	r23
    23ee:	67 95       	ror	r22
    23f0:	93 95       	inc	r25
    23f2:	0c 94 ff 11 	jmp	0x23fe	; 0x23fe <__fp_mintl>
    23f6:	0c 94 1a 12 	jmp	0x2434	; 0x2434 <__fp_mpack>
    23fa:	0c 94 30 11 	jmp	0x2260	; 0x2260 <__fp_szero>

000023fe <__fp_mintl>:
    23fe:	88 23       	and	r24, r24
    2400:	71 f4       	brne	.+28     	; 0x241e <__fp_mintl+0x20>
    2402:	77 23       	and	r23, r23
    2404:	21 f0       	breq	.+8      	; 0x240e <__fp_mintl+0x10>
    2406:	98 50       	subi	r25, 0x08	; 8
    2408:	87 2b       	or	r24, r23
    240a:	76 2f       	mov	r23, r22
    240c:	07 c0       	rjmp	.+14     	; 0x241c <__fp_mintl+0x1e>
    240e:	66 23       	and	r22, r22
    2410:	11 f4       	brne	.+4      	; 0x2416 <__fp_mintl+0x18>
    2412:	99 27       	eor	r25, r25
    2414:	0d c0       	rjmp	.+26     	; 0x2430 <__fp_mintl+0x32>
    2416:	90 51       	subi	r25, 0x10	; 16
    2418:	86 2b       	or	r24, r22
    241a:	70 e0       	ldi	r23, 0x00	; 0
    241c:	60 e0       	ldi	r22, 0x00	; 0
    241e:	2a f0       	brmi	.+10     	; 0x242a <__fp_mintl+0x2c>
    2420:	9a 95       	dec	r25
    2422:	66 0f       	add	r22, r22
    2424:	77 1f       	adc	r23, r23
    2426:	88 1f       	adc	r24, r24
    2428:	da f7       	brpl	.-10     	; 0x2420 <__fp_mintl+0x22>
    242a:	88 0f       	add	r24, r24
    242c:	96 95       	lsr	r25
    242e:	87 95       	ror	r24
    2430:	97 f9       	bld	r25, 7
    2432:	08 95       	ret

00002434 <__fp_mpack>:
    2434:	9f 3f       	cpi	r25, 0xFF	; 255
    2436:	31 f0       	breq	.+12     	; 0x2444 <__fp_mpack_finite+0xc>

00002438 <__fp_mpack_finite>:
    2438:	91 50       	subi	r25, 0x01	; 1
    243a:	20 f4       	brcc	.+8      	; 0x2444 <__fp_mpack_finite+0xc>
    243c:	87 95       	ror	r24
    243e:	77 95       	ror	r23
    2440:	67 95       	ror	r22
    2442:	b7 95       	ror	r27
    2444:	88 0f       	add	r24, r24
    2446:	91 1d       	adc	r25, r1
    2448:	96 95       	lsr	r25
    244a:	87 95       	ror	r24
    244c:	97 f9       	bld	r25, 7
    244e:	08 95       	ret

00002450 <__tablejump2__>:
    2450:	ee 0f       	add	r30, r30
    2452:	ff 1f       	adc	r31, r31
    2454:	05 90       	lpm	r0, Z+
    2456:	f4 91       	lpm	r31, Z
    2458:	e0 2d       	mov	r30, r0
    245a:	09 94       	ijmp

0000245c <__muldi3>:
    245c:	df 93       	push	r29
    245e:	cf 93       	push	r28
    2460:	1f 93       	push	r17
    2462:	0f 93       	push	r16
    2464:	9a 9d       	mul	r25, r10
    2466:	f0 2d       	mov	r31, r0
    2468:	21 9f       	mul	r18, r17
    246a:	f0 0d       	add	r31, r0
    246c:	8b 9d       	mul	r24, r11
    246e:	f0 0d       	add	r31, r0
    2470:	8a 9d       	mul	r24, r10
    2472:	e0 2d       	mov	r30, r0
    2474:	f1 0d       	add	r31, r1
    2476:	03 9f       	mul	r16, r19
    2478:	f0 0d       	add	r31, r0
    247a:	02 9f       	mul	r16, r18
    247c:	e0 0d       	add	r30, r0
    247e:	f1 1d       	adc	r31, r1
    2480:	4e 9d       	mul	r20, r14
    2482:	e0 0d       	add	r30, r0
    2484:	f1 1d       	adc	r31, r1
    2486:	5e 9d       	mul	r21, r14
    2488:	f0 0d       	add	r31, r0
    248a:	4f 9d       	mul	r20, r15
    248c:	f0 0d       	add	r31, r0
    248e:	7f 93       	push	r23
    2490:	6f 93       	push	r22
    2492:	bf 92       	push	r11
    2494:	af 92       	push	r10
    2496:	5f 93       	push	r21
    2498:	4f 93       	push	r20
    249a:	d5 01       	movw	r26, r10
    249c:	0e 94 2a 13 	call	0x2654	; 0x2654 <__umulhisi3>
    24a0:	8b 01       	movw	r16, r22
    24a2:	ac 01       	movw	r20, r24
    24a4:	d7 01       	movw	r26, r14
    24a6:	0e 94 2a 13 	call	0x2654	; 0x2654 <__umulhisi3>
    24aa:	eb 01       	movw	r28, r22
    24ac:	e8 0f       	add	r30, r24
    24ae:	f9 1f       	adc	r31, r25
    24b0:	d6 01       	movw	r26, r12
    24b2:	0e 94 7e 12 	call	0x24fc	; 0x24fc <__muldi3_6>
    24b6:	2f 91       	pop	r18
    24b8:	3f 91       	pop	r19
    24ba:	d6 01       	movw	r26, r12
    24bc:	0e 94 2a 13 	call	0x2654	; 0x2654 <__umulhisi3>
    24c0:	c6 0f       	add	r28, r22
    24c2:	d7 1f       	adc	r29, r23
    24c4:	e8 1f       	adc	r30, r24
    24c6:	f9 1f       	adc	r31, r25
    24c8:	af 91       	pop	r26
    24ca:	bf 91       	pop	r27
    24cc:	0e 94 7e 12 	call	0x24fc	; 0x24fc <__muldi3_6>
    24d0:	2f 91       	pop	r18
    24d2:	3f 91       	pop	r19
    24d4:	0e 94 2a 13 	call	0x2654	; 0x2654 <__umulhisi3>
    24d8:	c6 0f       	add	r28, r22
    24da:	d7 1f       	adc	r29, r23
    24dc:	e8 1f       	adc	r30, r24
    24de:	f9 1f       	adc	r31, r25
    24e0:	d6 01       	movw	r26, r12
    24e2:	0e 94 2a 13 	call	0x2654	; 0x2654 <__umulhisi3>
    24e6:	e6 0f       	add	r30, r22
    24e8:	f7 1f       	adc	r31, r23
    24ea:	98 01       	movw	r18, r16
    24ec:	be 01       	movw	r22, r28
    24ee:	cf 01       	movw	r24, r30
    24f0:	11 24       	eor	r1, r1
    24f2:	0f 91       	pop	r16
    24f4:	1f 91       	pop	r17
    24f6:	cf 91       	pop	r28
    24f8:	df 91       	pop	r29
    24fa:	08 95       	ret

000024fc <__muldi3_6>:
    24fc:	0e 94 2a 13 	call	0x2654	; 0x2654 <__umulhisi3>
    2500:	46 0f       	add	r20, r22
    2502:	57 1f       	adc	r21, r23
    2504:	c8 1f       	adc	r28, r24
    2506:	d9 1f       	adc	r29, r25
    2508:	08 f4       	brcc	.+2      	; 0x250c <__muldi3_6+0x10>
    250a:	31 96       	adiw	r30, 0x01	; 1
    250c:	08 95       	ret

0000250e <__umoddi3>:
    250e:	68 94       	set
    2510:	01 c0       	rjmp	.+2      	; 0x2514 <__udivdi3_umoddi3>

00002512 <__udivdi3>:
    2512:	e8 94       	clt

00002514 <__udivdi3_umoddi3>:
    2514:	8f 92       	push	r8
    2516:	9f 92       	push	r9
    2518:	cf 93       	push	r28
    251a:	df 93       	push	r29
    251c:	0e 94 95 12 	call	0x252a	; 0x252a <__udivmod64>
    2520:	df 91       	pop	r29
    2522:	cf 91       	pop	r28
    2524:	9f 90       	pop	r9
    2526:	8f 90       	pop	r8
    2528:	08 95       	ret

0000252a <__udivmod64>:
    252a:	88 24       	eor	r8, r8
    252c:	99 24       	eor	r9, r9
    252e:	f4 01       	movw	r30, r8
    2530:	e4 01       	movw	r28, r8
    2532:	b0 e4       	ldi	r27, 0x40	; 64
    2534:	9f 93       	push	r25
    2536:	aa 27       	eor	r26, r26
    2538:	9a 15       	cp	r25, r10
    253a:	8b 04       	cpc	r8, r11
    253c:	9c 04       	cpc	r9, r12
    253e:	ed 05       	cpc	r30, r13
    2540:	fe 05       	cpc	r31, r14
    2542:	cf 05       	cpc	r28, r15
    2544:	d0 07       	cpc	r29, r16
    2546:	a1 07       	cpc	r26, r17
    2548:	98 f4       	brcc	.+38     	; 0x2570 <__udivmod64+0x46>
    254a:	ad 2f       	mov	r26, r29
    254c:	dc 2f       	mov	r29, r28
    254e:	cf 2f       	mov	r28, r31
    2550:	fe 2f       	mov	r31, r30
    2552:	e9 2d       	mov	r30, r9
    2554:	98 2c       	mov	r9, r8
    2556:	89 2e       	mov	r8, r25
    2558:	98 2f       	mov	r25, r24
    255a:	87 2f       	mov	r24, r23
    255c:	76 2f       	mov	r23, r22
    255e:	65 2f       	mov	r22, r21
    2560:	54 2f       	mov	r21, r20
    2562:	43 2f       	mov	r20, r19
    2564:	32 2f       	mov	r19, r18
    2566:	22 27       	eor	r18, r18
    2568:	b8 50       	subi	r27, 0x08	; 8
    256a:	31 f7       	brne	.-52     	; 0x2538 <__udivmod64+0xe>
    256c:	bf 91       	pop	r27
    256e:	27 c0       	rjmp	.+78     	; 0x25be <__udivmod64+0x94>
    2570:	1b 2e       	mov	r1, r27
    2572:	bf 91       	pop	r27
    2574:	bb 27       	eor	r27, r27
    2576:	22 0f       	add	r18, r18
    2578:	33 1f       	adc	r19, r19
    257a:	44 1f       	adc	r20, r20
    257c:	55 1f       	adc	r21, r21
    257e:	66 1f       	adc	r22, r22
    2580:	77 1f       	adc	r23, r23
    2582:	88 1f       	adc	r24, r24
    2584:	99 1f       	adc	r25, r25
    2586:	88 1c       	adc	r8, r8
    2588:	99 1c       	adc	r9, r9
    258a:	ee 1f       	adc	r30, r30
    258c:	ff 1f       	adc	r31, r31
    258e:	cc 1f       	adc	r28, r28
    2590:	dd 1f       	adc	r29, r29
    2592:	aa 1f       	adc	r26, r26
    2594:	bb 1f       	adc	r27, r27
    2596:	8a 14       	cp	r8, r10
    2598:	9b 04       	cpc	r9, r11
    259a:	ec 05       	cpc	r30, r12
    259c:	fd 05       	cpc	r31, r13
    259e:	ce 05       	cpc	r28, r14
    25a0:	df 05       	cpc	r29, r15
    25a2:	a0 07       	cpc	r26, r16
    25a4:	b1 07       	cpc	r27, r17
    25a6:	48 f0       	brcs	.+18     	; 0x25ba <__udivmod64+0x90>
    25a8:	8a 18       	sub	r8, r10
    25aa:	9b 08       	sbc	r9, r11
    25ac:	ec 09       	sbc	r30, r12
    25ae:	fd 09       	sbc	r31, r13
    25b0:	ce 09       	sbc	r28, r14
    25b2:	df 09       	sbc	r29, r15
    25b4:	a0 0b       	sbc	r26, r16
    25b6:	b1 0b       	sbc	r27, r17
    25b8:	21 60       	ori	r18, 0x01	; 1
    25ba:	1a 94       	dec	r1
    25bc:	e1 f6       	brne	.-72     	; 0x2576 <__udivmod64+0x4c>
    25be:	2e f4       	brtc	.+10     	; 0x25ca <__udivmod64+0xa0>
    25c0:	94 01       	movw	r18, r8
    25c2:	af 01       	movw	r20, r30
    25c4:	be 01       	movw	r22, r28
    25c6:	cd 01       	movw	r24, r26
    25c8:	00 0c       	add	r0, r0
    25ca:	08 95       	ret

000025cc <__negdi2>:
    25cc:	60 95       	com	r22
    25ce:	70 95       	com	r23
    25d0:	80 95       	com	r24
    25d2:	90 95       	com	r25
    25d4:	30 95       	com	r19
    25d6:	40 95       	com	r20
    25d8:	50 95       	com	r21
    25da:	21 95       	neg	r18
    25dc:	3f 4f       	sbci	r19, 0xFF	; 255
    25de:	4f 4f       	sbci	r20, 0xFF	; 255
    25e0:	5f 4f       	sbci	r21, 0xFF	; 255
    25e2:	6f 4f       	sbci	r22, 0xFF	; 255
    25e4:	7f 4f       	sbci	r23, 0xFF	; 255
    25e6:	8f 4f       	sbci	r24, 0xFF	; 255
    25e8:	9f 4f       	sbci	r25, 0xFF	; 255
    25ea:	08 95       	ret

000025ec <__ashldi3>:
    25ec:	0f 93       	push	r16
    25ee:	08 30       	cpi	r16, 0x08	; 8
    25f0:	90 f0       	brcs	.+36     	; 0x2616 <__ashldi3+0x2a>
    25f2:	98 2f       	mov	r25, r24
    25f4:	87 2f       	mov	r24, r23
    25f6:	76 2f       	mov	r23, r22
    25f8:	65 2f       	mov	r22, r21
    25fa:	54 2f       	mov	r21, r20
    25fc:	43 2f       	mov	r20, r19
    25fe:	32 2f       	mov	r19, r18
    2600:	22 27       	eor	r18, r18
    2602:	08 50       	subi	r16, 0x08	; 8
    2604:	f4 cf       	rjmp	.-24     	; 0x25ee <__ashldi3+0x2>
    2606:	22 0f       	add	r18, r18
    2608:	33 1f       	adc	r19, r19
    260a:	44 1f       	adc	r20, r20
    260c:	55 1f       	adc	r21, r21
    260e:	66 1f       	adc	r22, r22
    2610:	77 1f       	adc	r23, r23
    2612:	88 1f       	adc	r24, r24
    2614:	99 1f       	adc	r25, r25
    2616:	0a 95       	dec	r16
    2618:	b2 f7       	brpl	.-20     	; 0x2606 <__ashldi3+0x1a>
    261a:	0f 91       	pop	r16
    261c:	08 95       	ret

0000261e <__adddi3>:
    261e:	2a 0d       	add	r18, r10
    2620:	3b 1d       	adc	r19, r11
    2622:	4c 1d       	adc	r20, r12
    2624:	5d 1d       	adc	r21, r13
    2626:	6e 1d       	adc	r22, r14
    2628:	7f 1d       	adc	r23, r15
    262a:	80 1f       	adc	r24, r16
    262c:	91 1f       	adc	r25, r17
    262e:	08 95       	ret

00002630 <__subdi3>:
    2630:	2a 19       	sub	r18, r10
    2632:	3b 09       	sbc	r19, r11
    2634:	4c 09       	sbc	r20, r12
    2636:	5d 09       	sbc	r21, r13
    2638:	6e 09       	sbc	r22, r14
    263a:	7f 09       	sbc	r23, r15
    263c:	80 0b       	sbc	r24, r16
    263e:	91 0b       	sbc	r25, r17
    2640:	08 95       	ret

00002642 <__cmpdi2>:
    2642:	2a 15       	cp	r18, r10
    2644:	3b 05       	cpc	r19, r11
    2646:	4c 05       	cpc	r20, r12
    2648:	5d 05       	cpc	r21, r13
    264a:	6e 05       	cpc	r22, r14
    264c:	7f 05       	cpc	r23, r15
    264e:	80 07       	cpc	r24, r16
    2650:	91 07       	cpc	r25, r17
    2652:	08 95       	ret

00002654 <__umulhisi3>:
    2654:	a2 9f       	mul	r26, r18
    2656:	b0 01       	movw	r22, r0
    2658:	b3 9f       	mul	r27, r19
    265a:	c0 01       	movw	r24, r0
    265c:	a3 9f       	mul	r26, r19
    265e:	70 0d       	add	r23, r0
    2660:	81 1d       	adc	r24, r1
    2662:	11 24       	eor	r1, r1
    2664:	91 1d       	adc	r25, r1
    2666:	b2 9f       	mul	r27, r18
    2668:	70 0d       	add	r23, r0
    266a:	81 1d       	adc	r24, r1
    266c:	11 24       	eor	r1, r1
    266e:	91 1d       	adc	r25, r1
    2670:	08 95       	ret

00002672 <isspace>:
    2672:	91 11       	cpse	r25, r1
    2674:	0c 94 7c 15 	jmp	0x2af8	; 0x2af8 <__ctype_isfalse>
    2678:	80 32       	cpi	r24, 0x20	; 32
    267a:	19 f0       	breq	.+6      	; 0x2682 <isspace+0x10>
    267c:	89 50       	subi	r24, 0x09	; 9
    267e:	85 50       	subi	r24, 0x05	; 5
    2680:	c8 f7       	brcc	.-14     	; 0x2674 <isspace+0x2>
    2682:	08 95       	ret

00002684 <memmove>:
    2684:	68 17       	cp	r22, r24
    2686:	79 07       	cpc	r23, r25
    2688:	68 f4       	brcc	.+26     	; 0x26a4 <memmove+0x20>
    268a:	fb 01       	movw	r30, r22
    268c:	dc 01       	movw	r26, r24
    268e:	e4 0f       	add	r30, r20
    2690:	f5 1f       	adc	r31, r21
    2692:	a4 0f       	add	r26, r20
    2694:	b5 1f       	adc	r27, r21
    2696:	02 c0       	rjmp	.+4      	; 0x269c <memmove+0x18>
    2698:	02 90       	ld	r0, -Z
    269a:	0e 92       	st	-X, r0
    269c:	41 50       	subi	r20, 0x01	; 1
    269e:	50 40       	sbci	r21, 0x00	; 0
    26a0:	d8 f7       	brcc	.-10     	; 0x2698 <memmove+0x14>
    26a2:	08 95       	ret
    26a4:	0c 94 8a 15 	jmp	0x2b14	; 0x2b14 <memcpy>

000026a8 <strcat>:
    26a8:	fb 01       	movw	r30, r22
    26aa:	dc 01       	movw	r26, r24
    26ac:	0d 90       	ld	r0, X+
    26ae:	00 20       	and	r0, r0
    26b0:	e9 f7       	brne	.-6      	; 0x26ac <strcat+0x4>
    26b2:	11 97       	sbiw	r26, 0x01	; 1
    26b4:	01 90       	ld	r0, Z+
    26b6:	0d 92       	st	X+, r0
    26b8:	00 20       	and	r0, r0
    26ba:	e1 f7       	brne	.-8      	; 0x26b4 <strcat+0xc>
    26bc:	08 95       	ret

000026be <strstr>:
    26be:	fb 01       	movw	r30, r22
    26c0:	51 91       	ld	r21, Z+
    26c2:	55 23       	and	r21, r21
    26c4:	a9 f0       	breq	.+42     	; 0x26f0 <strstr+0x32>
    26c6:	bf 01       	movw	r22, r30
    26c8:	dc 01       	movw	r26, r24
    26ca:	4d 91       	ld	r20, X+
    26cc:	45 17       	cp	r20, r21
    26ce:	41 11       	cpse	r20, r1
    26d0:	e1 f7       	brne	.-8      	; 0x26ca <strstr+0xc>
    26d2:	59 f4       	brne	.+22     	; 0x26ea <strstr+0x2c>
    26d4:	cd 01       	movw	r24, r26
    26d6:	01 90       	ld	r0, Z+
    26d8:	00 20       	and	r0, r0
    26da:	49 f0       	breq	.+18     	; 0x26ee <strstr+0x30>
    26dc:	4d 91       	ld	r20, X+
    26de:	40 15       	cp	r20, r0
    26e0:	41 11       	cpse	r20, r1
    26e2:	c9 f3       	breq	.-14     	; 0x26d6 <strstr+0x18>
    26e4:	fb 01       	movw	r30, r22
    26e6:	41 11       	cpse	r20, r1
    26e8:	ef cf       	rjmp	.-34     	; 0x26c8 <strstr+0xa>
    26ea:	81 e0       	ldi	r24, 0x01	; 1
    26ec:	90 e0       	ldi	r25, 0x00	; 0
    26ee:	01 97       	sbiw	r24, 0x01	; 1
    26f0:	08 95       	ret

000026f2 <sprintf>:
    26f2:	ae e0       	ldi	r26, 0x0E	; 14
    26f4:	b0 e0       	ldi	r27, 0x00	; 0
    26f6:	ef e7       	ldi	r30, 0x7F	; 127
    26f8:	f3 e1       	ldi	r31, 0x13	; 19
    26fa:	0c 94 78 16 	jmp	0x2cf0	; 0x2cf0 <__prologue_saves__+0x1c>
    26fe:	0d 89       	ldd	r16, Y+21	; 0x15
    2700:	1e 89       	ldd	r17, Y+22	; 0x16
    2702:	86 e0       	ldi	r24, 0x06	; 6
    2704:	8c 83       	std	Y+4, r24	; 0x04
    2706:	09 83       	std	Y+1, r16	; 0x01
    2708:	1a 83       	std	Y+2, r17	; 0x02
    270a:	8f ef       	ldi	r24, 0xFF	; 255
    270c:	9f e7       	ldi	r25, 0x7F	; 127
    270e:	8d 83       	std	Y+5, r24	; 0x05
    2710:	9e 83       	std	Y+6, r25	; 0x06
    2712:	ae 01       	movw	r20, r28
    2714:	47 5e       	subi	r20, 0xE7	; 231
    2716:	5f 4f       	sbci	r21, 0xFF	; 255
    2718:	6f 89       	ldd	r22, Y+23	; 0x17
    271a:	78 8d       	ldd	r23, Y+24	; 0x18
    271c:	ce 01       	movw	r24, r28
    271e:	01 96       	adiw	r24, 0x01	; 1
    2720:	0e 94 9b 13 	call	0x2736	; 0x2736 <vfprintf>
    2724:	ef 81       	ldd	r30, Y+7	; 0x07
    2726:	f8 85       	ldd	r31, Y+8	; 0x08
    2728:	e0 0f       	add	r30, r16
    272a:	f1 1f       	adc	r31, r17
    272c:	10 82       	st	Z, r1
    272e:	2e 96       	adiw	r28, 0x0e	; 14
    2730:	e4 e0       	ldi	r30, 0x04	; 4
    2732:	0c 94 91 16 	jmp	0x2d22	; 0x2d22 <__epilogue_restores__+0x1c>

00002736 <vfprintf>:
    2736:	ab e0       	ldi	r26, 0x0B	; 11
    2738:	b0 e0       	ldi	r27, 0x00	; 0
    273a:	e1 ea       	ldi	r30, 0xA1	; 161
    273c:	f3 e1       	ldi	r31, 0x13	; 19
    273e:	0c 94 6a 16 	jmp	0x2cd4	; 0x2cd4 <__prologue_saves__>
    2742:	6c 01       	movw	r12, r24
    2744:	7b 01       	movw	r14, r22
    2746:	8a 01       	movw	r16, r20
    2748:	fc 01       	movw	r30, r24
    274a:	16 82       	std	Z+6, r1	; 0x06
    274c:	17 82       	std	Z+7, r1	; 0x07
    274e:	83 81       	ldd	r24, Z+3	; 0x03
    2750:	81 ff       	sbrs	r24, 1
    2752:	cc c1       	rjmp	.+920    	; 0x2aec <vfprintf+0x3b6>
    2754:	ce 01       	movw	r24, r28
    2756:	01 96       	adiw	r24, 0x01	; 1
    2758:	3c 01       	movw	r6, r24
    275a:	f6 01       	movw	r30, r12
    275c:	93 81       	ldd	r25, Z+3	; 0x03
    275e:	f7 01       	movw	r30, r14
    2760:	93 fd       	sbrc	r25, 3
    2762:	85 91       	lpm	r24, Z+
    2764:	93 ff       	sbrs	r25, 3
    2766:	81 91       	ld	r24, Z+
    2768:	7f 01       	movw	r14, r30
    276a:	88 23       	and	r24, r24
    276c:	09 f4       	brne	.+2      	; 0x2770 <vfprintf+0x3a>
    276e:	ba c1       	rjmp	.+884    	; 0x2ae4 <vfprintf+0x3ae>
    2770:	85 32       	cpi	r24, 0x25	; 37
    2772:	39 f4       	brne	.+14     	; 0x2782 <vfprintf+0x4c>
    2774:	93 fd       	sbrc	r25, 3
    2776:	85 91       	lpm	r24, Z+
    2778:	93 ff       	sbrs	r25, 3
    277a:	81 91       	ld	r24, Z+
    277c:	7f 01       	movw	r14, r30
    277e:	85 32       	cpi	r24, 0x25	; 37
    2780:	29 f4       	brne	.+10     	; 0x278c <vfprintf+0x56>
    2782:	b6 01       	movw	r22, r12
    2784:	90 e0       	ldi	r25, 0x00	; 0
    2786:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <fputc>
    278a:	e7 cf       	rjmp	.-50     	; 0x275a <vfprintf+0x24>
    278c:	91 2c       	mov	r9, r1
    278e:	21 2c       	mov	r2, r1
    2790:	31 2c       	mov	r3, r1
    2792:	ff e1       	ldi	r31, 0x1F	; 31
    2794:	f3 15       	cp	r31, r3
    2796:	d8 f0       	brcs	.+54     	; 0x27ce <vfprintf+0x98>
    2798:	8b 32       	cpi	r24, 0x2B	; 43
    279a:	79 f0       	breq	.+30     	; 0x27ba <vfprintf+0x84>
    279c:	38 f4       	brcc	.+14     	; 0x27ac <vfprintf+0x76>
    279e:	80 32       	cpi	r24, 0x20	; 32
    27a0:	79 f0       	breq	.+30     	; 0x27c0 <vfprintf+0x8a>
    27a2:	83 32       	cpi	r24, 0x23	; 35
    27a4:	a1 f4       	brne	.+40     	; 0x27ce <vfprintf+0x98>
    27a6:	23 2d       	mov	r18, r3
    27a8:	20 61       	ori	r18, 0x10	; 16
    27aa:	1d c0       	rjmp	.+58     	; 0x27e6 <vfprintf+0xb0>
    27ac:	8d 32       	cpi	r24, 0x2D	; 45
    27ae:	61 f0       	breq	.+24     	; 0x27c8 <vfprintf+0x92>
    27b0:	80 33       	cpi	r24, 0x30	; 48
    27b2:	69 f4       	brne	.+26     	; 0x27ce <vfprintf+0x98>
    27b4:	23 2d       	mov	r18, r3
    27b6:	21 60       	ori	r18, 0x01	; 1
    27b8:	16 c0       	rjmp	.+44     	; 0x27e6 <vfprintf+0xb0>
    27ba:	83 2d       	mov	r24, r3
    27bc:	82 60       	ori	r24, 0x02	; 2
    27be:	38 2e       	mov	r3, r24
    27c0:	e3 2d       	mov	r30, r3
    27c2:	e4 60       	ori	r30, 0x04	; 4
    27c4:	3e 2e       	mov	r3, r30
    27c6:	2a c0       	rjmp	.+84     	; 0x281c <vfprintf+0xe6>
    27c8:	f3 2d       	mov	r31, r3
    27ca:	f8 60       	ori	r31, 0x08	; 8
    27cc:	1d c0       	rjmp	.+58     	; 0x2808 <vfprintf+0xd2>
    27ce:	37 fc       	sbrc	r3, 7
    27d0:	2d c0       	rjmp	.+90     	; 0x282c <vfprintf+0xf6>
    27d2:	20 ed       	ldi	r18, 0xD0	; 208
    27d4:	28 0f       	add	r18, r24
    27d6:	2a 30       	cpi	r18, 0x0A	; 10
    27d8:	40 f0       	brcs	.+16     	; 0x27ea <vfprintf+0xb4>
    27da:	8e 32       	cpi	r24, 0x2E	; 46
    27dc:	b9 f4       	brne	.+46     	; 0x280c <vfprintf+0xd6>
    27de:	36 fc       	sbrc	r3, 6
    27e0:	81 c1       	rjmp	.+770    	; 0x2ae4 <vfprintf+0x3ae>
    27e2:	23 2d       	mov	r18, r3
    27e4:	20 64       	ori	r18, 0x40	; 64
    27e6:	32 2e       	mov	r3, r18
    27e8:	19 c0       	rjmp	.+50     	; 0x281c <vfprintf+0xe6>
    27ea:	36 fe       	sbrs	r3, 6
    27ec:	06 c0       	rjmp	.+12     	; 0x27fa <vfprintf+0xc4>
    27ee:	8a e0       	ldi	r24, 0x0A	; 10
    27f0:	98 9e       	mul	r9, r24
    27f2:	20 0d       	add	r18, r0
    27f4:	11 24       	eor	r1, r1
    27f6:	92 2e       	mov	r9, r18
    27f8:	11 c0       	rjmp	.+34     	; 0x281c <vfprintf+0xe6>
    27fa:	ea e0       	ldi	r30, 0x0A	; 10
    27fc:	2e 9e       	mul	r2, r30
    27fe:	20 0d       	add	r18, r0
    2800:	11 24       	eor	r1, r1
    2802:	22 2e       	mov	r2, r18
    2804:	f3 2d       	mov	r31, r3
    2806:	f0 62       	ori	r31, 0x20	; 32
    2808:	3f 2e       	mov	r3, r31
    280a:	08 c0       	rjmp	.+16     	; 0x281c <vfprintf+0xe6>
    280c:	8c 36       	cpi	r24, 0x6C	; 108
    280e:	21 f4       	brne	.+8      	; 0x2818 <vfprintf+0xe2>
    2810:	83 2d       	mov	r24, r3
    2812:	80 68       	ori	r24, 0x80	; 128
    2814:	38 2e       	mov	r3, r24
    2816:	02 c0       	rjmp	.+4      	; 0x281c <vfprintf+0xe6>
    2818:	88 36       	cpi	r24, 0x68	; 104
    281a:	41 f4       	brne	.+16     	; 0x282c <vfprintf+0xf6>
    281c:	f7 01       	movw	r30, r14
    281e:	93 fd       	sbrc	r25, 3
    2820:	85 91       	lpm	r24, Z+
    2822:	93 ff       	sbrs	r25, 3
    2824:	81 91       	ld	r24, Z+
    2826:	7f 01       	movw	r14, r30
    2828:	81 11       	cpse	r24, r1
    282a:	b3 cf       	rjmp	.-154    	; 0x2792 <vfprintf+0x5c>
    282c:	98 2f       	mov	r25, r24
    282e:	9f 7d       	andi	r25, 0xDF	; 223
    2830:	95 54       	subi	r25, 0x45	; 69
    2832:	93 30       	cpi	r25, 0x03	; 3
    2834:	28 f4       	brcc	.+10     	; 0x2840 <vfprintf+0x10a>
    2836:	0c 5f       	subi	r16, 0xFC	; 252
    2838:	1f 4f       	sbci	r17, 0xFF	; 255
    283a:	9f e3       	ldi	r25, 0x3F	; 63
    283c:	99 83       	std	Y+1, r25	; 0x01
    283e:	0d c0       	rjmp	.+26     	; 0x285a <vfprintf+0x124>
    2840:	83 36       	cpi	r24, 0x63	; 99
    2842:	31 f0       	breq	.+12     	; 0x2850 <vfprintf+0x11a>
    2844:	83 37       	cpi	r24, 0x73	; 115
    2846:	71 f0       	breq	.+28     	; 0x2864 <vfprintf+0x12e>
    2848:	83 35       	cpi	r24, 0x53	; 83
    284a:	09 f0       	breq	.+2      	; 0x284e <vfprintf+0x118>
    284c:	59 c0       	rjmp	.+178    	; 0x2900 <vfprintf+0x1ca>
    284e:	21 c0       	rjmp	.+66     	; 0x2892 <vfprintf+0x15c>
    2850:	f8 01       	movw	r30, r16
    2852:	80 81       	ld	r24, Z
    2854:	89 83       	std	Y+1, r24	; 0x01
    2856:	0e 5f       	subi	r16, 0xFE	; 254
    2858:	1f 4f       	sbci	r17, 0xFF	; 255
    285a:	88 24       	eor	r8, r8
    285c:	83 94       	inc	r8
    285e:	91 2c       	mov	r9, r1
    2860:	53 01       	movw	r10, r6
    2862:	13 c0       	rjmp	.+38     	; 0x288a <vfprintf+0x154>
    2864:	28 01       	movw	r4, r16
    2866:	f2 e0       	ldi	r31, 0x02	; 2
    2868:	4f 0e       	add	r4, r31
    286a:	51 1c       	adc	r5, r1
    286c:	f8 01       	movw	r30, r16
    286e:	a0 80       	ld	r10, Z
    2870:	b1 80       	ldd	r11, Z+1	; 0x01
    2872:	36 fe       	sbrs	r3, 6
    2874:	03 c0       	rjmp	.+6      	; 0x287c <vfprintf+0x146>
    2876:	69 2d       	mov	r22, r9
    2878:	70 e0       	ldi	r23, 0x00	; 0
    287a:	02 c0       	rjmp	.+4      	; 0x2880 <vfprintf+0x14a>
    287c:	6f ef       	ldi	r22, 0xFF	; 255
    287e:	7f ef       	ldi	r23, 0xFF	; 255
    2880:	c5 01       	movw	r24, r10
    2882:	0e 94 93 15 	call	0x2b26	; 0x2b26 <strnlen>
    2886:	4c 01       	movw	r8, r24
    2888:	82 01       	movw	r16, r4
    288a:	f3 2d       	mov	r31, r3
    288c:	ff 77       	andi	r31, 0x7F	; 127
    288e:	3f 2e       	mov	r3, r31
    2890:	16 c0       	rjmp	.+44     	; 0x28be <vfprintf+0x188>
    2892:	28 01       	movw	r4, r16
    2894:	22 e0       	ldi	r18, 0x02	; 2
    2896:	42 0e       	add	r4, r18
    2898:	51 1c       	adc	r5, r1
    289a:	f8 01       	movw	r30, r16
    289c:	a0 80       	ld	r10, Z
    289e:	b1 80       	ldd	r11, Z+1	; 0x01
    28a0:	36 fe       	sbrs	r3, 6
    28a2:	03 c0       	rjmp	.+6      	; 0x28aa <vfprintf+0x174>
    28a4:	69 2d       	mov	r22, r9
    28a6:	70 e0       	ldi	r23, 0x00	; 0
    28a8:	02 c0       	rjmp	.+4      	; 0x28ae <vfprintf+0x178>
    28aa:	6f ef       	ldi	r22, 0xFF	; 255
    28ac:	7f ef       	ldi	r23, 0xFF	; 255
    28ae:	c5 01       	movw	r24, r10
    28b0:	0e 94 7f 15 	call	0x2afe	; 0x2afe <strnlen_P>
    28b4:	4c 01       	movw	r8, r24
    28b6:	f3 2d       	mov	r31, r3
    28b8:	f0 68       	ori	r31, 0x80	; 128
    28ba:	3f 2e       	mov	r3, r31
    28bc:	82 01       	movw	r16, r4
    28be:	33 fc       	sbrc	r3, 3
    28c0:	1b c0       	rjmp	.+54     	; 0x28f8 <vfprintf+0x1c2>
    28c2:	82 2d       	mov	r24, r2
    28c4:	90 e0       	ldi	r25, 0x00	; 0
    28c6:	88 16       	cp	r8, r24
    28c8:	99 06       	cpc	r9, r25
    28ca:	b0 f4       	brcc	.+44     	; 0x28f8 <vfprintf+0x1c2>
    28cc:	b6 01       	movw	r22, r12
    28ce:	80 e2       	ldi	r24, 0x20	; 32
    28d0:	90 e0       	ldi	r25, 0x00	; 0
    28d2:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <fputc>
    28d6:	2a 94       	dec	r2
    28d8:	f4 cf       	rjmp	.-24     	; 0x28c2 <vfprintf+0x18c>
    28da:	f5 01       	movw	r30, r10
    28dc:	37 fc       	sbrc	r3, 7
    28de:	85 91       	lpm	r24, Z+
    28e0:	37 fe       	sbrs	r3, 7
    28e2:	81 91       	ld	r24, Z+
    28e4:	5f 01       	movw	r10, r30
    28e6:	b6 01       	movw	r22, r12
    28e8:	90 e0       	ldi	r25, 0x00	; 0
    28ea:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <fputc>
    28ee:	21 10       	cpse	r2, r1
    28f0:	2a 94       	dec	r2
    28f2:	21 e0       	ldi	r18, 0x01	; 1
    28f4:	82 1a       	sub	r8, r18
    28f6:	91 08       	sbc	r9, r1
    28f8:	81 14       	cp	r8, r1
    28fa:	91 04       	cpc	r9, r1
    28fc:	71 f7       	brne	.-36     	; 0x28da <vfprintf+0x1a4>
    28fe:	e8 c0       	rjmp	.+464    	; 0x2ad0 <vfprintf+0x39a>
    2900:	84 36       	cpi	r24, 0x64	; 100
    2902:	11 f0       	breq	.+4      	; 0x2908 <vfprintf+0x1d2>
    2904:	89 36       	cpi	r24, 0x69	; 105
    2906:	41 f5       	brne	.+80     	; 0x2958 <vfprintf+0x222>
    2908:	f8 01       	movw	r30, r16
    290a:	37 fe       	sbrs	r3, 7
    290c:	07 c0       	rjmp	.+14     	; 0x291c <vfprintf+0x1e6>
    290e:	60 81       	ld	r22, Z
    2910:	71 81       	ldd	r23, Z+1	; 0x01
    2912:	82 81       	ldd	r24, Z+2	; 0x02
    2914:	93 81       	ldd	r25, Z+3	; 0x03
    2916:	0c 5f       	subi	r16, 0xFC	; 252
    2918:	1f 4f       	sbci	r17, 0xFF	; 255
    291a:	08 c0       	rjmp	.+16     	; 0x292c <vfprintf+0x1f6>
    291c:	60 81       	ld	r22, Z
    291e:	71 81       	ldd	r23, Z+1	; 0x01
    2920:	07 2e       	mov	r0, r23
    2922:	00 0c       	add	r0, r0
    2924:	88 0b       	sbc	r24, r24
    2926:	99 0b       	sbc	r25, r25
    2928:	0e 5f       	subi	r16, 0xFE	; 254
    292a:	1f 4f       	sbci	r17, 0xFF	; 255
    292c:	f3 2d       	mov	r31, r3
    292e:	ff 76       	andi	r31, 0x6F	; 111
    2930:	3f 2e       	mov	r3, r31
    2932:	97 ff       	sbrs	r25, 7
    2934:	09 c0       	rjmp	.+18     	; 0x2948 <vfprintf+0x212>
    2936:	90 95       	com	r25
    2938:	80 95       	com	r24
    293a:	70 95       	com	r23
    293c:	61 95       	neg	r22
    293e:	7f 4f       	sbci	r23, 0xFF	; 255
    2940:	8f 4f       	sbci	r24, 0xFF	; 255
    2942:	9f 4f       	sbci	r25, 0xFF	; 255
    2944:	f0 68       	ori	r31, 0x80	; 128
    2946:	3f 2e       	mov	r3, r31
    2948:	2a e0       	ldi	r18, 0x0A	; 10
    294a:	30 e0       	ldi	r19, 0x00	; 0
    294c:	a3 01       	movw	r20, r6
    294e:	0e 94 da 15 	call	0x2bb4	; 0x2bb4 <__ultoa_invert>
    2952:	88 2e       	mov	r8, r24
    2954:	86 18       	sub	r8, r6
    2956:	45 c0       	rjmp	.+138    	; 0x29e2 <vfprintf+0x2ac>
    2958:	85 37       	cpi	r24, 0x75	; 117
    295a:	31 f4       	brne	.+12     	; 0x2968 <vfprintf+0x232>
    295c:	23 2d       	mov	r18, r3
    295e:	2f 7e       	andi	r18, 0xEF	; 239
    2960:	b2 2e       	mov	r11, r18
    2962:	2a e0       	ldi	r18, 0x0A	; 10
    2964:	30 e0       	ldi	r19, 0x00	; 0
    2966:	25 c0       	rjmp	.+74     	; 0x29b2 <vfprintf+0x27c>
    2968:	93 2d       	mov	r25, r3
    296a:	99 7f       	andi	r25, 0xF9	; 249
    296c:	b9 2e       	mov	r11, r25
    296e:	8f 36       	cpi	r24, 0x6F	; 111
    2970:	c1 f0       	breq	.+48     	; 0x29a2 <vfprintf+0x26c>
    2972:	18 f4       	brcc	.+6      	; 0x297a <vfprintf+0x244>
    2974:	88 35       	cpi	r24, 0x58	; 88
    2976:	79 f0       	breq	.+30     	; 0x2996 <vfprintf+0x260>
    2978:	b5 c0       	rjmp	.+362    	; 0x2ae4 <vfprintf+0x3ae>
    297a:	80 37       	cpi	r24, 0x70	; 112
    297c:	19 f0       	breq	.+6      	; 0x2984 <vfprintf+0x24e>
    297e:	88 37       	cpi	r24, 0x78	; 120
    2980:	21 f0       	breq	.+8      	; 0x298a <vfprintf+0x254>
    2982:	b0 c0       	rjmp	.+352    	; 0x2ae4 <vfprintf+0x3ae>
    2984:	e9 2f       	mov	r30, r25
    2986:	e0 61       	ori	r30, 0x10	; 16
    2988:	be 2e       	mov	r11, r30
    298a:	b4 fe       	sbrs	r11, 4
    298c:	0d c0       	rjmp	.+26     	; 0x29a8 <vfprintf+0x272>
    298e:	fb 2d       	mov	r31, r11
    2990:	f4 60       	ori	r31, 0x04	; 4
    2992:	bf 2e       	mov	r11, r31
    2994:	09 c0       	rjmp	.+18     	; 0x29a8 <vfprintf+0x272>
    2996:	34 fe       	sbrs	r3, 4
    2998:	0a c0       	rjmp	.+20     	; 0x29ae <vfprintf+0x278>
    299a:	29 2f       	mov	r18, r25
    299c:	26 60       	ori	r18, 0x06	; 6
    299e:	b2 2e       	mov	r11, r18
    29a0:	06 c0       	rjmp	.+12     	; 0x29ae <vfprintf+0x278>
    29a2:	28 e0       	ldi	r18, 0x08	; 8
    29a4:	30 e0       	ldi	r19, 0x00	; 0
    29a6:	05 c0       	rjmp	.+10     	; 0x29b2 <vfprintf+0x27c>
    29a8:	20 e1       	ldi	r18, 0x10	; 16
    29aa:	30 e0       	ldi	r19, 0x00	; 0
    29ac:	02 c0       	rjmp	.+4      	; 0x29b2 <vfprintf+0x27c>
    29ae:	20 e1       	ldi	r18, 0x10	; 16
    29b0:	32 e0       	ldi	r19, 0x02	; 2
    29b2:	f8 01       	movw	r30, r16
    29b4:	b7 fe       	sbrs	r11, 7
    29b6:	07 c0       	rjmp	.+14     	; 0x29c6 <vfprintf+0x290>
    29b8:	60 81       	ld	r22, Z
    29ba:	71 81       	ldd	r23, Z+1	; 0x01
    29bc:	82 81       	ldd	r24, Z+2	; 0x02
    29be:	93 81       	ldd	r25, Z+3	; 0x03
    29c0:	0c 5f       	subi	r16, 0xFC	; 252
    29c2:	1f 4f       	sbci	r17, 0xFF	; 255
    29c4:	06 c0       	rjmp	.+12     	; 0x29d2 <vfprintf+0x29c>
    29c6:	60 81       	ld	r22, Z
    29c8:	71 81       	ldd	r23, Z+1	; 0x01
    29ca:	80 e0       	ldi	r24, 0x00	; 0
    29cc:	90 e0       	ldi	r25, 0x00	; 0
    29ce:	0e 5f       	subi	r16, 0xFE	; 254
    29d0:	1f 4f       	sbci	r17, 0xFF	; 255
    29d2:	a3 01       	movw	r20, r6
    29d4:	0e 94 da 15 	call	0x2bb4	; 0x2bb4 <__ultoa_invert>
    29d8:	88 2e       	mov	r8, r24
    29da:	86 18       	sub	r8, r6
    29dc:	fb 2d       	mov	r31, r11
    29de:	ff 77       	andi	r31, 0x7F	; 127
    29e0:	3f 2e       	mov	r3, r31
    29e2:	36 fe       	sbrs	r3, 6
    29e4:	0d c0       	rjmp	.+26     	; 0x2a00 <vfprintf+0x2ca>
    29e6:	23 2d       	mov	r18, r3
    29e8:	2e 7f       	andi	r18, 0xFE	; 254
    29ea:	a2 2e       	mov	r10, r18
    29ec:	89 14       	cp	r8, r9
    29ee:	58 f4       	brcc	.+22     	; 0x2a06 <vfprintf+0x2d0>
    29f0:	34 fe       	sbrs	r3, 4
    29f2:	0b c0       	rjmp	.+22     	; 0x2a0a <vfprintf+0x2d4>
    29f4:	32 fc       	sbrc	r3, 2
    29f6:	09 c0       	rjmp	.+18     	; 0x2a0a <vfprintf+0x2d4>
    29f8:	83 2d       	mov	r24, r3
    29fa:	8e 7e       	andi	r24, 0xEE	; 238
    29fc:	a8 2e       	mov	r10, r24
    29fe:	05 c0       	rjmp	.+10     	; 0x2a0a <vfprintf+0x2d4>
    2a00:	b8 2c       	mov	r11, r8
    2a02:	a3 2c       	mov	r10, r3
    2a04:	03 c0       	rjmp	.+6      	; 0x2a0c <vfprintf+0x2d6>
    2a06:	b8 2c       	mov	r11, r8
    2a08:	01 c0       	rjmp	.+2      	; 0x2a0c <vfprintf+0x2d6>
    2a0a:	b9 2c       	mov	r11, r9
    2a0c:	a4 fe       	sbrs	r10, 4
    2a0e:	0f c0       	rjmp	.+30     	; 0x2a2e <vfprintf+0x2f8>
    2a10:	fe 01       	movw	r30, r28
    2a12:	e8 0d       	add	r30, r8
    2a14:	f1 1d       	adc	r31, r1
    2a16:	80 81       	ld	r24, Z
    2a18:	80 33       	cpi	r24, 0x30	; 48
    2a1a:	21 f4       	brne	.+8      	; 0x2a24 <vfprintf+0x2ee>
    2a1c:	9a 2d       	mov	r25, r10
    2a1e:	99 7e       	andi	r25, 0xE9	; 233
    2a20:	a9 2e       	mov	r10, r25
    2a22:	09 c0       	rjmp	.+18     	; 0x2a36 <vfprintf+0x300>
    2a24:	a2 fe       	sbrs	r10, 2
    2a26:	06 c0       	rjmp	.+12     	; 0x2a34 <vfprintf+0x2fe>
    2a28:	b3 94       	inc	r11
    2a2a:	b3 94       	inc	r11
    2a2c:	04 c0       	rjmp	.+8      	; 0x2a36 <vfprintf+0x300>
    2a2e:	8a 2d       	mov	r24, r10
    2a30:	86 78       	andi	r24, 0x86	; 134
    2a32:	09 f0       	breq	.+2      	; 0x2a36 <vfprintf+0x300>
    2a34:	b3 94       	inc	r11
    2a36:	a3 fc       	sbrc	r10, 3
    2a38:	11 c0       	rjmp	.+34     	; 0x2a5c <vfprintf+0x326>
    2a3a:	a0 fe       	sbrs	r10, 0
    2a3c:	06 c0       	rjmp	.+12     	; 0x2a4a <vfprintf+0x314>
    2a3e:	b2 14       	cp	r11, r2
    2a40:	88 f4       	brcc	.+34     	; 0x2a64 <vfprintf+0x32e>
    2a42:	28 0c       	add	r2, r8
    2a44:	92 2c       	mov	r9, r2
    2a46:	9b 18       	sub	r9, r11
    2a48:	0e c0       	rjmp	.+28     	; 0x2a66 <vfprintf+0x330>
    2a4a:	b2 14       	cp	r11, r2
    2a4c:	60 f4       	brcc	.+24     	; 0x2a66 <vfprintf+0x330>
    2a4e:	b6 01       	movw	r22, r12
    2a50:	80 e2       	ldi	r24, 0x20	; 32
    2a52:	90 e0       	ldi	r25, 0x00	; 0
    2a54:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <fputc>
    2a58:	b3 94       	inc	r11
    2a5a:	f7 cf       	rjmp	.-18     	; 0x2a4a <vfprintf+0x314>
    2a5c:	b2 14       	cp	r11, r2
    2a5e:	18 f4       	brcc	.+6      	; 0x2a66 <vfprintf+0x330>
    2a60:	2b 18       	sub	r2, r11
    2a62:	02 c0       	rjmp	.+4      	; 0x2a68 <vfprintf+0x332>
    2a64:	98 2c       	mov	r9, r8
    2a66:	21 2c       	mov	r2, r1
    2a68:	a4 fe       	sbrs	r10, 4
    2a6a:	10 c0       	rjmp	.+32     	; 0x2a8c <vfprintf+0x356>
    2a6c:	b6 01       	movw	r22, r12
    2a6e:	80 e3       	ldi	r24, 0x30	; 48
    2a70:	90 e0       	ldi	r25, 0x00	; 0
    2a72:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <fputc>
    2a76:	a2 fe       	sbrs	r10, 2
    2a78:	17 c0       	rjmp	.+46     	; 0x2aa8 <vfprintf+0x372>
    2a7a:	a1 fc       	sbrc	r10, 1
    2a7c:	03 c0       	rjmp	.+6      	; 0x2a84 <vfprintf+0x34e>
    2a7e:	88 e7       	ldi	r24, 0x78	; 120
    2a80:	90 e0       	ldi	r25, 0x00	; 0
    2a82:	02 c0       	rjmp	.+4      	; 0x2a88 <vfprintf+0x352>
    2a84:	88 e5       	ldi	r24, 0x58	; 88
    2a86:	90 e0       	ldi	r25, 0x00	; 0
    2a88:	b6 01       	movw	r22, r12
    2a8a:	0c c0       	rjmp	.+24     	; 0x2aa4 <vfprintf+0x36e>
    2a8c:	8a 2d       	mov	r24, r10
    2a8e:	86 78       	andi	r24, 0x86	; 134
    2a90:	59 f0       	breq	.+22     	; 0x2aa8 <vfprintf+0x372>
    2a92:	a1 fe       	sbrs	r10, 1
    2a94:	02 c0       	rjmp	.+4      	; 0x2a9a <vfprintf+0x364>
    2a96:	8b e2       	ldi	r24, 0x2B	; 43
    2a98:	01 c0       	rjmp	.+2      	; 0x2a9c <vfprintf+0x366>
    2a9a:	80 e2       	ldi	r24, 0x20	; 32
    2a9c:	a7 fc       	sbrc	r10, 7
    2a9e:	8d e2       	ldi	r24, 0x2D	; 45
    2aa0:	b6 01       	movw	r22, r12
    2aa2:	90 e0       	ldi	r25, 0x00	; 0
    2aa4:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <fputc>
    2aa8:	89 14       	cp	r8, r9
    2aaa:	38 f4       	brcc	.+14     	; 0x2aba <vfprintf+0x384>
    2aac:	b6 01       	movw	r22, r12
    2aae:	80 e3       	ldi	r24, 0x30	; 48
    2ab0:	90 e0       	ldi	r25, 0x00	; 0
    2ab2:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <fputc>
    2ab6:	9a 94       	dec	r9
    2ab8:	f7 cf       	rjmp	.-18     	; 0x2aa8 <vfprintf+0x372>
    2aba:	8a 94       	dec	r8
    2abc:	f3 01       	movw	r30, r6
    2abe:	e8 0d       	add	r30, r8
    2ac0:	f1 1d       	adc	r31, r1
    2ac2:	80 81       	ld	r24, Z
    2ac4:	b6 01       	movw	r22, r12
    2ac6:	90 e0       	ldi	r25, 0x00	; 0
    2ac8:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <fputc>
    2acc:	81 10       	cpse	r8, r1
    2ace:	f5 cf       	rjmp	.-22     	; 0x2aba <vfprintf+0x384>
    2ad0:	22 20       	and	r2, r2
    2ad2:	09 f4       	brne	.+2      	; 0x2ad6 <vfprintf+0x3a0>
    2ad4:	42 ce       	rjmp	.-892    	; 0x275a <vfprintf+0x24>
    2ad6:	b6 01       	movw	r22, r12
    2ad8:	80 e2       	ldi	r24, 0x20	; 32
    2ada:	90 e0       	ldi	r25, 0x00	; 0
    2adc:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <fputc>
    2ae0:	2a 94       	dec	r2
    2ae2:	f6 cf       	rjmp	.-20     	; 0x2ad0 <vfprintf+0x39a>
    2ae4:	f6 01       	movw	r30, r12
    2ae6:	86 81       	ldd	r24, Z+6	; 0x06
    2ae8:	97 81       	ldd	r25, Z+7	; 0x07
    2aea:	02 c0       	rjmp	.+4      	; 0x2af0 <vfprintf+0x3ba>
    2aec:	8f ef       	ldi	r24, 0xFF	; 255
    2aee:	9f ef       	ldi	r25, 0xFF	; 255
    2af0:	2b 96       	adiw	r28, 0x0b	; 11
    2af2:	e2 e1       	ldi	r30, 0x12	; 18
    2af4:	0c 94 83 16 	jmp	0x2d06	; 0x2d06 <__epilogue_restores__>

00002af8 <__ctype_isfalse>:
    2af8:	99 27       	eor	r25, r25
    2afa:	88 27       	eor	r24, r24

00002afc <__ctype_istrue>:
    2afc:	08 95       	ret

00002afe <strnlen_P>:
    2afe:	fc 01       	movw	r30, r24
    2b00:	05 90       	lpm	r0, Z+
    2b02:	61 50       	subi	r22, 0x01	; 1
    2b04:	70 40       	sbci	r23, 0x00	; 0
    2b06:	01 10       	cpse	r0, r1
    2b08:	d8 f7       	brcc	.-10     	; 0x2b00 <strnlen_P+0x2>
    2b0a:	80 95       	com	r24
    2b0c:	90 95       	com	r25
    2b0e:	8e 0f       	add	r24, r30
    2b10:	9f 1f       	adc	r25, r31
    2b12:	08 95       	ret

00002b14 <memcpy>:
    2b14:	fb 01       	movw	r30, r22
    2b16:	dc 01       	movw	r26, r24
    2b18:	02 c0       	rjmp	.+4      	; 0x2b1e <memcpy+0xa>
    2b1a:	01 90       	ld	r0, Z+
    2b1c:	0d 92       	st	X+, r0
    2b1e:	41 50       	subi	r20, 0x01	; 1
    2b20:	50 40       	sbci	r21, 0x00	; 0
    2b22:	d8 f7       	brcc	.-10     	; 0x2b1a <memcpy+0x6>
    2b24:	08 95       	ret

00002b26 <strnlen>:
    2b26:	fc 01       	movw	r30, r24
    2b28:	61 50       	subi	r22, 0x01	; 1
    2b2a:	70 40       	sbci	r23, 0x00	; 0
    2b2c:	01 90       	ld	r0, Z+
    2b2e:	01 10       	cpse	r0, r1
    2b30:	d8 f7       	brcc	.-10     	; 0x2b28 <strnlen+0x2>
    2b32:	80 95       	com	r24
    2b34:	90 95       	com	r25
    2b36:	8e 0f       	add	r24, r30
    2b38:	9f 1f       	adc	r25, r31
    2b3a:	08 95       	ret

00002b3c <fputc>:
    2b3c:	0f 93       	push	r16
    2b3e:	1f 93       	push	r17
    2b40:	cf 93       	push	r28
    2b42:	df 93       	push	r29
    2b44:	fb 01       	movw	r30, r22
    2b46:	23 81       	ldd	r18, Z+3	; 0x03
    2b48:	21 fd       	sbrc	r18, 1
    2b4a:	03 c0       	rjmp	.+6      	; 0x2b52 <fputc+0x16>
    2b4c:	8f ef       	ldi	r24, 0xFF	; 255
    2b4e:	9f ef       	ldi	r25, 0xFF	; 255
    2b50:	2c c0       	rjmp	.+88     	; 0x2baa <fputc+0x6e>
    2b52:	22 ff       	sbrs	r18, 2
    2b54:	16 c0       	rjmp	.+44     	; 0x2b82 <fputc+0x46>
    2b56:	46 81       	ldd	r20, Z+6	; 0x06
    2b58:	57 81       	ldd	r21, Z+7	; 0x07
    2b5a:	24 81       	ldd	r18, Z+4	; 0x04
    2b5c:	35 81       	ldd	r19, Z+5	; 0x05
    2b5e:	42 17       	cp	r20, r18
    2b60:	53 07       	cpc	r21, r19
    2b62:	44 f4       	brge	.+16     	; 0x2b74 <fputc+0x38>
    2b64:	a0 81       	ld	r26, Z
    2b66:	b1 81       	ldd	r27, Z+1	; 0x01
    2b68:	9d 01       	movw	r18, r26
    2b6a:	2f 5f       	subi	r18, 0xFF	; 255
    2b6c:	3f 4f       	sbci	r19, 0xFF	; 255
    2b6e:	20 83       	st	Z, r18
    2b70:	31 83       	std	Z+1, r19	; 0x01
    2b72:	8c 93       	st	X, r24
    2b74:	26 81       	ldd	r18, Z+6	; 0x06
    2b76:	37 81       	ldd	r19, Z+7	; 0x07
    2b78:	2f 5f       	subi	r18, 0xFF	; 255
    2b7a:	3f 4f       	sbci	r19, 0xFF	; 255
    2b7c:	26 83       	std	Z+6, r18	; 0x06
    2b7e:	37 83       	std	Z+7, r19	; 0x07
    2b80:	14 c0       	rjmp	.+40     	; 0x2baa <fputc+0x6e>
    2b82:	8b 01       	movw	r16, r22
    2b84:	ec 01       	movw	r28, r24
    2b86:	fb 01       	movw	r30, r22
    2b88:	00 84       	ldd	r0, Z+8	; 0x08
    2b8a:	f1 85       	ldd	r31, Z+9	; 0x09
    2b8c:	e0 2d       	mov	r30, r0
    2b8e:	09 95       	icall
    2b90:	89 2b       	or	r24, r25
    2b92:	e1 f6       	brne	.-72     	; 0x2b4c <fputc+0x10>
    2b94:	d8 01       	movw	r26, r16
    2b96:	16 96       	adiw	r26, 0x06	; 6
    2b98:	8d 91       	ld	r24, X+
    2b9a:	9c 91       	ld	r25, X
    2b9c:	17 97       	sbiw	r26, 0x07	; 7
    2b9e:	01 96       	adiw	r24, 0x01	; 1
    2ba0:	16 96       	adiw	r26, 0x06	; 6
    2ba2:	8d 93       	st	X+, r24
    2ba4:	9c 93       	st	X, r25
    2ba6:	17 97       	sbiw	r26, 0x07	; 7
    2ba8:	ce 01       	movw	r24, r28
    2baa:	df 91       	pop	r29
    2bac:	cf 91       	pop	r28
    2bae:	1f 91       	pop	r17
    2bb0:	0f 91       	pop	r16
    2bb2:	08 95       	ret

00002bb4 <__ultoa_invert>:
    2bb4:	fa 01       	movw	r30, r20
    2bb6:	aa 27       	eor	r26, r26
    2bb8:	28 30       	cpi	r18, 0x08	; 8
    2bba:	51 f1       	breq	.+84     	; 0x2c10 <__ultoa_invert+0x5c>
    2bbc:	20 31       	cpi	r18, 0x10	; 16
    2bbe:	81 f1       	breq	.+96     	; 0x2c20 <__ultoa_invert+0x6c>
    2bc0:	e8 94       	clt
    2bc2:	6f 93       	push	r22
    2bc4:	6e 7f       	andi	r22, 0xFE	; 254
    2bc6:	6e 5f       	subi	r22, 0xFE	; 254
    2bc8:	7f 4f       	sbci	r23, 0xFF	; 255
    2bca:	8f 4f       	sbci	r24, 0xFF	; 255
    2bcc:	9f 4f       	sbci	r25, 0xFF	; 255
    2bce:	af 4f       	sbci	r26, 0xFF	; 255
    2bd0:	b1 e0       	ldi	r27, 0x01	; 1
    2bd2:	3e d0       	rcall	.+124    	; 0x2c50 <__ultoa_invert+0x9c>
    2bd4:	b4 e0       	ldi	r27, 0x04	; 4
    2bd6:	3c d0       	rcall	.+120    	; 0x2c50 <__ultoa_invert+0x9c>
    2bd8:	67 0f       	add	r22, r23
    2bda:	78 1f       	adc	r23, r24
    2bdc:	89 1f       	adc	r24, r25
    2bde:	9a 1f       	adc	r25, r26
    2be0:	a1 1d       	adc	r26, r1
    2be2:	68 0f       	add	r22, r24
    2be4:	79 1f       	adc	r23, r25
    2be6:	8a 1f       	adc	r24, r26
    2be8:	91 1d       	adc	r25, r1
    2bea:	a1 1d       	adc	r26, r1
    2bec:	6a 0f       	add	r22, r26
    2bee:	71 1d       	adc	r23, r1
    2bf0:	81 1d       	adc	r24, r1
    2bf2:	91 1d       	adc	r25, r1
    2bf4:	a1 1d       	adc	r26, r1
    2bf6:	20 d0       	rcall	.+64     	; 0x2c38 <__ultoa_invert+0x84>
    2bf8:	09 f4       	brne	.+2      	; 0x2bfc <__ultoa_invert+0x48>
    2bfa:	68 94       	set
    2bfc:	3f 91       	pop	r19
    2bfe:	2a e0       	ldi	r18, 0x0A	; 10
    2c00:	26 9f       	mul	r18, r22
    2c02:	11 24       	eor	r1, r1
    2c04:	30 19       	sub	r19, r0
    2c06:	30 5d       	subi	r19, 0xD0	; 208
    2c08:	31 93       	st	Z+, r19
    2c0a:	de f6       	brtc	.-74     	; 0x2bc2 <__ultoa_invert+0xe>
    2c0c:	cf 01       	movw	r24, r30
    2c0e:	08 95       	ret
    2c10:	46 2f       	mov	r20, r22
    2c12:	47 70       	andi	r20, 0x07	; 7
    2c14:	40 5d       	subi	r20, 0xD0	; 208
    2c16:	41 93       	st	Z+, r20
    2c18:	b3 e0       	ldi	r27, 0x03	; 3
    2c1a:	0f d0       	rcall	.+30     	; 0x2c3a <__ultoa_invert+0x86>
    2c1c:	c9 f7       	brne	.-14     	; 0x2c10 <__ultoa_invert+0x5c>
    2c1e:	f6 cf       	rjmp	.-20     	; 0x2c0c <__ultoa_invert+0x58>
    2c20:	46 2f       	mov	r20, r22
    2c22:	4f 70       	andi	r20, 0x0F	; 15
    2c24:	40 5d       	subi	r20, 0xD0	; 208
    2c26:	4a 33       	cpi	r20, 0x3A	; 58
    2c28:	18 f0       	brcs	.+6      	; 0x2c30 <__ultoa_invert+0x7c>
    2c2a:	49 5d       	subi	r20, 0xD9	; 217
    2c2c:	31 fd       	sbrc	r19, 1
    2c2e:	40 52       	subi	r20, 0x20	; 32
    2c30:	41 93       	st	Z+, r20
    2c32:	02 d0       	rcall	.+4      	; 0x2c38 <__ultoa_invert+0x84>
    2c34:	a9 f7       	brne	.-22     	; 0x2c20 <__ultoa_invert+0x6c>
    2c36:	ea cf       	rjmp	.-44     	; 0x2c0c <__ultoa_invert+0x58>
    2c38:	b4 e0       	ldi	r27, 0x04	; 4
    2c3a:	a6 95       	lsr	r26
    2c3c:	97 95       	ror	r25
    2c3e:	87 95       	ror	r24
    2c40:	77 95       	ror	r23
    2c42:	67 95       	ror	r22
    2c44:	ba 95       	dec	r27
    2c46:	c9 f7       	brne	.-14     	; 0x2c3a <__ultoa_invert+0x86>
    2c48:	00 97       	sbiw	r24, 0x00	; 0
    2c4a:	61 05       	cpc	r22, r1
    2c4c:	71 05       	cpc	r23, r1
    2c4e:	08 95       	ret
    2c50:	9b 01       	movw	r18, r22
    2c52:	ac 01       	movw	r20, r24
    2c54:	0a 2e       	mov	r0, r26
    2c56:	06 94       	lsr	r0
    2c58:	57 95       	ror	r21
    2c5a:	47 95       	ror	r20
    2c5c:	37 95       	ror	r19
    2c5e:	27 95       	ror	r18
    2c60:	ba 95       	dec	r27
    2c62:	c9 f7       	brne	.-14     	; 0x2c56 <__ultoa_invert+0xa2>
    2c64:	62 0f       	add	r22, r18
    2c66:	73 1f       	adc	r23, r19
    2c68:	84 1f       	adc	r24, r20
    2c6a:	95 1f       	adc	r25, r21
    2c6c:	a0 1d       	adc	r26, r0
    2c6e:	08 95       	ret

00002c70 <eeprom_read_word>:
    2c70:	0e 94 47 16 	call	0x2c8e	; 0x2c8e <eeprom_mapen>
    2c74:	80 81       	ld	r24, Z
    2c76:	91 81       	ldd	r25, Z+1	; 0x01
    2c78:	08 95       	ret

00002c7a <eeprom_update_word>:
    2c7a:	01 96       	adiw	r24, 0x01	; 1
    2c7c:	27 2f       	mov	r18, r23
    2c7e:	0e 94 4c 16 	call	0x2c98	; 0x2c98 <eeprom_update_r18>
    2c82:	0c 94 4b 16 	jmp	0x2c96	; 0x2c96 <eeprom_update_byte>

00002c86 <eeprom_read_byte>:
    2c86:	03 d0       	rcall	.+6      	; 0x2c8e <eeprom_mapen>
    2c88:	80 81       	ld	r24, Z
    2c8a:	99 27       	eor	r25, r25
    2c8c:	08 95       	ret

00002c8e <eeprom_mapen>:
    2c8e:	fc 01       	movw	r30, r24
    2c90:	e0 50       	subi	r30, 0x00	; 0
    2c92:	fc 4e       	sbci	r31, 0xEC	; 236
    2c94:	08 95       	ret

00002c96 <eeprom_update_byte>:
    2c96:	26 2f       	mov	r18, r22

00002c98 <eeprom_update_r18>:
    2c98:	0e 94 47 16 	call	0x2c8e	; 0x2c8e <eeprom_mapen>
    2c9c:	00 80       	ld	r0, Z
    2c9e:	02 16       	cp	r0, r18
    2ca0:	19 f0       	breq	.+6      	; 0x2ca8 <eeprom_update_r18+0x10>
    2ca2:	0e 94 57 16 	call	0x2cae	; 0x2cae <eeprom_write_r18>
    2ca6:	01 97       	sbiw	r24, 0x01	; 1
    2ca8:	01 97       	sbiw	r24, 0x01	; 1
    2caa:	08 95       	ret

00002cac <eeprom_write_byte>:
    2cac:	26 2f       	mov	r18, r22

00002cae <eeprom_write_r18>:
    2cae:	af 93       	push	r26
    2cb0:	bf 93       	push	r27
    2cb2:	e0 e0       	ldi	r30, 0x00	; 0
    2cb4:	f0 e1       	ldi	r31, 0x10	; 16
    2cb6:	32 81       	ldd	r19, Z+2	; 0x02
    2cb8:	31 fd       	sbrc	r19, 1
    2cba:	fd cf       	rjmp	.-6      	; 0x2cb6 <eeprom_write_r18+0x8>
    2cbc:	dc 01       	movw	r26, r24
    2cbe:	a0 50       	subi	r26, 0x00	; 0
    2cc0:	bc 4e       	sbci	r27, 0xEC	; 236
    2cc2:	2c 93       	st	X, r18
    2cc4:	2d e9       	ldi	r18, 0x9D	; 157
    2cc6:	24 bf       	out	0x34, r18	; 52
    2cc8:	23 e0       	ldi	r18, 0x03	; 3
    2cca:	20 83       	st	Z, r18
    2ccc:	01 96       	adiw	r24, 0x01	; 1
    2cce:	bf 91       	pop	r27
    2cd0:	af 91       	pop	r26
    2cd2:	08 95       	ret

00002cd4 <__prologue_saves__>:
    2cd4:	2f 92       	push	r2
    2cd6:	3f 92       	push	r3
    2cd8:	4f 92       	push	r4
    2cda:	5f 92       	push	r5
    2cdc:	6f 92       	push	r6
    2cde:	7f 92       	push	r7
    2ce0:	8f 92       	push	r8
    2ce2:	9f 92       	push	r9
    2ce4:	af 92       	push	r10
    2ce6:	bf 92       	push	r11
    2ce8:	cf 92       	push	r12
    2cea:	df 92       	push	r13
    2cec:	ef 92       	push	r14
    2cee:	ff 92       	push	r15
    2cf0:	0f 93       	push	r16
    2cf2:	1f 93       	push	r17
    2cf4:	cf 93       	push	r28
    2cf6:	df 93       	push	r29
    2cf8:	cd b7       	in	r28, 0x3d	; 61
    2cfa:	de b7       	in	r29, 0x3e	; 62
    2cfc:	ca 1b       	sub	r28, r26
    2cfe:	db 0b       	sbc	r29, r27
    2d00:	cd bf       	out	0x3d, r28	; 61
    2d02:	de bf       	out	0x3e, r29	; 62
    2d04:	09 94       	ijmp

00002d06 <__epilogue_restores__>:
    2d06:	2a 88       	ldd	r2, Y+18	; 0x12
    2d08:	39 88       	ldd	r3, Y+17	; 0x11
    2d0a:	48 88       	ldd	r4, Y+16	; 0x10
    2d0c:	5f 84       	ldd	r5, Y+15	; 0x0f
    2d0e:	6e 84       	ldd	r6, Y+14	; 0x0e
    2d10:	7d 84       	ldd	r7, Y+13	; 0x0d
    2d12:	8c 84       	ldd	r8, Y+12	; 0x0c
    2d14:	9b 84       	ldd	r9, Y+11	; 0x0b
    2d16:	aa 84       	ldd	r10, Y+10	; 0x0a
    2d18:	b9 84       	ldd	r11, Y+9	; 0x09
    2d1a:	c8 84       	ldd	r12, Y+8	; 0x08
    2d1c:	df 80       	ldd	r13, Y+7	; 0x07
    2d1e:	ee 80       	ldd	r14, Y+6	; 0x06
    2d20:	fd 80       	ldd	r15, Y+5	; 0x05
    2d22:	0c 81       	ldd	r16, Y+4	; 0x04
    2d24:	1b 81       	ldd	r17, Y+3	; 0x03
    2d26:	aa 81       	ldd	r26, Y+2	; 0x02
    2d28:	b9 81       	ldd	r27, Y+1	; 0x01
    2d2a:	ce 0f       	add	r28, r30
    2d2c:	d1 1d       	adc	r29, r1
    2d2e:	cd bf       	out	0x3d, r28	; 61
    2d30:	de bf       	out	0x3e, r29	; 62
    2d32:	ed 01       	movw	r28, r26
    2d34:	08 95       	ret

00002d36 <_exit>:
    2d36:	f8 94       	cli

00002d38 <__stop_program>:
    2d38:	ff cf       	rjmp	.-2      	; 0x2d38 <__stop_program>
