Flow report for 8X300
Sat Oct 03 15:48:36 2020
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Flow Summary                                                                 ;
+------------------------------------+-----------------------------------------+
; Flow Status                        ; Successful - Sat Oct 03 15:48:36 2020   ;
; Quartus II Version                 ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name                      ; 8X300                                   ;
; Top-level Entity Name              ; N8X300                                  ;
; Family                             ; Cyclone II                              ;
; Device                             ; EP2C5T144C8                             ;
; Timing Models                      ; Final                                   ;
; Met timing requirements            ; Yes                                     ;
; Total logic elements               ; 761 / 4,608 ( 17 % )                    ;
;     Total combinational functions  ; 615 / 4,608 ( 13 % )                    ;
;     Dedicated logic registers      ; 491 / 4,608 ( 11 % )                    ;
; Total registers                    ; 491                                     ;
; Total pins                         ; 54 / 89 ( 61 % )                        ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 32 / 119,808 ( < 1 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                          ;
; Total PLLs                         ; 0 / 2 ( 0 % )                           ;
+------------------------------------+-----------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/03/2020 15:47:47 ;
; Main task         ; Compilation         ;
; Revision Name     ; 8X300               ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                          ;
+--------------------------------------+-------------------------------+---------------+-------------+----------------------+
; Assignment Name                      ; Value                         ; Default Value ; Entity Name ; Section Id           ;
+--------------------------------------+-------------------------------+---------------+-------------+----------------------+
; COMPILER_SIGNATURE_ID                ; 8796747382803.160176166603912 ; --            ; --          ; --                   ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE     ; Speed                         ; Balanced      ; --          ; --                   ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL      ; Design Compiler               ; <None>        ; --          ; --                   ;
; EDA_DESIGN_INSTANCE_NAME             ; CPU                           ; --            ; --          ; testbench            ;
; EDA_INPUT_DATA_FORMAT                ; Verilog Hdl                   ; --            ; --          ; eda_design_synthesis ;
; EDA_INPUT_VCC_NAME                   ; Vdd                           ; --            ; --          ; eda_design_synthesis ;
; EDA_LMF_FILE                         ; altsyn.lmf                    ; --            ; --          ; eda_design_synthesis ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; testbench                     ; --            ; --          ; eda_simulation       ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog                       ; --            ; --          ; eda_simulation       ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog                       ; --            ; --          ; eda_timing_analysis  ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)     ; <None>        ; --          ; --                   ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE               ; --            ; --          ; eda_simulation       ;
; EDA_TEST_BENCH_FILE                  ; IO.v                          ; --            ; --          ; testbench            ;
; EDA_TEST_BENCH_FILE                  ; lrom.txt                      ; --            ; --          ; testbench            ;
; EDA_TEST_BENCH_FILE                  ; hrom.txt                      ; --            ; --          ; testbench            ;
; EDA_TEST_BENCH_FILE                  ; ROM.v                         ; --            ; --          ; testbench            ;
; EDA_TEST_BENCH_FILE                  ; testbench.v                   ; --            ; --          ; testbench            ;
; EDA_TEST_BENCH_FILE                  ; toplevel.v                    ; --            ; --          ; testbench            ;
; EDA_TEST_BENCH_MODULE_NAME           ; Testbench                     ; --            ; --          ; testbench            ;
; EDA_TEST_BENCH_NAME                  ; testbench                     ; --            ; --          ; eda_simulation       ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 500 ps                        ; --            ; --          ; testbench            ;
; EDA_TIME_SCALE                       ; 1 ps                          ; --            ; --          ; eda_simulation       ;
; EDA_TIMING_ANALYSIS_TOOL             ; PrimeTime (Verilog)           ; <None>        ; --          ; --                   ;
; FITTER_EFFORT                        ; Standard Fit                  ; Auto Fit      ; --          ; --                   ;
; MAX_CORE_JUNCTION_TEMP               ; 85                            ; --            ; --          ; --                   ;
; MIN_CORE_JUNCTION_TEMP               ; 0                             ; --            ; --          ; --                   ;
; PARTITION_COLOR                      ; 16764057                      ; --            ; N8X300      ; Top                  ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; PLACEMENT_AND_ROUTING         ; --            ; N8X300      ; Top                  ;
; PARTITION_NETLIST_TYPE               ; SOURCE                        ; --            ; N8X300      ; Top                  ;
; TOP_LEVEL_ENTITY                     ; N8X300                        ; 8X300         ; --          ; --                   ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS   ; Off                           ; --            ; --          ; eda_blast_fpga       ;
+--------------------------------------+-------------------------------+---------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:15     ; 1.0                     ; 170 MB              ; 00:00:15                           ;
; Fitter                  ; 00:00:21     ; 1.0                     ; 169 MB              ; 00:00:20                           ;
; Assembler               ; 00:00:02     ; 1.0                     ; 148 MB              ; 00:00:02                           ;
; Classic Timing Analyzer ; 00:00:01     ; 1.0                     ; 117 MB              ; 00:00:01                           ;
; EDA Netlist Writer      ; 00:00:02     ; 1.0                     ; 122 MB              ; 00:00:02                           ;
; Total                   ; 00:00:41     ; --                      ; --                  ; 00:00:40                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------+
; Flow OS Summary                                                                       ;
+-------------------------+------------------+------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+-------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis    ; WXPPx86BE-2052   ; Windows XP ; 5.1        ; i686           ;
; Fitter                  ; WXPPx86BE-2052   ; Windows XP ; 5.1        ; i686           ;
; Assembler               ; WXPPx86BE-2052   ; Windows XP ; 5.1        ; i686           ;
; Classic Timing Analyzer ; WXPPx86BE-2052   ; Windows XP ; 5.1        ; i686           ;
; EDA Netlist Writer      ; WXPPx86BE-2052   ; Windows XP ; 5.1        ; i686           ;
+-------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off 8X300_gen2 -c 8X300
quartus_fit --read_settings_files=off --write_settings_files=off 8X300_gen2 -c 8X300
quartus_asm --read_settings_files=off --write_settings_files=off 8X300_gen2 -c 8X300
quartus_tan --read_settings_files=off --write_settings_files=off 8X300_gen2 -c 8X300 --timing_analysis_only
quartus_eda --read_settings_files=off --write_settings_files=off 8X300_gen2 -c 8X300



