Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul 21 02:05:39 2022
| Host         : Thuong-Nguyen-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5_top_timing_summary_routed.rpt -pb lab5_top_timing_summary_routed.pb -rpx lab5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  311         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (311)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (818)
5. checking no_input_delay (7)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (311)
--------------------------
 There are 311 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (818)
--------------------------------------------------
 There are 818 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  859          inf        0.000                      0                  859           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           859 Endpoints
Min Delay           859 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG7_CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.261ns  (logic 5.427ns (38.052%)  route 8.834ns (61.948%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=324, routed)         4.055     5.533    seg7Controller/LED_OBUF[0]
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124     5.657 f  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.824     6.481    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_15_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     6.605 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.983     7.588    seg7Controller/cntr3bit_reg[2]_1
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.124     7.712 r  seg7Controller/SEG7_CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.972    10.684    SEG7_CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.261 r  SEG7_CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.261    SEG7_CATH[0]
    T10                                                               r  SEG7_CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.115ns  (logic 5.772ns (40.892%)  route 8.343ns (59.108%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  SW_IBUF[4]_inst/O
                         net (fo=19, routed)          2.254     3.746    LED_OBUF[4]
    SLICE_X4Y94          LUT3 (Prop_lut3_I1_O)        0.150     3.896 r  SEG7_CATH_OBUF[6]_inst_i_27/O
                         net (fo=6, routed)           1.295     5.191    accel_spi/SEG7_CATH_OBUF[6]_inst_i_4_2
    SLICE_X1Y95          LUT6 (Prop_lut6_I4_O)        0.326     5.517 r  accel_spi/SEG7_CATH_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.824     6.340    accel_spi/SEG7_CATH_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.464 r  accel_spi/SEG7_CATH_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.841     7.305    seg7Controller/SEG7_CATH[2]
    SLICE_X0Y92          LUT4 (Prop_lut4_I3_O)        0.124     7.429 r  seg7Controller/SEG7_CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.131    10.560    SEG7_CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.115 r  SEG7_CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.115    SEG7_CATH[1]
    R10                                                               r  SEG7_CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG7_CATH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.862ns  (logic 5.410ns (39.030%)  route 8.452ns (60.970%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=324, routed)         4.055     5.533    seg7Controller/LED_OBUF[0]
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124     5.657 f  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.824     6.481    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_15_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     6.605 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.990     7.595    accel_spi/SEG7_CATH[6]
    SLICE_X0Y92          LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  accel_spi/SEG7_CATH_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.582    10.301    SEG7_CATH_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.862 r  SEG7_CATH_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.862    SEG7_CATH[5]
    T11                                                               r  SEG7_CATH[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.658ns  (logic 6.000ns (43.928%)  route 7.659ns (56.072%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  SW_IBUF[4]_inst/O
                         net (fo=19, routed)          2.254     3.746    LED_OBUF[4]
    SLICE_X4Y94          LUT3 (Prop_lut3_I1_O)        0.150     3.896 r  SEG7_CATH_OBUF[6]_inst_i_27/O
                         net (fo=6, routed)           1.295     5.191    accel_spi/SEG7_CATH_OBUF[6]_inst_i_4_2
    SLICE_X1Y95          LUT6 (Prop_lut6_I4_O)        0.326     5.517 r  accel_spi/SEG7_CATH_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.824     6.340    accel_spi/SEG7_CATH_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.464 r  accel_spi/SEG7_CATH_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.841     7.305    seg7Controller/SEG7_CATH[2]
    SLICE_X0Y92          LUT4 (Prop_lut4_I2_O)        0.154     7.459 r  seg7Controller/SEG7_CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.446     9.905    SEG7_CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753    13.658 r  SEG7_CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.658    SEG7_CATH[3]
    K13                                                               r  SEG7_CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG7_CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.469ns  (logic 5.579ns (41.419%)  route 7.890ns (58.581%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=324, routed)         4.055     5.533    seg7Controller/LED_OBUF[0]
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124     5.657 f  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.824     6.481    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_15_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     6.605 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.983     7.588    seg7Controller/cntr3bit_reg[2]_1
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.152     7.740 r  seg7Controller/SEG7_CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.028     9.768    SEG7_CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.701    13.469 r  SEG7_CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.469    SEG7_CATH[2]
    K16                                                               r  SEG7_CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.344ns  (logic 5.750ns (43.093%)  route 7.593ns (56.907%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  SW_IBUF[4]_inst/O
                         net (fo=19, routed)          2.254     3.746    LED_OBUF[4]
    SLICE_X4Y94          LUT3 (Prop_lut3_I1_O)        0.150     3.896 r  SEG7_CATH_OBUF[6]_inst_i_27/O
                         net (fo=6, routed)           1.295     5.191    accel_spi/SEG7_CATH_OBUF[6]_inst_i_4_2
    SLICE_X1Y95          LUT6 (Prop_lut6_I4_O)        0.326     5.517 f  accel_spi/SEG7_CATH_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.824     6.340    accel_spi/SEG7_CATH_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.464 f  accel_spi/SEG7_CATH_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.842     7.307    accel_spi/cntr3bit_reg[2]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.124     7.431 r  accel_spi/SEG7_CATH_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.379     9.810    SEG7_CATH_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.344 r  SEG7_CATH_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.344    SEG7_CATH[4]
    P15                                                               r  SEG7_CATH[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vertical_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.242ns  (logic 4.656ns (35.162%)  route 8.586ns (64.838%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE                         0.000     0.000 r  vga/vertical_counter_reg[6]/C
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  vga/vertical_counter_reg[6]/Q
                         net (fo=7, routed)           1.237     1.755    vga/p_0_in[1]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.879 r  vga/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.037     2.917    vga/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I0_O)        0.124     3.041 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.649     3.690    vga/VGA_R_OBUF[0]
    SLICE_X9Y96          LUT3 (Prop_lut3_I2_O)        0.150     3.840 r  vga/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.662     9.502    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.740    13.242 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.242    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vertical_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.169ns  (logic 4.437ns (33.693%)  route 8.732ns (66.307%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE                         0.000     0.000 r  vga/vertical_counter_reg[6]/C
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  vga/vertical_counter_reg[6]/Q
                         net (fo=7, routed)           1.237     1.755    vga/p_0_in[1]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.879 r  vga/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.037     2.917    vga/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I0_O)        0.124     3.041 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.649     3.690    vga/VGA_R_OBUF[0]
    SLICE_X9Y96          LUT3 (Prop_lut3_I0_O)        0.124     3.814 r  vga/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.808     9.622    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    13.169 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.169    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG7_CATH[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.158ns  (logic 5.617ns (42.689%)  route 7.541ns (57.311%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=324, routed)         4.055     5.533    seg7Controller/LED_OBUF[0]
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124     5.657 f  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.824     6.481    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_15_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     6.605 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.990     7.595    accel_spi/SEG7_CATH[6]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.152     7.747 r  accel_spi/SEG7_CATH_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.671     9.418    SEG7_CATH_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.739    13.158 r  SEG7_CATH_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.158    SEG7_CATH[6]
    L18                                                               r  SEG7_CATH[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vertical_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.967ns  (logic 4.664ns (35.971%)  route 8.303ns (64.029%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE                         0.000     0.000 r  vga/vertical_counter_reg[6]/C
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  vga/vertical_counter_reg[6]/Q
                         net (fo=7, routed)           1.237     1.755    vga/p_0_in[1]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.879 r  vga/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.037     2.917    vga/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I0_O)        0.124     3.041 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.649     3.690    vga/VGA_R_OBUF[0]
    SLICE_X9Y96          LUT3 (Prop_lut3_I2_O)        0.150     3.840 r  vga/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.379     9.219    VGA_G_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.748    12.967 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.967    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataAD_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.735%)  route 0.129ns (50.265%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE                         0.000     0.000 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/C
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/Q
                         net (fo=12, routed)          0.129     0.257    accel_spi/p_0_in4_in
    SLICE_X4Y95          FDCE                                         r  accel_spi/dataAD_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataAD_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.735%)  route 0.129ns (50.265%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE                         0.000     0.000 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/C
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/Q
                         net (fo=12, routed)          0.129     0.257    accel_spi/p_0_in4_in
    SLICE_X4Y95          FDCE                                         r  accel_spi/dataAD_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataAD_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.735%)  route 0.129ns (50.265%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE                         0.000     0.000 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/C
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/Q
                         net (fo=12, routed)          0.129     0.257    accel_spi/p_0_in4_in
    SLICE_X4Y95          FDCE                                         r  accel_spi/dataAD_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataAD_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.735%)  route 0.129ns (50.265%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE                         0.000     0.000 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/C
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/Q
                         net (fo=12, routed)          0.129     0.257    accel_spi/p_0_in4_in
    SLICE_X4Y95          FDCE                                         r  accel_spi/dataAD_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataAD_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.735%)  route 0.129ns (50.265%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE                         0.000     0.000 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/C
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/Q
                         net (fo=12, routed)          0.129     0.257    accel_spi/p_0_in4_in
    SLICE_X4Y95          FDCE                                         r  accel_spi/dataAD_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataAD_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.735%)  route 0.129ns (50.265%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE                         0.000     0.000 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/C
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/Q
                         net (fo=12, routed)          0.129     0.257    accel_spi/p_0_in4_in
    SLICE_X4Y95          FDCE                                         r  accel_spi/dataAD_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataAD_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.735%)  route 0.129ns (50.265%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE                         0.000     0.000 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/C
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/Q
                         net (fo=12, routed)          0.129     0.257    accel_spi/p_0_in4_in
    SLICE_X4Y95          FDCE                                         r  accel_spi/dataAD_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataAD_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.735%)  route 0.129ns (50.265%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE                         0.000     0.000 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/C
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[1]/Q
                         net (fo=12, routed)          0.129     0.257    accel_spi/p_0_in4_in
    SLICE_X4Y95          FDCE                                         r  accel_spi/dataAD_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/sig24bitMiso_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.148ns (53.424%)  route 0.129ns (46.576%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[6]/C
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  accel_spi/sig24bitMiso_reg[6]/Q
                         net (fo=6, routed)           0.129     0.277    accel_spi/sig24bitMiso_reg_n_0_[6]
    SLICE_X2Y96          FDCE                                         r  accel_spi/sig24bitMiso_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnDownDebounce/pb0db_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btnDown_db_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.643%)  route 0.137ns (49.357%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  btnDownDebounce/pb0db_reg/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  btnDownDebounce/pb0db_reg/Q
                         net (fo=3, routed)           0.137     0.278    btnDown_bd
    SLICE_X1Y93          FDCE                                         r  btnDown_db_prev_reg/D
  -------------------------------------------------------------------    -------------------





