Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  2 01:42:59 2025
| Host         : DESKTOP-36ONVEV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nes_control_sets_placed.rpt
| Design       : nes
| Device       : xc7s50
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   175 |
|    Minimum number of control sets                        |   175 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   518 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   175 |
| >= 0 to < 4        |    24 |
| >= 4 to < 6        |    28 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    48 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     1 |
| >= 16              |    49 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             744 |          248 |
| No           | No                    | Yes                    |             112 |           49 |
| No           | Yes                   | No                     |             687 |          242 |
| Yes          | No                    | No                     |             285 |           98 |
| Yes          | No                    | Yes                    |             129 |           62 |
| Yes          | Yes                   | No                     |             909 |          300 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                              Clock Signal                             |                                                                                                                           Enable Signal                                                                                                                           |                                                                                                                               Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
| ~cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0                      |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                      | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0                                                                                       |                1 |              1 |         1.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                                                                                                             |                1 |              1 |         1.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                                                                                                                    |                1 |              1 |         1.00 |
| ~controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                      | controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                  |                1 |              1 |         1.00 |
| ~controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                   | controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                                                                                     |                1 |              1 |         1.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                  |                1 |              1 |         1.00 |
|  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                  | controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                     |                1 |              1 |         1.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1                                                                                                                                     |                1 |              1 |         1.00 |
|  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1_n_0                                                                                                                 |                1 |              1 |         1.00 |
|  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Functional_Reset                                                                                                                                              |                1 |              1 |         1.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.take_Intr_2nd_Phase_reg                                                                                                                                  |                1 |              1 |         1.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                      | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0                                                                                               |                1 |              1 |         1.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                      | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0                                                                                         |                1 |              1 |         1.00 |
|  clk_inst/clk_wiz_inst/inst/master_clk                                |                                                                                                                                                                                                                                                                   | reset_rtl_0_IBUF                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
| ~clk_inst/clk_wiz_inst/inst/master_clk                                |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                                                     | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                                                                             |                1 |              2 |         2.00 |
|  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                    | controller/mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                   |                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                      | controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                      | controller/mb_block_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/S                                                                                                                           |                2 |              4 |         2.00 |
|  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                 | controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_inst/clk_wiz_inst/inst/master_clk                                | clk_inst/clk_wiz_inst/inst/locked                                                                                                                                                                                                                                 | reset_rtl_0_IBUF                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
| ~controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                   | controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                               | controller/mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                             |                1 |              4 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                             | controller/mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                        | controller/mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                 | controller/mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                               |                1 |              4 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                   |                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_inst/clk_wiz_inst/inst/ppu_clk                                   | ppu_inst/nesX_reg[0]_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                 | controller/mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | controller/mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     |                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                3 |              5 |         1.67 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                2 |              5 |         2.50 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |         5.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |              6 |         3.00 |
|  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                              |                2 |              6 |         3.00 |
|  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                |                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                              |                2 |              6 |         3.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                        | controller/mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                                                                                                    |                2 |              7 |         3.50 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                      | controller/mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                   | controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                              |                1 |              7 |         7.00 |
|  cpu_inst/cpu_6502/gamepad1_CLK                                       |                                                                                                                                                                                                                                                                   | cpu_inst/cpu_6502/WRn_i_reg_4                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                              |                                                                                                                                                                                                                                                                              |                7 |              8 |         1.14 |
|  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
| ~controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |         2.67 |
|  cpu_inst/cpu_6502/gamepad2_CLK                                       |                                                                                                                                                                                                                                                                   | cpu_inst/cpu_6502/WRn_i_reg_4                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_7[0]                                                                                                                                     | controller/mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                       | controller/mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_5[0]                                                                                                                                     | controller/mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_6[0]                                                                                                                                     | controller/mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                        | controller/mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                 | controller/mb_block_i/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                          | controller/mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                            |                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              8 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |         8.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                             |                2 |              8 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                    | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                    | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                        | controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                    | controller/mb_block_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              8 |         2.67 |
|  clk_inst/clk_wiz_inst/inst/ppu_clk                                   | cpu_inst/cpu_6502/BAL_reg[0]_0[0]                                                                                                                                                                                                                                 | clk_inst/SR[0]                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  clk_inst/clk_wiz_inst/inst/ppu_clk                                   | cpu_inst/cpu_6502/E[0]                                                                                                                                                                                                                                            | clk_inst/SR[0]                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_inst/clk_wiz_inst/inst/master_clk                                |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  clk_inst/clk_wiz_inst/inst/master_clk                                | clk_inst/E[0]                                                                                                                                                                                                                                                     | cpu_inst/cpu_6502/clear                                                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  clk_inst/clk_wiz_inst/inst/master_clk                                | cpu_inst/cpu_6502/Y[7]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  clk_inst/clk_wiz_inst/inst/master_clk                                | cpu_inst/cpu_6502/p_2_out[4]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  clk_inst/clk_wiz_inst/inst/master_clk                                | cpu_inst/cpu_6502/AD                                                                                                                                                                                                                                              | cpu_inst/cpu_6502/clear                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_inst/clk_wiz_inst/inst/master_clk                                | cpu_inst/cpu_6502/BAH[7]_i_1_n_0                                                                                                                                                                                                                                  | cpu_inst/cpu_6502/clear                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  clk_inst/clk_wiz_inst/inst/master_clk                                | cpu_inst/cpu_6502/BAL[7]_i_1_n_0                                                                                                                                                                                                                                  | cpu_inst/cpu_6502/clear                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_inst/clk_wiz_inst/inst/master_clk                                | cpu_inst/cpu_6502/DL                                                                                                                                                                                                                                              | cpu_inst/cpu_6502/clear                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  clk_inst/clk_wiz_inst/inst/master_clk                                | cpu_inst/cpu_6502/IR[7]_i_1_n_0                                                                                                                                                                                                                                   | cpu_inst/cpu_6502/clear                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_inst/clk_wiz_inst/inst/master_clk                                | cpu_inst/cpu_6502/PC[15]_i_1_n_0                                                                                                                                                                                                                                  | cpu_inst/cpu_6502/clear                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  clk_inst/clk_wiz_inst/inst/master_clk                                | cpu_inst/cpu_6502/PC[7]_i_1_n_0                                                                                                                                                                                                                                   | cpu_inst/cpu_6502/clear                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_inst/clk_wiz_inst/inst/master_clk                                | cpu_inst/cpu_6502/S[7]_i_1_n_0                                                                                                                                                                                                                                    | cpu_inst/cpu_6502/clear                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_inst/clk_wiz_inst/inst/master_clk                                | cpu_inst/cpu_6502/X[7]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  clk_inst/clk_wiz_inst/inst/ppu_clk                                   |                                                                                                                                                                                                                                                                   | ppu_inst/nesX[8]_i_1_n_0                                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                    | controller/mb_block_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |              9 |         3.00 |
|  clk_inst/clk_wiz_inst/inst/ppu_clk                                   | ppu_inst/next_nesY                                                                                                                                                                                                                                                | clk_inst/SR[0]                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |         3.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              9 |         4.50 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                                                                                                               |                3 |              9 |         3.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                      |                                                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk                         | ppu_inst/ppu_hdmi_inst/controller/vc                                                                                                                                                                                                                              | reset_rtl_0_IBUF                                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                3 |             11 |         3.67 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |                6 |             11 |         1.83 |
|  clk_inst/clk_wiz_inst/inst/master_clk                                |                                                                                                                                                                                                                                                                   | cpu_inst/cpu_6502/clear                                                                                                                                                                                                                                                      |                8 |             11 |         1.38 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk                         |                                                                                                                                                                                                                                                                   | reset_rtl_0_IBUF                                                                                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  clk_inst/clk_wiz_inst/inst/ppu_clk                                   |                                                                                                                                                                                                                                                                   | clk_inst/SR[0]                                                                                                                                                                                                                                                               |                9 |             12 |         1.33 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |             13 |         4.33 |
|  clk_inst/clk_wiz_inst/inst/ppu_clk                                   | ppu_inst/v_render[13]_i_2_n_0                                                                                                                                                                                                                                     | clk_inst/reset_rtl_0                                                                                                                                                                                                                                                         |                6 |             14 |         2.33 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                                                                  | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             16 |         2.67 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             17 |         3.40 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                5 |             17 |         3.40 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                     |                7 |             18 |         2.57 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                          | controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                        |                5 |             19 |         3.80 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | controller/mb_block_i/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                 |                4 |             21 |         5.25 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                7 |             23 |         3.29 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                     | controller/mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                     |                7 |             23 |         3.29 |
|  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                   | controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                                             |                5 |             23 |         4.60 |
|  clk_inst/clk_wiz_inst/inst/ppu_clk                                   | ppu_inst/nesX_reg[0]_0                                                                                                                                                                                                                                            | clk_inst/reset_rtl_0                                                                                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                   | controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                        |                8 |             28 |         3.50 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                             |               10 |             29 |         2.90 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                7 |             30 |         4.29 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |               10 |             32 |         3.20 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                               | controller/mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |               32 |             32 |         1.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                                                                     | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                               | controller/mb_block_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4                                                                                                                          | controller/mb_block_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               13 |             32 |         2.46 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                   | controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      |                                                                                                                                                                                                                                                                              |               19 |             32 |         1.68 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                                                  | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  clk_inst/clk_wiz_inst/inst/master_clk                                | clk_inst/cpu_clk_en                                                                                                                                                                                                                                               | cpu_inst/cpu_6502/clear                                                                                                                                                                                                                                                      |               18 |             32 |         1.78 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                          |               11 |             32 |         2.91 |
|  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                  |                                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                              |               11 |             33 |         3.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                                                                                                                 |               16 |             33 |         2.06 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                9 |             34 |         3.78 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_4                                                                                                                                      | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |                6 |             35 |         5.83 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                               |               14 |             38 |         2.71 |
|  ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk                         |                                                                                                                                                                                                                                                                   | ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0]                                                                                                                                                                                                                           |               22 |             42 |         1.91 |
|  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |               14 |             47 |         3.36 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                                                                            | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               19 |             57 |         3.00 |
|  clk_inst/clk_wiz_inst/inst/ppu_clk                                   |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                              |               34 |             60 |         1.76 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                                                                                                               |               26 |             63 |         2.42 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                              |                8 |             64 |         8.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                                                                   |                                                                                                                                                                                                                                                                              |               16 |             64 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               18 |             71 |         3.94 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               24 |             80 |         3.33 |
|  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                              |               27 |             81 |         3.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               33 |             94 |         2.85 |
|  ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk                         |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                              |               35 |            120 |         3.43 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        | controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |               32 |            128 |         4.00 |
|  controller/mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                              |              151 |            515 |         3.41 |
+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


