#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 27 19:05:30 2023
# Process ID: 8428
# Current directory: D:/Program Files/Verilog project/MIPS_MultiCycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20800 D:\Program Files\Verilog project\MIPS_MultiCycle\MIPS_MultiCycle.xpr
# Log file: D:/Program Files/Verilog project/MIPS_MultiCycle/vivado.log
# Journal file: D:/Program Files/Verilog project/MIPS_MultiCycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/program/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/Hex7Seg.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/al2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/ander.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ander
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/floprdouble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprdouble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/floprenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mux7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/orer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim'
"xelab -wto 23cb1d91c6c546cdb3de89716d0f39d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/program/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 23cb1d91c6c546cdb3de89716d0f39d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'A2G' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/test.sv:68]
ERROR: [VRFC 10-2922] 'top' expects 7 arguments [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/test.sv:68]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/Hex7Seg.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/al2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/ander.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ander
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/floprdouble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprdouble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/floprenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mux7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/orer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim'
"xelab -wto 23cb1d91c6c546cdb3de89716d0f39d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/program/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 23cb1d91c6c546cdb3de89716d0f39d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'instr' might have multiple concurrent drivers [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.floprenr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.floprdouble(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ander
Compiling module xil_defaultlib.orer
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.mux7Seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 800.230 ; gain = 2.129
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 1
add_wave {{/test/dut/mips/instr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/al2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/ander.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ander
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/floprdouble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprdouble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/floprenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/orer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol dataaddr, assumed default net type wire [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/top.sv:59]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim'
"xelab -wto 23cb1d91c6c546cdb3de89716d0f39d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/program/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 23cb1d91c6c546cdb3de89716d0f39d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/top.sv:59]
WARNING: [VRFC 10-3823] variable 'instr' might have multiple concurrent drivers [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.floprenr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.floprdouble(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ander
Compiling module xil_defaultlib.orer
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 40ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 40ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 40ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 50ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 820.797 ; gain = 0.000
update_compile_order -fileset sources_1
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test/dut/mips/dp/instr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 40ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 40ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 40ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 50ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/al2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/ander.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ander
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/floprdouble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprdouble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/floprenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/orer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol dataaddr, assumed default net type wire [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/top.sv:59]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim'
"xelab -wto 23cb1d91c6c546cdb3de89716d0f39d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/program/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 23cb1d91c6c546cdb3de89716d0f39d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/top.sv:59]
WARNING: [VRFC 10-3823] variable 'instr' might have multiple concurrent drivers [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.floprenr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.floprdouble(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ander
Compiling module xil_defaultlib.orer
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 40ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 40ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 40ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 50ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 825.215 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/test/dut/instr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 40ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 40ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 40ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 50ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
add_bp {D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mem.sv} 36
remove_bps -file {D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mem.sv} -line 36
add_bp {D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mem.sv} 35
remove_bps -file {D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mem.sv} -line 35
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Mon Mar 27 21:20:31 2023] Launched synth_1...
Run output will be captured here: D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Mar 27 21:21:15 2023] Launched synth_1...
Run output will be captured here: D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Mar 27 21:21:59 2023] Launched impl_1...
Run output will be captured here: D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1104.141 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A2G[6]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A2G[5]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A2G[4]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A2G[3]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A2G[2]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A2G[1]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A2G[0]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1195.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1415.945 ; gain = 571.891
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar 27 21:22:47 2023] Launched impl_1...
Run output will be captured here: D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar 27 21:23:24 2023] Launched synth_1...
Run output will be captured here: D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.runs/synth_1/runme.log
[Mon Mar 27 21:23:24 2023] Launched impl_1...
Run output will be captured here: D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar 27 21:27:03 2023] Launched impl_1...
Run output will be captured here: D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar 27 22:42:53 2023] Launched impl_1...
Run output will be captured here: D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar 27 22:47:53 2023] Launched synth_1...
Run output will be captured here: D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.runs/synth_1/runme.log
[Mon Mar 27 22:47:53 2023] Launched impl_1...
Run output will be captured here: D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar 27 22:55:03 2023] Launched impl_1...
Run output will be captured here: D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/Hex7Seg.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/al2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/ander.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ander
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/floprdouble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprdouble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/floprenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mux7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/orer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim'
"xelab -wto 23cb1d91c6c546cdb3de89716d0f39d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/program/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 23cb1d91c6c546cdb3de89716d0f39d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BTNL' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/test.sv:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.floprenr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.floprdouble(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ander
Compiling module xil_defaultlib.orer
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.mux7Seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2234.363 ; gain = 0.141
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/test/dut/readdata}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/test/dut/dmd/sg/data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/test/dut/mips/instr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/test/dut/mips/dp/aluresult}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
WARNING: 0ns : none of the conditions were true for unique case from File:D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar 27 23:15:20 2023] Launched impl_1...
Run output will be captured here: D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 16:26:40 2023...
