# -------------------------------------------------------------------------- #
#
# Copyright (C) 2022  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions
# and other software and tools, and any partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Intel Program License
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
# Date created = 12:01:21  November 12, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		de0_nano_soc_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA4U23C6
set_global_assignment -name TOP_LEVEL_ENTITY top_de0_nano_soc
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:02:36  SEPTEMBER 14, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION "23.1std.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT NONE -section_id eda_simulation
set_location_assignment PIN_U9 -to ADC_CONVST
set_location_assignment PIN_V10 -to ADC_SCLK
set_location_assignment PIN_AC4 -to ADC_SDI
set_location_assignment PIN_AD4 -to ADC_SDO
set_location_assignment PIN_AG13 -to ARDUINO_IO[0]
set_location_assignment PIN_AF13 -to ARDUINO_IO[1]
set_location_assignment PIN_AG10 -to ARDUINO_IO[2]
set_location_assignment PIN_AG9 -to ARDUINO_IO[3]
set_location_assignment PIN_U14 -to ARDUINO_IO[4]
set_location_assignment PIN_U13 -to ARDUINO_IO[5]
set_location_assignment PIN_AG8 -to ARDUINO_IO[6]
set_location_assignment PIN_AH8 -to ARDUINO_IO[7]
set_location_assignment PIN_AF17 -to ARDUINO_IO[8]
set_location_assignment PIN_AE15 -to ARDUINO_IO[9]
set_location_assignment PIN_AF15 -to ARDUINO_IO[10]
set_location_assignment PIN_AG16 -to ARDUINO_IO[11]
set_location_assignment PIN_AH11 -to ARDUINO_IO[12]
set_location_assignment PIN_AH12 -to ARDUINO_IO[13]
set_location_assignment PIN_AH9 -to ARDUINO_IO[14]
set_location_assignment PIN_AG11 -to ARDUINO_IO[15]
set_location_assignment PIN_AH7 -to ARDUINO_RESET_N
set_location_assignment PIN_V11 -to CLOCK_50
set_location_assignment PIN_Y13 -to CLOCK2_50
set_location_assignment PIN_E11 -to CLOCK3_50
set_location_assignment PIN_V12 -to GPIO_0[0]
set_location_assignment PIN_AF7 -to GPIO_0[1]
set_location_assignment PIN_W12 -to GPIO_0[2]
set_location_assignment PIN_AF8 -to GPIO_0[3]
set_location_assignment PIN_Y8 -to GPIO_0[4]
set_location_assignment PIN_AB4 -to GPIO_0[5]
set_location_assignment PIN_W8 -to GPIO_0[6]
set_location_assignment PIN_Y4 -to GPIO_0[7]
set_location_assignment PIN_Y5 -to GPIO_0[8]
set_location_assignment PIN_U11 -to GPIO_0[9]
set_location_assignment PIN_T8 -to GPIO_0[10]
set_location_assignment PIN_T12 -to GPIO_0[11]
set_location_assignment PIN_AH5 -to GPIO_0[12]
set_location_assignment PIN_AH6 -to GPIO_0[13]
set_location_assignment PIN_AH4 -to GPIO_0[14]
set_location_assignment PIN_AG5 -to GPIO_0[15]
set_location_assignment PIN_AH3 -to GPIO_0[16]
set_location_assignment PIN_AH2 -to GPIO_0[17]
set_location_assignment PIN_AF4 -to GPIO_0[18]
set_location_assignment PIN_AG6 -to GPIO_0[19]
set_location_assignment PIN_AF5 -to GPIO_0[20]
set_location_assignment PIN_AE4 -to GPIO_0[21]
set_location_assignment PIN_T13 -to GPIO_0[22]
set_location_assignment PIN_T11 -to GPIO_0[23]
set_location_assignment PIN_AE7 -to GPIO_0[24]
set_location_assignment PIN_AF6 -to GPIO_0[25]
set_location_assignment PIN_AF9 -to GPIO_0[26]
set_location_assignment PIN_AE8 -to GPIO_0[27]
set_location_assignment PIN_AD10 -to GPIO_0[28]
set_location_assignment PIN_AE9 -to GPIO_0[29]
set_location_assignment PIN_AD11 -to GPIO_0[30]
set_location_assignment PIN_AF10 -to GPIO_0[31]
set_location_assignment PIN_AD12 -to GPIO_0[32]
set_location_assignment PIN_AE11 -to GPIO_0[33]
set_location_assignment PIN_AF11 -to GPIO_0[34]
set_location_assignment PIN_AE12 -to GPIO_0[35]
set_location_assignment PIN_Y15 -to GPIO_1[0]
set_location_assignment PIN_AG28 -to GPIO_1[1]
set_location_assignment PIN_AA15 -to GPIO_1[2]
set_location_assignment PIN_AH27 -to GPIO_1[3]
set_location_assignment PIN_AG26 -to GPIO_1[4]
set_location_assignment PIN_AH24 -to GPIO_1[5]
set_location_assignment PIN_AF23 -to GPIO_1[6]
set_location_assignment PIN_AE22 -to GPIO_1[7]
set_location_assignment PIN_AF21 -to GPIO_1[8]
set_location_assignment PIN_AG20 -to GPIO_1[9]
set_location_assignment PIN_AG19 -to GPIO_1[10]
set_location_assignment PIN_AF20 -to GPIO_1[11]
set_location_assignment PIN_AC23 -to GPIO_1[12]
set_location_assignment PIN_AG18 -to GPIO_1[13]
set_location_assignment PIN_AH26 -to GPIO_1[14]
set_location_assignment PIN_AA19 -to GPIO_1[15]
set_location_assignment PIN_AG24 -to GPIO_1[16]
set_location_assignment PIN_AF25 -to GPIO_1[17]
set_location_assignment PIN_AH23 -to GPIO_1[18]
set_location_assignment PIN_AG23 -to GPIO_1[19]
set_location_assignment PIN_AE19 -to GPIO_1[20]
set_location_assignment PIN_AF18 -to GPIO_1[21]
set_location_assignment PIN_AD19 -to GPIO_1[22]
set_location_assignment PIN_AE20 -to GPIO_1[23]
set_location_assignment PIN_AE24 -to GPIO_1[24]
set_location_assignment PIN_AD20 -to GPIO_1[25]
set_location_assignment PIN_AF22 -to GPIO_1[26]
set_location_assignment PIN_AH22 -to GPIO_1[27]
set_location_assignment PIN_AH19 -to GPIO_1[28]
set_location_assignment PIN_AH21 -to GPIO_1[29]
set_location_assignment PIN_AG21 -to GPIO_1[30]
set_location_assignment PIN_AH18 -to GPIO_1[31]
set_location_assignment PIN_AD23 -to GPIO_1[32]
set_location_assignment PIN_AE23 -to GPIO_1[33]
set_location_assignment PIN_AA18 -to GPIO_1[34]
set_location_assignment PIN_AC22 -to GPIO_1[35]
set_location_assignment PIN_AH17 -to KEY[0]
set_location_assignment PIN_AH16 -to KEY[1]
set_location_assignment PIN_W15 -to LED[0]
set_location_assignment PIN_AA24 -to LED[1]
set_location_assignment PIN_V16 -to LED[2]
set_location_assignment PIN_V15 -to LED[3]
set_location_assignment PIN_AF26 -to LED[4]
set_location_assignment PIN_AE26 -to LED[5]
set_location_assignment PIN_Y16 -to LED[6]
set_location_assignment PIN_AA23 -to LED[7]
set_location_assignment PIN_L10 -to SW[0]
set_location_assignment PIN_L9 -to SW[1]
set_location_assignment PIN_H6 -to SW[2]
set_location_assignment PIN_H5 -to SW[3]
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name BOARD "Atlas-SoC (DE0-Nano-SoC)"
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C0_SCLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C0_SDAT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -tag __hps_sdram_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -tag __hps_sdram_p0
set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -tag __hps_sdram_p0
set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -tag __hps_sdram_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -tag __hps_sdram_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -tag __hps_sdram_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -tag __hps_sdram_p0
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CONVST
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SDI
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SDO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_RESET_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -tag __hps_sdram_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -tag __hps_sdram_p0
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to u0|hps|hps_io|border|hps_sdram_inst -tag __hps_sdram_p0
set_instance_assignment -name PLL_COMPENSATION_MODE DIRECT -to u0|hps|hps_io|border|hps_sdram_inst|pll0|fbout -tag __hps_sdram_p0
set_global_assignment -name USE_DLL_FREQUENCY_FOR_DQS_DELAY_CHAIN ON
set_global_assignment -name UNIPHY_SEQUENCER_DQS_CONFIG_ENABLE ON

set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp
set_global_assignment -name SDC_FILE constraints/de0_nano_soc.sdc
set_global_assignment -name QSYS_FILE de0_nano_soc.qsys
set_global_assignment -name SYSTEMVERILOG_FILE rtl/top_de0_nano_soc.sv
set_global_assignment -name OPTIMIZATION_MODE BALANCED
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name SIGNALTAP_FILE stp1.stp
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "de0_nano_soc:u0|clk_clk" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334528" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=2048" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=2048" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_COUNTER_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[7] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[8] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[9] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[10] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[11] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[12] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[13] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[14] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[15] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[16] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[17] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[18] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[19] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[20] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[21] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[22] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[23] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[24] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[25] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[26] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[27] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[28] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[29] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[30] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[31] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[32] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_eop" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[33] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_ready" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[34] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_sop" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[35] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_valid" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[36] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|hwif_in.DSP_CR.dft_enable.value" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[19] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[20] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[21] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[22] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[23] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[24] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[25] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[26] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[27] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[28] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[29] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[30] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[31] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_data[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[32] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_eop" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[33] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_ready" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[34] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_sop" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[35] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|dft_wrapper_sink_valid" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[36] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|hwif_in.DSP_CR.dft_enable.value" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[37] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_read" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[38] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[39] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[40] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[41] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[42] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[43] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[44] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[45] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[46] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[47] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[48] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[49] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[50] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[51] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[52] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[53] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[54] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[55] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[56] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[57] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[58] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[59] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[60] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[61] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[62] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[63] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[64] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[65] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[66] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[67] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[68] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[69] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[70] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[71] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[72] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[73] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[74] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[75] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[76] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[77] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[78] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[79] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[80] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[81] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[82] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[83] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[84] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[85] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[86] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[87] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[88] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[89] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[90] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[91] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[92] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[93] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[94] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[95] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[96] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[97] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[98] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[99] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[100] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[101] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[102] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[103] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[104] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[105] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[106] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[107] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[108] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[109] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[110] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[111] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[112] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[113] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[114] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[115] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_eop" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[116] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_ready" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[117] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_sop" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[118] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_valid" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[119] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_status[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[120] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_status[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[121] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_trigger" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[37] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_read" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[38] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[39] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[40] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[41] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[42] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[43] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[44] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[45] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[46] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[47] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[48] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[49] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[50] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readaddress[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[51] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[52] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[53] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[54] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[55] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[56] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[57] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[58] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[59] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[60] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[61] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[62] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[63] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[64] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[65] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[66] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[67] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[68] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[69] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[70] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[71] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[72] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[73] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[74] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[75] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[76] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[77] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[78] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[79] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[80] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[81] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[82] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_readdata[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[83] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[84] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[85] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[86] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[87] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[88] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[89] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[90] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[91] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[92] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[93] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[94] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[95] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[96] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[97] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[98] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[99] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[100] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[101] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[102] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[103] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[104] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[105] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[106] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[107] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[108] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[109] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[110] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[111] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[112] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[113] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[114] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_data[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[115] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_eop" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[116] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_ready" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[117] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_sop" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[118] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_source_valid" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[119] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_status[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[120] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_status[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[121] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|memory_reader:u_memory_reader|memory_reader_trigger" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[122] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[123] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[124] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[125] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[126] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[127] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[128] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[129] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[130] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[131] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[132] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[133] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[134] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[135] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaact_i" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[136] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[137] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[138] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[139] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[140] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[141] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[142] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[143] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[144] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[145] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[146] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[147] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[148] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[149] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[150] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[151] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[152] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[153] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[154] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[155] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[156] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[157] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[158] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[159] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[160] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[161] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[162] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[163] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[164] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[165] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[166] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[167] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[168] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sact_istream" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[169] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[170] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[171] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[172] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[173] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[174] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[175] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[176] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[177] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[178] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[179] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[180] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[181] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[182] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[183] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[184] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[185] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|status_o[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[186] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|status_o[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[187] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|status_o[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[122] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[123] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[124] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[125] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[126] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[127] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[128] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[129] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[130] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[131] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[132] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[133] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[134] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaa_i[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[135] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmaact_i" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[136] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[137] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[138] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[139] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[140] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[141] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[142] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[143] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[144] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[145] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[146] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[147] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[148] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[149] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[150] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[151] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_imag_o[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[152] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[153] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[154] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[155] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[156] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[157] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[158] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[159] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[160] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[161] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[162] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[163] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[164] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[165] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[166] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[167] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|dmadr_real_o[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[168] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sact_istream" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[169] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[170] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[171] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[172] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[173] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[174] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[175] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[176] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[177] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[178] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[179] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[180] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[181] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[182] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[183] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[184] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|sdw_istream_real[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[185] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|status_o[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[186] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|status_o[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[187] -to "de0_nano_soc:u0|agh_socfpga:agh_socfpga|dsp:u_dsp|dft_wrapper:u_dft_wrapper|r2fft_impl:u_r2fft_impl|status_o[2]" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=188" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=188" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=188" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=589" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_global_assignment -name SLD_FILE db/stp1_auto_stripped.stp
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top