0.7
2020.2
Nov  8 2024
22:36:55
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/bram32_tb.v,1749418475,verilog,,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,bram32_tb,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/if_stage_tb.v,1749472559,verilog,,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,if_stage_tb,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/bram32.v,1749494141,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/if_stage.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,bram32,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/if_stage.v,1749493682,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/pc.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,if_stage,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/pc.v,1749401413,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/if_stage_tb.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,pc,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,1749402991,verilog,,,,,,,,,,,,
