// Seed: 229134150
module module_0 (
    input wire id_0,
    output supply1 id_1,
    input wor id_2,
    inout wor id_3,
    input wor id_4,
    input wire id_5,
    input tri id_6,
    output uwire id_7,
    output supply0 id_8,
    output wire id_9,
    input wand id_10,
    input tri0 module_0,
    input wire id_12
);
  assign id_8 = ~id_6;
  wire id_14, id_15, id_16;
  wire [1 : -1] id_17;
endmodule
module module_1 #(
    parameter id_6 = 32'd16
) (
    input  tri0 id_0,
    input  tri  id_1,
    inout  tri  id_2,
    output wire id_3,
    input  tri  id_4,
    output wire id_5,
    input  tri0 _id_6,
    output wor  id_7,
    input  tri1 id_8,
    input  tri0 id_9,
    input  tri  id_10,
    input  wand id_11,
    input  tri  id_12,
    input  tri0 id_13,
    output tri  id_14,
    input  wor  id_15,
    output wand id_16
);
  assign id_7 = id_6;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_10,
      id_2,
      id_1,
      id_2,
      id_11,
      id_3,
      id_14,
      id_14,
      id_12,
      id_8,
      id_9
  );
  wire [-1 'b0 : id_6  +  -1] id_18;
endmodule
