#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 24 17:09:48 2018
# Process ID: 16177
# Current directory: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch
# Command line: vivado
# Log file: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/vivado.log
# Journal file: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/vivado.jou
#-----------------------------------------------------------
start_gui
create_project posit_overlay /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lledoux/opt/Xilinx/Vivado/2018.2/data/ip'.
set_property board_part www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
create_bd_design "design_1"
Wrote  : </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
save_bd_design
Wrote  : </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user posit_adder_es2 1.0 -dir /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:posit_adder_es2:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:posit_adder_es2:1.0]
write_peripheral [ipx::find_open_core user.org:user:posit_adder_es2:1.0]
set_property  ip_repo_paths  /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_posit_adder_es2_v1_0 -directory /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lledoux/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
open_project /home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lledoux/opt/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
set_property top positadd_4 [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Wed Oct 24 17:14:15 2018] Launched synth_1...
Run output will be captured here: /home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'positadd_4' is not ideal for floorplanning, since the cellview 'positadd_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 6948.766 ; gain = 432.953 ; free physical = 2832 ; free virtual = 14803
close_design
close_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 7271.438 ; gain = 278.180 ; free physical = 2546 ; free virtual = 14519
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: positadd_4
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 7271.438 ; gain = 0.000 ; free physical = 2465 ; free virtual = 14442
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'positadd_4' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/positadd_4.sv:11]
INFO: [Synth 8-6157] synthesizing module 'posit_extract' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/posit_extract.sv:11]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:6]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:6]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
INFO: [Synth 8-6157] synthesizing module 'LOD_N' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:2]
	Parameter N bound to: 32 - type: integer 
	Parameter S bound to: 5 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Synth 8-6157] synthesizing module 'LOD' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
	Parameter N bound to: 32 - type: integer 
	Parameter S bound to: 5 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized0' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
	Parameter N bound to: 16 - type: integer 
	Parameter S bound to: 4 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized1' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized2' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
	Parameter N bound to: 4 - type: integer 
	Parameter S bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized3' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
	Parameter N bound to: 2 - type: integer 
	Parameter S bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized3' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized2' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized1' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized0' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LOD' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'LOD_N' (2#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:2]
INFO: [Synth 8-6157] synthesizing module 'LZD_N' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:1]
	Parameter N bound to: 32 - type: integer 
	Parameter S bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LZD' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
	Parameter N bound to: 32 - type: integer 
	Parameter S bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized0' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
	Parameter N bound to: 16 - type: integer 
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized1' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized2' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
	Parameter N bound to: 4 - type: integer 
	Parameter S bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized3' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
	Parameter N bound to: 2 - type: integer 
	Parameter S bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LZD__parameterized3' (3#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'LZD__parameterized2' (3#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'LZD__parameterized1' (3#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'LZD__parameterized0' (3#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'LZD' (3#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'LZD_N' (4#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shift_left' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_left.v:2]
	Parameter N bound to: 32 - type: integer 
	Parameter S bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_left' (5#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_left.v:2]
INFO: [Synth 8-6155] done synthesizing module 'posit_extract' (6#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/posit_extract.sv:11]
INFO: [Synth 8-6157] synthesizing module 'shift_right' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_right.v:2]
	Parameter N bound to: 62 - type: integer 
	Parameter S bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_right' (7#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_right.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_left__parameterized0' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_left.v:2]
	Parameter N bound to: 32 - type: integer 
	Parameter S bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_left__parameterized0' (7#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_left.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_right__parameterized0' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_right.v:2]
	Parameter N bound to: 64 - type: integer 
	Parameter S bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_right__parameterized0' (7#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_right.v:2]
WARNING: [Synth 8-6014] Unused sequential element r1_low_reg[sgn] was removed.  [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/positadd_4.sv:81]
WARNING: [Synth 8-6014] Unused sequential element r2_low_reg[sgn] was removed.  [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/positadd_4.sv:132]
WARNING: [Synth 8-6014] Unused sequential element r3_sum_reg[scale] was removed.  [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/positadd_4.sv:227]
WARNING: [Synth 8-6014] Unused sequential element r3_sum_reg[fraction] was removed.  [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/positadd_4.sv:227]
INFO: [Synth 8-6155] done synthesizing module 'positadd_4' (8#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/positadd_4.sv:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7285.379 ; gain = 13.941 ; free physical = 2510 ; free virtual = 14488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7285.379 ; gain = 13.941 ; free physical = 2511 ; free virtual = 14489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7285.379 ; gain = 13.941 ; free physical = 2511 ; free virtual = 14489
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 7470.477 ; gain = 199.039 ; free physical = 2380 ; free virtual = 14359
40 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
set_property top positadd [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 7470.477 ; gain = 0.000 ; free physical = 2350 ; free virtual = 14328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'positadd' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/positadd.sv:10]
INFO: [Synth 8-6157] synthesizing module 'posit_extract' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/posit_extract.sv:11]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:6]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:6]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:9]
INFO: [Synth 8-6157] synthesizing module 'LOD_N' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:2]
	Parameter N bound to: 32 - type: integer 
	Parameter S bound to: 5 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Synth 8-6157] synthesizing module 'LOD' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
	Parameter N bound to: 32 - type: integer 
	Parameter S bound to: 5 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized0' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
	Parameter N bound to: 16 - type: integer 
	Parameter S bound to: 4 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized1' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized2' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
	Parameter N bound to: 4 - type: integer 
	Parameter S bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized3' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
	Parameter N bound to: 2 - type: integer 
	Parameter S bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized3' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized2' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized1' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized0' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:33]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:37]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LOD' (1#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'LOD_N' (2#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LOD_N.sv:2]
INFO: [Synth 8-6157] synthesizing module 'LZD_N' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:1]
	Parameter N bound to: 32 - type: integer 
	Parameter S bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LZD' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
	Parameter N bound to: 32 - type: integer 
	Parameter S bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized0' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
	Parameter N bound to: 16 - type: integer 
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized1' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized2' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
	Parameter N bound to: 4 - type: integer 
	Parameter S bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized3' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
	Parameter N bound to: 2 - type: integer 
	Parameter S bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LZD__parameterized3' (3#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'LZD__parameterized2' (3#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'LZD__parameterized1' (3#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'LZD__parameterized0' (3#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'LZD' (3#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'LZD_N' (4#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/LZD_N.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shift_left' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_left.v:2]
	Parameter N bound to: 32 - type: integer 
	Parameter S bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_left' (5#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_left.v:2]
INFO: [Synth 8-6155] done synthesizing module 'posit_extract' (6#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/posit_extract.sv:11]
INFO: [Synth 8-6157] synthesizing module 'shift_right' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_right.v:2]
	Parameter N bound to: 62 - type: integer 
	Parameter S bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_right' (7#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_right.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_left__parameterized0' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_left.v:2]
	Parameter N bound to: 32 - type: integer 
	Parameter S bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_left__parameterized0' (7#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_left.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_right__parameterized0' [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_right.v:2]
	Parameter N bound to: 64 - type: integer 
	Parameter S bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_right__parameterized0' (7#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/lib/shift_right.v:2]
INFO: [Synth 8-6155] done synthesizing module 'positadd' (8#1) [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/positadd.sv:10]
WARNING: [Synth 8-3331] design positadd has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7470.477 ; gain = 0.000 ; free physical = 2365 ; free virtual = 14343
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7470.477 ; gain = 0.000 ; free physical = 2369 ; free virtual = 14347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7470.477 ; gain = 0.000 ; free physical = 2369 ; free virtual = 14347
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 7568.500 ; gain = 98.023 ; free physical = 2355 ; free virtual = 14331
current_project edit_posit_adder_es2_v1_0
add_files -norecurse -copy_to /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/src /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd.sv
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/src {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_left.v /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LOD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LZD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_right.v}
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/src /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract.sv
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/src /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv
update_compile_order -fileset sources_1
current_project posit_waveforms
current_project edit_posit_adder_es2_v1_0
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/src/posit_common.vhd'.
set_property previous_version_for_upgrade user.org:user:posit_adder_es2:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0'.
startgroup
current_project posit_overlay
create_bd_cell -type ip -vlnv user.org:user:posit_adder_es2:1.0 posit_adder_es2_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/posit_adder_es2_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins posit_adder_es2_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</posit_adder_es2_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
Wrote  : </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block posit_adder_es2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/synth/design_1.hwdef
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
make_wrapper -files [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Oct 24 17:28:22 2018] Launched design_1_posit_adder_es2_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, synth_1...
Run output will be captured here:
design_1_posit_adder_es2_0_0_synth_1: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/design_1_posit_adder_es2_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
synth_1: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/synth_1/runme.log
[Wed Oct 24 17:28:22 2018] Launched impl_1...
Run output will be captured here: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name posit_adder_es2_v1_0_project -directory /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.tmp/posit_adder_es2_v1_0_project /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lledoux/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project posit_overlay
import_files -norecurse {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_left.v /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LOD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LZD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_right.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/positadd.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_extract.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LOD_N.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LZD_N.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_left.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_right.v] -no_script -reset -force -quiet
remove_files  {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/positadd.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_extract.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LOD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LZD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_left.v /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_right.v}
file delete -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/positadd.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_extract.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LOD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LZD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_left.v /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_right.v
import_files -norecurse {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_left.v /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LOD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LZD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_right.v}
WARNING: [filemgmt 20-354] The following file(s) were not imported. Local copy of file(s) already exists:
/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd
/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv
Hint: use the '-force' option to overwrite the local copies.
update_compile_order -fileset sources_1
reset_run design_1_posit_adder_es2_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Oct 24 17:39:27 2018] Launched design_1_posit_adder_es2_0_0_synth_1...
Run output will be captured here: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/design_1_posit_adder_es2_0_0_synth_1/runme.log
[Wed Oct 24 17:39:27 2018] Launched synth_1...
Run output will be captured here: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/positadd.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_defines.sv] -no_script -reset -force -quiet
remove_files  {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/positadd.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_defines.sv}
file delete -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/positadd.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_defines.sv
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_extract.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_right.v] -no_script -reset -force -quiet
remove_files  {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_extract.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_right.v}
file delete -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_extract.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_right.v
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LOD_N.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LZD_N.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_left.v] -no_script -reset -force -quiet
remove_files  {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LOD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LZD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_left.v}
file delete -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LOD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LZD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_left.v
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/posit_common.vhd] -no_script -reset -force -quiet
remove_files  /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/posit_common.vhd
file delete -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/posit_common.vhd
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd] -no_script -reset -force -quiet
remove_files  /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv] -no_script -reset -force -quiet
remove_files  /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv
current_project posit_adder_es2_v1_0_project
launch_runs synth_1 -jobs 8
[Wed Oct 24 17:43:29 2018] Launched synth_1...
Run output will be captured here: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.tmp/posit_adder_es2_v1_0_project/posit_adder_es2_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Oct 24 17:45:29 2018] Launched synth_1...
Run output will be captured here: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.tmp/posit_adder_es2_v1_0_project/posit_adder_es2_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Oct 24 17:46:51 2018] Launched synth_1...
Run output will be captured here: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.tmp/posit_adder_es2_v1_0_project/posit_adder_es2_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
config_webtalk -user on
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/hdl/posit_adder_es2_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/src/positadd.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/positadd_4.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sim_1/imports/tb/testadd.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sources_1/imports/es2/positadd.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.srcs/sim_1/imports/tb/positadd_4_raw_tb.vhd:]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/bsc_user_posit_adder_es2_1.0.zip [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0'
current_project posit_overlay
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0'.
report_ip_status -name ip_status
current_project posit_waveforms
current_project posit_overlay
upgrade_ip -vlnv bsc:user:posit_adder_es2:1.0 [get_ips  design_1_posit_adder_es2_0_0] -log ip_upgrade.log
Upgrading '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_posit_adder_es2_0_0 from posit_adder_es2 1.0 to posit_adder_es2 1.0
Wrote  : </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_posit_adder_es2_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block posit_adder_es2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_posit_adder_es2_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e2e5db731179781d; cache size = 2.121 MB.
export_ip_user_files -of_objects [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_posit_adder_es2_0_0_synth_1
[Wed Oct 24 17:50:23 2018] Launched design_1_posit_adder_es2_0_0_synth_1...
Run output will be captured here: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/design_1_posit_adder_es2_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.ip_user_files/sim_scripts -ip_user_files_dir /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.ip_user_files -ipstatic_source_dir /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.cache/compile_simlib/modelsim} {questa=/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.cache/compile_simlib/questa} {ies=/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.cache/compile_simlib/ies} {xcelium=/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.cache/compile_simlib/xcelium} {vcs=/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.cache/compile_simlib/vcs} {riviera=/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Oct 24 17:50:51 2018] Launched design_1_posit_adder_es2_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_posit_adder_es2_0_0_synth_1: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/design_1_posit_adder_es2_0_0_synth_1/runme.log
synth_1: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/synth_1/runme.log
[Wed Oct 24 17:50:51 2018] Launched impl_1...
Run output will be captured here: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 8042.719 ; gain = 0.000 ; free physical = 1649 ; free virtual = 13767
Restored from archive | CPU: 0.250000 secs | Memory: 3.179253 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 8042.719 ; gain = 0.000 ; free physical = 1649 ; free virtual = 13767
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd}
write_bd_tcl -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit.tcl
INFO: [BD 5-148] Tcl file written out </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit.tcl>.

file copy -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/impl_1/design_1_wrapper.bit /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit.bit
