Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 23 14:42:59 2023
| Host         : caplab07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rvfpganexys_timing_summary_routed.rpt -pb rvfpganexys_timing_summary_routed.pb -rpx rvfpganexys_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpganexys
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienA1_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienA2_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienA3_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienA4_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienA5_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienB1_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienB2_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienB3_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienB4_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienB5_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienC1_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienC2_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienC3_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienC4_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienC5_deactivate_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_column_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_column_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_column_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_column_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_column_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_column_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_column_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_column_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_column_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_column_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_column_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_column_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_row_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_row_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_row_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_row_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_row_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_row_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_row_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_row_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_row_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_row_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_row_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle1_row_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_column_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_column_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_column_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_column_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_column_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_column_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_column_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_column_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_column_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_column_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_column_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_column_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_row_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_row_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_row_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_row_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_row_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_row_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_row_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_row_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_row_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_row_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_row_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle2_row_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_column_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_column_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_column_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_column_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_column_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_column_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_column_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_column_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_column_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_column_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_column_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_column_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_row_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_row_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_row_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_row_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_row_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_row_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_row_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_row_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_row_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_row_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_row_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle3_row_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_column_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_column_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_column_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_column_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_column_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_column_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_column_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_column_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_column_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_column_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_column_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_column_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_row_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_row_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_row_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_row_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_row_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_row_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_row_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_row_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_row_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_row_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_row_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle4_row_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_column_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_column_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_column_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_column_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_column_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_column_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_column_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_column_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_column_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_column_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_column_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_column_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_row_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_row_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_row_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_row_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_row_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_row_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_row_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_row_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_row_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_row_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_row_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle5_row_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_column_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_column_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_column_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_column_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_column_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_column_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_column_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_column_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_column_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_column_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_column_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_column_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_row_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_row_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_row_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_row_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_row_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_row_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_row_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_row_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_row_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_row_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_row_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle6_row_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_column_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_column_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_column_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_column_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_column_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_column_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_column_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_column_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_column_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_column_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_column_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_column_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_row_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_row_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_row_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_row_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_row_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_row_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_row_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_row_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_row_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_row_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_row_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle7_row_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_column_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_column_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_column_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_column_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_column_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_column_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_column_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_column_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_column_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_column_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_column_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_column_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_row_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_row_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_row_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_row_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_row_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_row_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_row_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_row_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_row_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_row_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_row_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/allmiss/missle8_row_reg_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[3]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[3]_rep__0/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[4]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[4]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[4]_rep__1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[5]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[5]_rep__0/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[6]_rep/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[6]_rep__0/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[7]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[7]_rep__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[7]_rep__1/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_column_ff_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_row_ff_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_row_ff_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_row_ff_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_row_ff_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_row_ff_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_row_ff_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_row_ff_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_row_ff_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/deadline/sprite_row_ff_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[0]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[0]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[0]_rep__2/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[0]_rep__3/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[10]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[10]_rep__1/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[10]_rep__2/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[10]_rep__3/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[10]_rep__4/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[10]_rep__5/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[11]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[11]_rep__1/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[11]_rep__2/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[11]_rep__3/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[11]_rep__4/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[1]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[1]_rep__1/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[1]_rep__2/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[1]_rep__3/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[2]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[2]_rep__1/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[2]_rep__3/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[2]_rep__5/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[3]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[3]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[3]_rep__1/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[3]_rep__3/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[3]_rep__4/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[3]_rep__5/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[4]_rep/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[4]_rep__2/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[4]_rep__3/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[4]_rep__4/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[4]_rep__5/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[5]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[5]_rep__1/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[5]_rep__2/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[5]_rep__3/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[5]_rep__4/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[6]_rep__1/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[6]_rep__2/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[6]_rep__3/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[6]_rep__4/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[6]_rep__5/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[7]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[7]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[7]_rep__1/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[7]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[7]_rep__3/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[7]_rep__6/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[8]_rep__2/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[8]_rep__3/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[8]_rep__4/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[8]_rep__5/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[9]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[9]_rep__2/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[9]_rep__3/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[9]_rep__4/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[9]_rep__5/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[0]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[1]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[2]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[2]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[3]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[3]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_column_ff_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_column_ff_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_column_ff_reg[1]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_column_ff_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_column_ff_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_column_ff_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_column_ff_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_column_ff_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_column_ff_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_column_ff_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_column_ff_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_row_ff_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_row_ff_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_row_ff_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_row_ff_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_row_ff_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_row_ff_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_row_ff_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_row_ff_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: swervolf/vga/five/sprite_row_ff_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_column_ff_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_column_ff_reg[0]_rep__0/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_column_ff_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_column_ff_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_column_ff_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_column_ff_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_column_ff_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_column_ff_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_column_ff_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_column_ff_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_column_ff_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_column_ff_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_row_ff_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_row_ff_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_row_ff_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_row_ff_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_row_ff_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_row_ff_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_row_ff_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_row_ff_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/late/sprite_row_ff_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 110 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.778    -7986.378                   1173                59009        0.050        0.000                      0                59009        0.264        0.000                       0                 20700  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clock_divider/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_31_5_clk_wiz_0        {0.000 15.873}       31.746          31.500          
  clkfbout_clk_wiz_0        {0.000 20.000}       40.000          25.000          
sys_clk_pin                 {0.000 5.000}        10.000          100.000         
  clkout0                   {0.000 2.500}        5.000           200.000         
  clkout1                   {0.000 5.000}        10.000          100.000         
    clk_core                {0.000 10.000}       20.000          50.000          
    clkfb                   {0.000 5.000}        10.000          100.000         
  clkout2                   {0.000 2.500}        5.000           200.000         
  clkout3                   {1.250 3.750}        5.000           200.000         
  subfragments_pll_fb       {0.000 5.000}        10.000          100.000         
tck_dmi                     {0.000 50.000}       100.000         10.000          
tck_dtmcs                   {0.000 50.000}       100.000         10.000          
tck_idcode                  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_31_5_clk_wiz_0             13.072        0.000                      0                 2455        0.153        0.000                      0                 2455       15.373        0.000                       0                   717  
  clkfbout_clk_wiz_0                                                                                                                                                         37.845        0.000                       0                     3  
sys_clk_pin                       8.658        0.000                      0                    7        0.180        0.000                      0                    7        3.000        0.000                       0                     9  
  clkout0                         1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  
  clkout1                         0.413        0.000                      0                 8722        0.067        0.000                      0                 8722        3.000        0.000                       0                  3189  
    clk_core                     -0.929     -162.972                    680                31777        0.053        0.000                      0                31777        8.750        0.000                       0                 16571  
    clkfb                                                                                                                                                                     8.751        0.000                       0                     2  
  clkout2                                                                                                                                                                     2.845        0.000                       0                    75  
  clkout3                                                                                                                                                                     2.845        0.000                       0                     4  
  subfragments_pll_fb                                                                                                                                                         8.751        0.000                       0                     2  
tck_dmi                          98.521        0.000                      0                   31        0.172        0.000                      0                   31       49.500        0.000                       0                    33  
tck_dtmcs                        97.831        0.000                      0                   81        0.176        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                       98.738        0.000                      0                    1        0.321        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core            clk_31_5_clk_wiz_0      -18.778    -7823.406                    493                  493        4.222        0.000                      0                  493  
clk_core            clkout1                   3.238        0.000                      0                  155        1.040        0.000                      0                  155  
clkout1             clk_core                  2.642        0.000                      0                   91        0.050        0.000                      0                   91  
tck_dtmcs           clk_core                 14.053        0.000                      0                    2        1.983        0.000                      0                    2  
clk_core            tck_dtmcs                10.903        0.000                      0                   32        1.597        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                 5.495        0.000                      0                15477        0.241        0.000                      0                15477  
**async_default**  clkout1            clkout1                  2.829        0.000                      0                  326        1.154        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_divider/inst/clk_in1
  To Clock:  clock_divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5_clk_wiz_0
  To Clock:  clk_31_5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.072ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.373ns  (logic 2.139ns (11.642%)  route 16.234ns (88.358%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 28.824 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X45Y53         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  swervolf/vga/dtg/pixel_column_reg[4]/Q
                         net (fo=128, routed)         9.113     7.183    swervolf/vga/late/pixel_column_0[0]
    SLICE_X73Y70         LUT4 (Prop_lut4_I3_O)        0.124     7.307 r  swervolf/vga/late/vga_r_reg[3]_i_4379/O
                         net (fo=1, routed)           0.000     7.307    swervolf/vga/dtg/vga_r_reg_reg[3]_i_999_0[1]
    SLICE_X73Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.705 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447/CO[3]
                         net (fo=1, routed)           0.000     7.705    swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447_n_0
    SLICE_X73Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.933 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_999/CO[2]
                         net (fo=1, routed)           1.057     8.990    swervolf/vga/alien_pix424_in
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.313     9.303 r  swervolf/vga/vga_r_reg[3]_i_314/O
                         net (fo=1, routed)           0.750    10.053    swervolf/vga/vga_r_reg[3]_i_314_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I4_O)        0.124    10.177 f  swervolf/vga/vga_r_reg[3]_i_101/O
                         net (fo=1, routed)           0.858    11.035    swervolf/vga/dtg/vga_r_reg[3]_i_12_9
    SLICE_X65Y69         LUT5 (Prop_lut5_I4_O)        0.124    11.159 r  swervolf/vga/dtg/vga_r_reg[3]_i_39/O
                         net (fo=1, routed)           1.126    12.284    swervolf/vga/dtg/vga_r_reg[3]_i_39_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.408 f  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=8, routed)           1.894    14.302    swervolf/vga/dtg/vga_r_reg[3]_i_12_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I4_O)        0.124    14.426 f  swervolf/vga/dtg/vga_r_reg[1]_i_2_comp_1/O
                         net (fo=1, routed)           1.096    15.522    swervolf/vga/dtg/vga_r_reg[1]_i_2_n_0_repN
    SLICE_X58Y55         LUT6 (Prop_lut6_I5_O)        0.124    15.646 r  swervolf/vga/dtg/vga_r_reg[1]_i_1_comp/O
                         net (fo=3, routed)           0.341    15.987    swervolf/vga/dtg_n_1145
    SLICE_X59Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.509    28.824    swervolf/vga/clk_31_5
    SLICE_X59Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.417    29.241    
                         clock uncertainty           -0.142    29.099    
    SLICE_X59Y55         FDSE (Setup_fdse_C_D)       -0.040    29.059    swervolf/vga/vga_r_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.059    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                 13.072    

Slack (MET) :             13.177ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.295ns  (logic 2.139ns (11.692%)  route 16.156ns (88.308%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 28.824 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X45Y53         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  swervolf/vga/dtg/pixel_column_reg[4]/Q
                         net (fo=128, routed)         9.113     7.183    swervolf/vga/late/pixel_column_0[0]
    SLICE_X73Y70         LUT4 (Prop_lut4_I3_O)        0.124     7.307 r  swervolf/vga/late/vga_r_reg[3]_i_4379/O
                         net (fo=1, routed)           0.000     7.307    swervolf/vga/dtg/vga_r_reg_reg[3]_i_999_0[1]
    SLICE_X73Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.705 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447/CO[3]
                         net (fo=1, routed)           0.000     7.705    swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447_n_0
    SLICE_X73Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.933 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_999/CO[2]
                         net (fo=1, routed)           1.057     8.990    swervolf/vga/alien_pix424_in
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.313     9.303 r  swervolf/vga/vga_r_reg[3]_i_314/O
                         net (fo=1, routed)           0.750    10.053    swervolf/vga/vga_r_reg[3]_i_314_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I4_O)        0.124    10.177 f  swervolf/vga/vga_r_reg[3]_i_101/O
                         net (fo=1, routed)           0.858    11.035    swervolf/vga/dtg/vga_r_reg[3]_i_12_9
    SLICE_X65Y69         LUT5 (Prop_lut5_I4_O)        0.124    11.159 r  swervolf/vga/dtg/vga_r_reg[3]_i_39/O
                         net (fo=1, routed)           1.126    12.284    swervolf/vga/dtg/vga_r_reg[3]_i_39_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.408 f  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=8, routed)           1.709    14.117    swervolf/vga/dtg/vga_r_reg[3]_i_12_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.241 f  swervolf/vga/dtg/vga_r_reg[3]_i_13_comp_1/O
                         net (fo=1, routed)           1.192    15.434    swervolf/vga/dtg/vga_r_reg[3]_i_13_n_0_repN
    SLICE_X58Y55         LUT6 (Prop_lut6_I5_O)        0.124    15.558 r  swervolf/vga/dtg/vga_r_reg[3]_i_2_comp/O
                         net (fo=3, routed)           0.351    15.909    swervolf/vga/dtg_n_1147
    SLICE_X60Y56         FDSE                                         r  swervolf/vga/vga_r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.509    28.824    swervolf/vga/clk_31_5
    SLICE_X60Y56         FDSE                                         r  swervolf/vga/vga_r_reg_reg[3]/C
                         clock pessimism              0.417    29.241    
                         clock uncertainty           -0.142    29.099    
    SLICE_X60Y56         FDSE (Setup_fdse_C_D)       -0.013    29.086    swervolf/vga/vga_r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         29.086    
                         arrival time                         -15.909    
  -------------------------------------------------------------------
                         slack                                 13.177    

Slack (MET) :             13.181ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.288ns  (logic 2.139ns (11.696%)  route 16.149ns (88.304%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 28.824 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X45Y53         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  swervolf/vga/dtg/pixel_column_reg[4]/Q
                         net (fo=128, routed)         9.113     7.183    swervolf/vga/late/pixel_column_0[0]
    SLICE_X73Y70         LUT4 (Prop_lut4_I3_O)        0.124     7.307 r  swervolf/vga/late/vga_r_reg[3]_i_4379/O
                         net (fo=1, routed)           0.000     7.307    swervolf/vga/dtg/vga_r_reg_reg[3]_i_999_0[1]
    SLICE_X73Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.705 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447/CO[3]
                         net (fo=1, routed)           0.000     7.705    swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447_n_0
    SLICE_X73Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.933 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_999/CO[2]
                         net (fo=1, routed)           1.057     8.990    swervolf/vga/alien_pix424_in
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.313     9.303 r  swervolf/vga/vga_r_reg[3]_i_314/O
                         net (fo=1, routed)           0.750    10.053    swervolf/vga/vga_r_reg[3]_i_314_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I4_O)        0.124    10.177 f  swervolf/vga/vga_r_reg[3]_i_101/O
                         net (fo=1, routed)           0.858    11.035    swervolf/vga/dtg/vga_r_reg[3]_i_12_9
    SLICE_X65Y69         LUT5 (Prop_lut5_I4_O)        0.124    11.159 r  swervolf/vga/dtg/vga_r_reg[3]_i_39/O
                         net (fo=1, routed)           1.126    12.284    swervolf/vga/dtg/vga_r_reg[3]_i_39_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.408 f  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=8, routed)           1.709    14.117    swervolf/vga/dtg/vga_r_reg[3]_i_12_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.241 f  swervolf/vga/dtg/vga_r_reg[3]_i_13_comp_1/O
                         net (fo=1, routed)           1.192    15.434    swervolf/vga/dtg/vga_r_reg[3]_i_13_n_0_repN
    SLICE_X58Y55         LUT6 (Prop_lut6_I5_O)        0.124    15.558 r  swervolf/vga/dtg/vga_r_reg[3]_i_2_comp/O
                         net (fo=3, routed)           0.344    15.902    swervolf/vga/dtg_n_1147
    SLICE_X58Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.509    28.824    swervolf/vga/clk_31_5
    SLICE_X58Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.417    29.241    
                         clock uncertainty           -0.142    29.099    
    SLICE_X58Y55         FDSE (Setup_fdse_C_D)       -0.016    29.083    swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         29.083    
                         arrival time                         -15.902    
  -------------------------------------------------------------------
                         slack                                 13.181    

Slack (MET) :             13.189ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.234ns  (logic 2.139ns (11.731%)  route 16.095ns (88.269%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 28.824 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X45Y53         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  swervolf/vga/dtg/pixel_column_reg[4]/Q
                         net (fo=128, routed)         9.113     7.183    swervolf/vga/late/pixel_column_0[0]
    SLICE_X73Y70         LUT4 (Prop_lut4_I3_O)        0.124     7.307 r  swervolf/vga/late/vga_r_reg[3]_i_4379/O
                         net (fo=1, routed)           0.000     7.307    swervolf/vga/dtg/vga_r_reg_reg[3]_i_999_0[1]
    SLICE_X73Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.705 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447/CO[3]
                         net (fo=1, routed)           0.000     7.705    swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447_n_0
    SLICE_X73Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.933 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_999/CO[2]
                         net (fo=1, routed)           1.057     8.990    swervolf/vga/alien_pix424_in
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.313     9.303 r  swervolf/vga/vga_r_reg[3]_i_314/O
                         net (fo=1, routed)           0.750    10.053    swervolf/vga/vga_r_reg[3]_i_314_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I4_O)        0.124    10.177 f  swervolf/vga/vga_r_reg[3]_i_101/O
                         net (fo=1, routed)           0.858    11.035    swervolf/vga/dtg/vga_r_reg[3]_i_12_9
    SLICE_X65Y69         LUT5 (Prop_lut5_I4_O)        0.124    11.159 r  swervolf/vga/dtg/vga_r_reg[3]_i_39/O
                         net (fo=1, routed)           1.126    12.284    swervolf/vga/dtg/vga_r_reg[3]_i_39_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.408 f  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=8, routed)           1.894    14.302    swervolf/vga/dtg/vga_r_reg[3]_i_12_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I4_O)        0.124    14.426 f  swervolf/vga/dtg/vga_r_reg[1]_i_2_comp_1/O
                         net (fo=1, routed)           1.096    15.522    swervolf/vga/dtg/vga_r_reg[1]_i_2_n_0_repN
    SLICE_X58Y55         LUT6 (Prop_lut6_I5_O)        0.124    15.646 r  swervolf/vga/dtg/vga_r_reg[1]_i_1_comp/O
                         net (fo=3, routed)           0.202    15.848    swervolf/vga/dtg_n_1145
    SLICE_X59Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.509    28.824    swervolf/vga/clk_31_5
    SLICE_X59Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[1]/C
                         clock pessimism              0.417    29.241    
                         clock uncertainty           -0.142    29.099    
    SLICE_X59Y55         FDSE (Setup_fdse_C_D)       -0.062    29.037    swervolf/vga/vga_r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         29.037    
                         arrival time                         -15.848    
  -------------------------------------------------------------------
                         slack                                 13.189    

Slack (MET) :             13.247ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.164ns  (logic 2.139ns (11.776%)  route 16.025ns (88.224%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 28.824 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X45Y53         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  swervolf/vga/dtg/pixel_column_reg[4]/Q
                         net (fo=128, routed)         9.113     7.183    swervolf/vga/late/pixel_column_0[0]
    SLICE_X73Y70         LUT4 (Prop_lut4_I3_O)        0.124     7.307 r  swervolf/vga/late/vga_r_reg[3]_i_4379/O
                         net (fo=1, routed)           0.000     7.307    swervolf/vga/dtg/vga_r_reg_reg[3]_i_999_0[1]
    SLICE_X73Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.705 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447/CO[3]
                         net (fo=1, routed)           0.000     7.705    swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447_n_0
    SLICE_X73Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.933 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_999/CO[2]
                         net (fo=1, routed)           1.057     8.990    swervolf/vga/alien_pix424_in
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.313     9.303 r  swervolf/vga/vga_r_reg[3]_i_314/O
                         net (fo=1, routed)           0.750    10.053    swervolf/vga/vga_r_reg[3]_i_314_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I4_O)        0.124    10.177 f  swervolf/vga/vga_r_reg[3]_i_101/O
                         net (fo=1, routed)           0.858    11.035    swervolf/vga/dtg/vga_r_reg[3]_i_12_9
    SLICE_X65Y69         LUT5 (Prop_lut5_I4_O)        0.124    11.159 r  swervolf/vga/dtg/vga_r_reg[3]_i_39/O
                         net (fo=1, routed)           1.126    12.284    swervolf/vga/dtg/vga_r_reg[3]_i_39_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.408 f  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=8, routed)           1.912    14.320    swervolf/vga/dtg/vga_r_reg[3]_i_12_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I4_O)        0.124    14.444 f  swervolf/vga/dtg/vga_r_reg[0]_i_2_comp_1/O
                         net (fo=1, routed)           1.019    15.463    swervolf/vga/dtg/vga_r_reg[0]_i_2_n_0_repN
    SLICE_X58Y55         LUT6 (Prop_lut6_I5_O)        0.124    15.587 r  swervolf/vga/dtg/vga_r_reg[0]_i_1_comp/O
                         net (fo=3, routed)           0.190    15.777    swervolf/vga/dtg_n_1144
    SLICE_X59Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.509    28.824    swervolf/vga/clk_31_5
    SLICE_X59Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[0]/C
                         clock pessimism              0.417    29.241    
                         clock uncertainty           -0.142    29.099    
    SLICE_X59Y55         FDSE (Setup_fdse_C_D)       -0.075    29.024    swervolf/vga/vga_r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         29.024    
                         arrival time                         -15.777    
  -------------------------------------------------------------------
                         slack                                 13.247    

Slack (MET) :             13.259ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.164ns  (logic 2.139ns (11.776%)  route 16.025ns (88.224%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 28.824 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X45Y53         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  swervolf/vga/dtg/pixel_column_reg[4]/Q
                         net (fo=128, routed)         9.113     7.183    swervolf/vga/late/pixel_column_0[0]
    SLICE_X73Y70         LUT4 (Prop_lut4_I3_O)        0.124     7.307 r  swervolf/vga/late/vga_r_reg[3]_i_4379/O
                         net (fo=1, routed)           0.000     7.307    swervolf/vga/dtg/vga_r_reg_reg[3]_i_999_0[1]
    SLICE_X73Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.705 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447/CO[3]
                         net (fo=1, routed)           0.000     7.705    swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447_n_0
    SLICE_X73Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.933 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_999/CO[2]
                         net (fo=1, routed)           1.057     8.990    swervolf/vga/alien_pix424_in
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.313     9.303 r  swervolf/vga/vga_r_reg[3]_i_314/O
                         net (fo=1, routed)           0.750    10.053    swervolf/vga/vga_r_reg[3]_i_314_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I4_O)        0.124    10.177 f  swervolf/vga/vga_r_reg[3]_i_101/O
                         net (fo=1, routed)           0.858    11.035    swervolf/vga/dtg/vga_r_reg[3]_i_12_9
    SLICE_X65Y69         LUT5 (Prop_lut5_I4_O)        0.124    11.159 r  swervolf/vga/dtg/vga_r_reg[3]_i_39/O
                         net (fo=1, routed)           1.126    12.284    swervolf/vga/dtg/vga_r_reg[3]_i_39_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.408 f  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=8, routed)           1.912    14.320    swervolf/vga/dtg/vga_r_reg[3]_i_12_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I4_O)        0.124    14.444 f  swervolf/vga/dtg/vga_r_reg[0]_i_2_comp_1/O
                         net (fo=1, routed)           1.019    15.463    swervolf/vga/dtg/vga_r_reg[0]_i_2_n_0_repN
    SLICE_X58Y55         LUT6 (Prop_lut6_I5_O)        0.124    15.587 r  swervolf/vga/dtg/vga_r_reg[0]_i_1_comp/O
                         net (fo=3, routed)           0.190    15.777    swervolf/vga/dtg_n_1144
    SLICE_X59Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.509    28.824    swervolf/vga/clk_31_5
    SLICE_X59Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/C
                         clock pessimism              0.417    29.241    
                         clock uncertainty           -0.142    29.099    
    SLICE_X59Y55         FDSE (Setup_fdse_C_D)       -0.063    29.036    swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         29.036    
                         arrival time                         -15.777    
  -------------------------------------------------------------------
                         slack                                 13.259    

Slack (MET) :             13.534ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.032ns  (logic 2.139ns (11.862%)  route 15.893ns (88.138%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 28.824 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X45Y53         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  swervolf/vga/dtg/pixel_column_reg[4]/Q
                         net (fo=128, routed)         9.113     7.183    swervolf/vga/late/pixel_column_0[0]
    SLICE_X73Y70         LUT4 (Prop_lut4_I3_O)        0.124     7.307 r  swervolf/vga/late/vga_r_reg[3]_i_4379/O
                         net (fo=1, routed)           0.000     7.307    swervolf/vga/dtg/vga_r_reg_reg[3]_i_999_0[1]
    SLICE_X73Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.705 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447/CO[3]
                         net (fo=1, routed)           0.000     7.705    swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447_n_0
    SLICE_X73Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.933 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_999/CO[2]
                         net (fo=1, routed)           1.057     8.990    swervolf/vga/alien_pix424_in
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.313     9.303 r  swervolf/vga/vga_r_reg[3]_i_314/O
                         net (fo=1, routed)           0.750    10.053    swervolf/vga/vga_r_reg[3]_i_314_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I4_O)        0.124    10.177 f  swervolf/vga/vga_r_reg[3]_i_101/O
                         net (fo=1, routed)           0.858    11.035    swervolf/vga/dtg/vga_r_reg[3]_i_12_9
    SLICE_X65Y69         LUT5 (Prop_lut5_I4_O)        0.124    11.159 r  swervolf/vga/dtg/vga_r_reg[3]_i_39/O
                         net (fo=1, routed)           1.126    12.284    swervolf/vga/dtg/vga_r_reg[3]_i_39_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.408 f  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=8, routed)           1.894    14.302    swervolf/vga/dtg/vga_r_reg[3]_i_12_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I4_O)        0.124    14.426 f  swervolf/vga/dtg/vga_r_reg[1]_i_2_comp_1/O
                         net (fo=1, routed)           1.096    15.522    swervolf/vga/dtg/vga_r_reg[1]_i_2_n_0_repN
    SLICE_X58Y55         LUT6 (Prop_lut6_I5_O)        0.124    15.646 r  swervolf/vga/dtg/vga_r_reg[1]_i_1_comp/O
                         net (fo=3, routed)           0.000    15.646    swervolf/vga/dtg_n_1145
    SLICE_X58Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.509    28.824    swervolf/vga/clk_31_5
    SLICE_X58Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.417    29.241    
                         clock uncertainty           -0.142    29.099    
    SLICE_X58Y55         FDSE (Setup_fdse_C_D)        0.081    29.180    swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         29.180    
                         arrival time                         -15.646    
  -------------------------------------------------------------------
                         slack                                 13.534    

Slack (MET) :             13.543ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.898ns  (logic 2.139ns (11.951%)  route 15.759ns (88.049%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 28.823 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X45Y53         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  swervolf/vga/dtg/pixel_column_reg[4]/Q
                         net (fo=128, routed)         9.113     7.183    swervolf/vga/late/pixel_column_0[0]
    SLICE_X73Y70         LUT4 (Prop_lut4_I3_O)        0.124     7.307 r  swervolf/vga/late/vga_r_reg[3]_i_4379/O
                         net (fo=1, routed)           0.000     7.307    swervolf/vga/dtg/vga_r_reg_reg[3]_i_999_0[1]
    SLICE_X73Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.705 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447/CO[3]
                         net (fo=1, routed)           0.000     7.705    swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447_n_0
    SLICE_X73Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.933 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_999/CO[2]
                         net (fo=1, routed)           1.057     8.990    swervolf/vga/alien_pix424_in
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.313     9.303 f  swervolf/vga/vga_r_reg[3]_i_314/O
                         net (fo=1, routed)           0.750    10.053    swervolf/vga/vga_r_reg[3]_i_314_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I4_O)        0.124    10.177 r  swervolf/vga/vga_r_reg[3]_i_101/O
                         net (fo=1, routed)           0.858    11.035    swervolf/vga/dtg/vga_r_reg[3]_i_12_9
    SLICE_X65Y69         LUT5 (Prop_lut5_I4_O)        0.124    11.159 f  swervolf/vga/dtg/vga_r_reg[3]_i_39/O
                         net (fo=1, routed)           1.126    12.284    swervolf/vga/dtg/vga_r_reg[3]_i_39_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.408 r  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=8, routed)           1.567    13.976    swervolf/vga/dtg/vga_r_reg[3]_i_12_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.100 r  swervolf/vga/dtg/vga_r_reg[2]_i_2_comp/O
                         net (fo=1, routed)           0.954    15.054    swervolf/vga/dtg/vga_r_reg[2]_i_2_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    15.178 r  swervolf/vga/dtg/vga_r_reg[2]_i_1_comp/O
                         net (fo=3, routed)           0.334    15.512    swervolf/vga/dtg_n_1146
    SLICE_X61Y57         FDSE                                         r  swervolf/vga/vga_r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.508    28.823    swervolf/vga/clk_31_5
    SLICE_X61Y57         FDSE                                         r  swervolf/vga/vga_r_reg_reg[2]/C
                         clock pessimism              0.417    29.240    
                         clock uncertainty           -0.142    29.098    
    SLICE_X61Y57         FDSE (Setup_fdse_C_D)       -0.043    29.055    swervolf/vga/vga_r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         29.055    
                         arrival time                         -15.512    
  -------------------------------------------------------------------
                         slack                                 13.543    

Slack (MET) :             13.545ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.900ns  (logic 2.139ns (11.950%)  route 15.761ns (88.050%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 28.824 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X45Y53         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  swervolf/vga/dtg/pixel_column_reg[4]/Q
                         net (fo=128, routed)         9.113     7.183    swervolf/vga/late/pixel_column_0[0]
    SLICE_X73Y70         LUT4 (Prop_lut4_I3_O)        0.124     7.307 r  swervolf/vga/late/vga_r_reg[3]_i_4379/O
                         net (fo=1, routed)           0.000     7.307    swervolf/vga/dtg/vga_r_reg_reg[3]_i_999_0[1]
    SLICE_X73Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.705 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447/CO[3]
                         net (fo=1, routed)           0.000     7.705    swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447_n_0
    SLICE_X73Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.933 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_999/CO[2]
                         net (fo=1, routed)           1.057     8.990    swervolf/vga/alien_pix424_in
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.313     9.303 f  swervolf/vga/vga_r_reg[3]_i_314/O
                         net (fo=1, routed)           0.750    10.053    swervolf/vga/vga_r_reg[3]_i_314_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I4_O)        0.124    10.177 r  swervolf/vga/vga_r_reg[3]_i_101/O
                         net (fo=1, routed)           0.858    11.035    swervolf/vga/dtg/vga_r_reg[3]_i_12_9
    SLICE_X65Y69         LUT5 (Prop_lut5_I4_O)        0.124    11.159 f  swervolf/vga/dtg/vga_r_reg[3]_i_39/O
                         net (fo=1, routed)           1.126    12.284    swervolf/vga/dtg/vga_r_reg[3]_i_39_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.408 r  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=8, routed)           1.567    13.976    swervolf/vga/dtg/vga_r_reg[3]_i_12_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.100 r  swervolf/vga/dtg/vga_r_reg[2]_i_2_comp/O
                         net (fo=1, routed)           0.954    15.054    swervolf/vga/dtg/vga_r_reg[2]_i_2_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    15.178 r  swervolf/vga/dtg/vga_r_reg[2]_i_1_comp/O
                         net (fo=3, routed)           0.336    15.514    swervolf/vga/dtg_n_1146
    SLICE_X61Y56         FDSE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.509    28.824    swervolf/vga/clk_31_5
    SLICE_X61Y56         FDSE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.417    29.241    
                         clock uncertainty           -0.142    29.099    
    SLICE_X61Y56         FDSE (Setup_fdse_C_D)       -0.040    29.059    swervolf/vga/vga_r_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.059    
                         arrival time                         -15.514    
  -------------------------------------------------------------------
                         slack                                 13.545    

Slack (MET) :             13.589ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.973ns  (logic 2.139ns (11.901%)  route 15.834ns (88.099%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 28.824 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X45Y53         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  swervolf/vga/dtg/pixel_column_reg[4]/Q
                         net (fo=128, routed)         9.113     7.183    swervolf/vga/late/pixel_column_0[0]
    SLICE_X73Y70         LUT4 (Prop_lut4_I3_O)        0.124     7.307 r  swervolf/vga/late/vga_r_reg[3]_i_4379/O
                         net (fo=1, routed)           0.000     7.307    swervolf/vga/dtg/vga_r_reg_reg[3]_i_999_0[1]
    SLICE_X73Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.705 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447/CO[3]
                         net (fo=1, routed)           0.000     7.705    swervolf/vga/dtg/vga_r_reg_reg[3]_i_2447_n_0
    SLICE_X73Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.933 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_999/CO[2]
                         net (fo=1, routed)           1.057     8.990    swervolf/vga/alien_pix424_in
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.313     9.303 r  swervolf/vga/vga_r_reg[3]_i_314/O
                         net (fo=1, routed)           0.750    10.053    swervolf/vga/vga_r_reg[3]_i_314_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I4_O)        0.124    10.177 f  swervolf/vga/vga_r_reg[3]_i_101/O
                         net (fo=1, routed)           0.858    11.035    swervolf/vga/dtg/vga_r_reg[3]_i_12_9
    SLICE_X65Y69         LUT5 (Prop_lut5_I4_O)        0.124    11.159 r  swervolf/vga/dtg/vga_r_reg[3]_i_39/O
                         net (fo=1, routed)           1.126    12.284    swervolf/vga/dtg/vga_r_reg[3]_i_39_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.408 f  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=8, routed)           1.912    14.320    swervolf/vga/dtg/vga_r_reg[3]_i_12_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I4_O)        0.124    14.444 f  swervolf/vga/dtg/vga_r_reg[0]_i_2_comp_1/O
                         net (fo=1, routed)           1.019    15.463    swervolf/vga/dtg/vga_r_reg[0]_i_2_n_0_repN
    SLICE_X58Y55         LUT6 (Prop_lut6_I5_O)        0.124    15.587 r  swervolf/vga/dtg/vga_r_reg[0]_i_1_comp/O
                         net (fo=3, routed)           0.000    15.587    swervolf/vga/dtg_n_1144
    SLICE_X58Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.509    28.824    swervolf/vga/clk_31_5
    SLICE_X58Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica/C
                         clock pessimism              0.417    29.241    
                         clock uncertainty           -0.142    29.099    
    SLICE_X58Y55         FDSE (Setup_fdse_C_D)        0.077    29.176    swervolf/vga/vga_r_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.176    
                         arrival time                         -15.587    
  -------------------------------------------------------------------
                         slack                                 13.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 swervolf/vga/five/sprite_column_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/five/sprite_column_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.116%)  route 0.082ns (36.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.562    -0.852    swervolf/vga/five/clk_31_5
    SLICE_X43Y67         FDRE                                         r  swervolf/vga/five/sprite_column_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  swervolf/vga/five/sprite_column_ff_reg[1]/Q
                         net (fo=49, routed)          0.082    -0.629    swervolf/vga/five/sprite_column_ff_reg[11]_0[0]
    SLICE_X43Y67         FDRE                                         r  swervolf/vga/five/sprite_column_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.830    -1.281    swervolf/vga/five/clk_31_5
    SLICE_X43Y67         FDRE                                         r  swervolf/vga/five/sprite_column_ff_reg[1]/C
                         clock pessimism              0.429    -0.852    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.070    -0.782    swervolf/vga/five/sprite_column_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pixel_row_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.249ns (41.426%)  route 0.352ns (58.574%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.203ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.567    -0.847    swervolf/vga/dtg/clk_31_5
    SLICE_X49Y50         FDRE                                         r  swervolf/vga/dtg/pixel_row_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  swervolf/vga/dtg/pixel_row_reg[3]_rep__0/Q
                         net (fo=184, routed)         0.352    -0.354    swervolf/vga/dtg/pixel_row_reg[3]_rep__0_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.246 r  swervolf/vga/dtg/pixel_row_reg[0]_i_2/O[3]
                         net (fo=3, routed)           0.000    -0.246    swervolf/vga/dtg/pixel_row_reg[0]_i_2_n_4
    SLICE_X48Y49         FDRE                                         r  swervolf/vga/dtg/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.908    -1.203    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y49         FDRE                                         r  swervolf/vga/dtg/pixel_row_reg[3]/C
                         clock pessimism              0.692    -0.511    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.102    -0.409    swervolf/vga/dtg/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.141ns (21.359%)  route 0.519ns (78.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.566    -0.848    swervolf/vga/dtg/clk_31_5
    SLICE_X51Y50         FDRE                                         r  swervolf/vga/dtg/pix_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  swervolf/vga/dtg/pix_num_reg[14]/Q
                         net (fo=65, routed)          0.519    -0.188    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addrb[14]
    RAMB36_X1Y10         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.882    -1.228    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.692    -0.536    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.353    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.288%)  route 0.464ns (76.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.632    -0.781    swervolf/vga/dtg/clk_31_5
    SLICE_X51Y49         FDRE                                         r  swervolf/vga/dtg/pix_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.640 r  swervolf/vga/dtg/pix_num_reg[9]/Q
                         net (fo=65, routed)          0.464    -0.176    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y10         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.882    -1.228    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.692    -0.536    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.353    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 swervolf/vga/deadline/sprite_column_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/deadline/sprite_column_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.394%)  route 0.109ns (43.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.570    -0.844    swervolf/vga/deadline/clk_31_5
    SLICE_X37Y56         FDRE                                         r  swervolf/vga/deadline/sprite_column_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  swervolf/vga/deadline/sprite_column_ff_reg[0]/Q
                         net (fo=203, routed)         0.109    -0.594    swervolf/vga/deadline/sprite_column_ff_reg[11]_0[0]
    SLICE_X37Y56         FDRE                                         r  swervolf/vga/deadline/sprite_column_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.841    -1.270    swervolf/vga/deadline/clk_31_5
    SLICE_X37Y56         FDRE                                         r  swervolf/vga/deadline/sprite_column_ff_reg[0]/C
                         clock pessimism              0.426    -0.844    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.070    -0.774    swervolf/vga/deadline/sprite_column_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.774    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pix_num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.355ns (72.310%)  route 0.136ns (27.690%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.632    -0.781    swervolf/vga/dtg/clk_31_5
    SLICE_X51Y49         FDRE                                         r  swervolf/vga/dtg/pix_num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.640 r  swervolf/vga/dtg/pix_num_reg[11]/Q
                         net (fo=65, routed)          0.135    -0.505    swervolf/vga/dtg/addrb[11]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.345 r  swervolf/vga/dtg/pix_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.344    swervolf/vga/dtg/pix_num_reg[8]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.290 r  swervolf/vga/dtg/pix_num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.290    swervolf/vga/dtg/pix_num_reg[12]_i_1_n_7
    SLICE_X51Y50         FDRE                                         r  swervolf/vga/dtg/pix_num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.836    -1.275    swervolf/vga/dtg/clk_31_5
    SLICE_X51Y50         FDRE                                         r  swervolf/vga/dtg/pix_num_reg[12]/C
                         clock pessimism              0.692    -0.583    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105    -0.478    swervolf/vga/dtg/pix_num_reg[12]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 swervolf/vga/allmiss/missle2_row_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/allmiss/missle2_row_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.631    -0.782    swervolf/vga/allmiss/clk_31_5
    SLICE_X54Y49         FDRE                                         r  swervolf/vga/allmiss/missle2_row_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.618 f  swervolf/vga/allmiss/missle2_row_reg_reg[7]/Q
                         net (fo=8, routed)           0.149    -0.469    swervolf/vga/allmiss/missle2_row_reg_reg[9]_0[4]
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.424 r  swervolf/vga/allmiss/missle2_row_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.424    swervolf/btn/missle2_row_reg_reg[7][3]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.315 r  swervolf/btn/missle2_row_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.314    swervolf/btn/missle2_row_reg_reg[4]_i_1_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.261 r  swervolf/btn/missle2_row_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.261    swervolf/vga/allmiss/missle2_row_reg_reg[11]_1[0]
    SLICE_X54Y50         FDRE                                         r  swervolf/vga/allmiss/missle2_row_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.835    -1.276    swervolf/vga/allmiss/clk_31_5
    SLICE_X54Y50         FDRE                                         r  swervolf/vga/allmiss/missle2_row_reg_reg[8]/C
                         clock pessimism              0.692    -0.584    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134    -0.450    swervolf/vga/allmiss/missle2_row_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 swervolf/vga/allmiss/missle2_row_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/allmiss/missle2_row_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.709%)  route 0.331ns (61.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.565    -0.849    swervolf/vga/allmiss/clk_31_5
    SLICE_X54Y50         FDRE                                         r  swervolf/vga/allmiss/missle2_row_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.685 f  swervolf/vga/allmiss/missle2_row_reg_reg[9]/Q
                         net (fo=8, routed)           0.118    -0.566    swervolf/vga/allmiss/missle2_row_reg_reg[9]_0[5]
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.045    -0.521 r  swervolf/vga/allmiss/missle2_column_reg[11]_i_1/O
                         net (fo=24, routed)          0.213    -0.309    swervolf/vga/allmiss/missle2_row_reg
    SLICE_X54Y48         FDRE                                         r  swervolf/vga/allmiss/missle2_row_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.905    -1.206    swervolf/vga/allmiss/clk_31_5
    SLICE_X54Y48         FDRE                                         r  swervolf/vga/allmiss/missle2_row_reg_reg[0]/C
                         clock pessimism              0.692    -0.514    
    SLICE_X54Y48         FDRE (Hold_fdre_C_R)         0.009    -0.505    swervolf/vga/allmiss/missle2_row_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 swervolf/vga/allmiss/missle2_row_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/allmiss/missle2_row_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.709%)  route 0.331ns (61.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.565    -0.849    swervolf/vga/allmiss/clk_31_5
    SLICE_X54Y50         FDRE                                         r  swervolf/vga/allmiss/missle2_row_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.685 f  swervolf/vga/allmiss/missle2_row_reg_reg[9]/Q
                         net (fo=8, routed)           0.118    -0.566    swervolf/vga/allmiss/missle2_row_reg_reg[9]_0[5]
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.045    -0.521 r  swervolf/vga/allmiss/missle2_column_reg[11]_i_1/O
                         net (fo=24, routed)          0.213    -0.309    swervolf/vga/allmiss/missle2_row_reg
    SLICE_X54Y48         FDRE                                         r  swervolf/vga/allmiss/missle2_row_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.905    -1.206    swervolf/vga/allmiss/clk_31_5
    SLICE_X54Y48         FDRE                                         r  swervolf/vga/allmiss/missle2_row_reg_reg[1]/C
                         clock pessimism              0.692    -0.514    
    SLICE_X54Y48         FDRE (Hold_fdre_C_R)         0.009    -0.505    swervolf/vga/allmiss/missle2_row_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 swervolf/vga/allmiss/missle2_row_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/allmiss/missle2_row_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.709%)  route 0.331ns (61.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.565    -0.849    swervolf/vga/allmiss/clk_31_5
    SLICE_X54Y50         FDRE                                         r  swervolf/vga/allmiss/missle2_row_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.685 f  swervolf/vga/allmiss/missle2_row_reg_reg[9]/Q
                         net (fo=8, routed)           0.118    -0.566    swervolf/vga/allmiss/missle2_row_reg_reg[9]_0[5]
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.045    -0.521 r  swervolf/vga/allmiss/missle2_column_reg[11]_i_1/O
                         net (fo=24, routed)          0.213    -0.309    swervolf/vga/allmiss/missle2_row_reg
    SLICE_X54Y48         FDRE                                         r  swervolf/vga/allmiss/missle2_row_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.905    -1.206    swervolf/vga/allmiss/clk_31_5
    SLICE_X54Y48         FDRE                                         r  swervolf/vga/allmiss/missle2_row_reg_reg[2]/C
                         clock pessimism              0.692    -0.514    
    SLICE_X54Y48         FDRE (Hold_fdre_C_R)         0.009    -0.505    swervolf/vga/allmiss/missle2_row_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_31_5_clk_wiz_0
Waveform(ns):       { 0.000 15.873 }
Period(ns):         31.746
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y5      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y5      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y2      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y2      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y0      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y0      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y3      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y3      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y1      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y1      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       31.746      181.614    MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X52Y54     swervolf/vga/allmiss/missle1_column_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X54Y54     swervolf/vga/allmiss/missle1_column_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X54Y54     swervolf/vga/allmiss/missle1_column_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X54Y54     swervolf/vga/allmiss/missle1_column_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X54Y54     swervolf/vga/allmiss/missle1_column_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X55Y54     swervolf/vga/allmiss/missle1_column_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X55Y54     swervolf/vga/allmiss/missle1_column_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X55Y54     swervolf/vga/allmiss/missle1_column_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X55Y54     swervolf/vga/allmiss/missle1_column_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X52Y50     swervolf/vga/allmiss/missle2_column_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X56Y54     swervolf/vga/allmiss/missle1_column_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X56Y54     swervolf/vga/allmiss/missle1_column_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X56Y54     swervolf/vga/allmiss/missle1_column_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X57Y52     swervolf/vga/allmiss/missle1_row_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X57Y54     swervolf/vga/allmiss/missle1_row_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X57Y54     swervolf/vga/allmiss/missle1_row_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X57Y52     swervolf/vga/allmiss/missle1_row_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X57Y52     swervolf/vga/allmiss/missle1_row_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X57Y52     swervolf/vga/allmiss/missle1_row_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X57Y53     swervolf/vga/allmiss/missle1_row_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21   clock_divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.658ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.456ns (36.533%)  route 0.792ns (63.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 12.503 - 10.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.262     2.744    ddr2/ldc/clk
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456     3.200 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.792     3.992    ddr2/ldc/subfragments_reset3
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.092    12.503    ddr2/ldc/clk
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism              0.241    12.744    
                         clock uncertainty           -0.035    12.708    
    SLICE_X89Y134        FDRE (Setup_fdre_C_D)       -0.058    12.650    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  8.658    

Slack (MET) :             8.740ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.518ns (45.598%)  route 0.618ns (54.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 12.503 - 10.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.262     2.744    ddr2/ldc/clk
    SLICE_X88Y134        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.518     3.262 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.618     3.880    ddr2/ldc/subfragments_reset0
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.092    12.503    ddr2/ldc/clk
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism              0.219    12.722    
                         clock uncertainty           -0.035    12.686    
    SLICE_X89Y134        FDRE (Setup_fdre_C_D)       -0.067    12.619    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                          -3.880    
  -------------------------------------------------------------------
                         slack                                  8.740    

Slack (MET) :             8.791ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.971%)  route 0.657ns (59.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 12.503 - 10.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.262     2.744    ddr2/ldc/clk
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456     3.200 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.657     3.857    ddr2/ldc/subfragments_reset2
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.092    12.503    ddr2/ldc/clk
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism              0.241    12.744    
                         clock uncertainty           -0.035    12.708    
    SLICE_X89Y134        FDRE (Setup_fdre_C_D)       -0.061    12.647    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -3.857    
  -------------------------------------------------------------------
                         slack                                  8.791    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 12.503 - 10.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.262     2.744    ddr2/ldc/clk
    SLICE_X88Y134        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.478     3.222 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.382     3.604    ddr2/ldc/subfragments_reset5
    SLICE_X88Y134        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.092    12.503    ddr2/ldc/clk
    SLICE_X88Y134        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism              0.241    12.744    
                         clock uncertainty           -0.035    12.708    
    SLICE_X88Y134        FDRE (Setup_fdre_C_D)       -0.216    12.492    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 12.503 - 10.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.262     2.744    ddr2/ldc/clk
    SLICE_X88Y134        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.518     3.262 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.519     3.781    ddr2/ldc/subfragments_reset6
    SLICE_X88Y134        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.092    12.503    ddr2/ldc/clk
    SLICE_X88Y134        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism              0.241    12.744    
                         clock uncertainty           -0.035    12.708    
    SLICE_X88Y134        FDRE (Setup_fdre_C_D)       -0.028    12.680    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -3.781    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 12.503 - 10.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.262     2.744    ddr2/ldc/clk
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456     3.200 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.520     3.720    ddr2/ldc/subfragments_reset1
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.092    12.503    ddr2/ldc/clk
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism              0.241    12.744    
                         clock uncertainty           -0.035    12.708    
    SLICE_X89Y134        FDRE (Setup_fdre_C_D)       -0.081    12.627    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             9.139ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.868%)  route 0.332ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 12.503 - 10.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.262     2.744    ddr2/ldc/clk
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456     3.200 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.332     3.532    ddr2/ldc/subfragments_reset4
    SLICE_X88Y134        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.092    12.503    ddr2/ldc/clk
    SLICE_X88Y134        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism              0.219    12.722    
                         clock uncertainty           -0.035    12.686    
    SLICE_X88Y134        FDRE (Setup_fdre_C_D)       -0.016    12.670    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                          -3.532    
  -------------------------------------------------------------------
                         slack                                  9.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.534     0.784    ddr2/ldc/clk
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.141     0.925 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.112     1.037    ddr2/ldc/subfragments_reset4
    SLICE_X88Y134        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.618     1.055    ddr2/ldc/clk
    SLICE_X88Y134        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism             -0.259     0.797    
    SLICE_X88Y134        FDRE (Hold_fdre_C_D)         0.060     0.857    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.534     0.784    ddr2/ldc/clk
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.141     0.925 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.170     1.095    ddr2/ldc/subfragments_reset1
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.618     1.055    ddr2/ldc/clk
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism             -0.272     0.784    
    SLICE_X89Y134        FDRE (Hold_fdre_C_D)         0.066     0.850    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.534     0.784    ddr2/ldc/clk
    SLICE_X88Y134        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.148     0.932 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.119     1.051    ddr2/ldc/subfragments_reset5
    SLICE_X88Y134        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.618     1.055    ddr2/ldc/clk
    SLICE_X88Y134        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism             -0.272     0.784    
    SLICE_X88Y134        FDRE (Hold_fdre_C_D)        -0.001     0.783    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.534     0.784    ddr2/ldc/clk
    SLICE_X88Y134        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.164     0.948 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.170     1.118    ddr2/ldc/subfragments_reset6
    SLICE_X88Y134        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.618     1.055    ddr2/ldc/clk
    SLICE_X88Y134        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism             -0.272     0.784    
    SLICE_X88Y134        FDRE (Hold_fdre_C_D)         0.063     0.847    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.835%)  route 0.228ns (58.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.534     0.784    ddr2/ldc/clk
    SLICE_X88Y134        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.164     0.948 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.228     1.176    ddr2/ldc/subfragments_reset0
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.618     1.055    ddr2/ldc/clk
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism             -0.259     0.797    
    SLICE_X89Y134        FDRE (Hold_fdre_C_D)         0.070     0.867    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.130%)  route 0.327ns (69.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.534     0.784    ddr2/ldc/clk
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.141     0.925 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.327     1.252    ddr2/ldc/subfragments_reset2
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.618     1.055    ddr2/ldc/clk
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism             -0.272     0.784    
    SLICE_X89Y134        FDRE (Hold_fdre_C_D)         0.070     0.854    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.476%)  route 0.372ns (72.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.534     0.784    ddr2/ldc/clk
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.141     0.925 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.372     1.297    ddr2/ldc/subfragments_reset3
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.618     1.055    ddr2/ldc/clk
    SLICE_X89Y134        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism             -0.272     0.784    
    SLICE_X89Y134        FDRE (Hold_fdre_C_D)         0.072     0.856    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y134   ddr2/ldc/FD/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y134   ddr2/ldc/FD_1/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y134   ddr2/ldc/FD_2/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y134   ddr2/ldc/FD_3/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y134   ddr2/ldc/FD_4/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y134   ddr2/ldc/FD_5/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y134   ddr2/ldc/FD_6/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y134   ddr2/ldc/FD_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y134   ddr2/ldc/FD/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y134   ddr2/ldc/FD/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y134   ddr2/ldc/FD_1/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y134   ddr2/ldc/FD_1/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y134   ddr2/ldc/FD_2/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y134   ddr2/ldc/FD_2/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y134   ddr2/ldc/FD_3/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y134   ddr2/ldc/FD_3/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y134   ddr2/ldc/FD/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y134   ddr2/ldc/FD_1/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y134   ddr2/ldc/FD_2/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y134   ddr2/ldc/FD_3/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y134   ddr2/ldc/FD_4/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y134   ddr2/ldc/FD_5/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y134   ddr2/ldc/FD_6/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y134   ddr2/ldc/FD_7/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.007ns
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.725     6.358    ddr2/ldc/iodelay_clk
    SLICE_X89Y65         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDPE (Prop_fdpe_C_Q)         0.456     6.814 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.190     7.004    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X89Y65         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     4.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     6.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.606     8.007    ddr2/ldc/iodelay_clk
    SLICE_X89Y65         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism              0.351     8.358    
                         clock uncertainty           -0.053     8.305    
    SLICE_X89Y65         FDPE (Setup_fdpe_C_D)       -0.047     8.258    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.718ns (32.597%)  route 1.485ns (67.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 11.008 - 5.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.727     6.360    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDSE (Prop_fdse_C_Q)         0.419     6.779 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.676    ddr2/ldc/reset_counter[1]
    SLICE_X89Y64         LUT4 (Prop_lut4_I0_O)        0.299     7.975 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.562    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.607    11.008    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.352    11.360    
                         clock uncertainty           -0.053    11.307    
    SLICE_X89Y64         FDSE (Setup_fdse_C_CE)      -0.205    11.102    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.102    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.718ns (32.597%)  route 1.485ns (67.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 11.008 - 5.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.727     6.360    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDSE (Prop_fdse_C_Q)         0.419     6.779 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.676    ddr2/ldc/reset_counter[1]
    SLICE_X89Y64         LUT4 (Prop_lut4_I0_O)        0.299     7.975 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.562    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.607    11.008    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.352    11.360    
                         clock uncertainty           -0.053    11.307    
    SLICE_X89Y64         FDSE (Setup_fdse_C_CE)      -0.205    11.102    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.102    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.718ns (32.597%)  route 1.485ns (67.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 11.008 - 5.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.727     6.360    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDSE (Prop_fdse_C_Q)         0.419     6.779 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.676    ddr2/ldc/reset_counter[1]
    SLICE_X89Y64         LUT4 (Prop_lut4_I0_O)        0.299     7.975 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.562    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.607    11.008    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.352    11.360    
                         clock uncertainty           -0.053    11.307    
    SLICE_X89Y64         FDSE (Setup_fdse_C_CE)      -0.205    11.102    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.102    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.718ns (32.597%)  route 1.485ns (67.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 11.008 - 5.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.727     6.360    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDSE (Prop_fdse_C_Q)         0.419     6.779 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.676    ddr2/ldc/reset_counter[1]
    SLICE_X89Y64         LUT4 (Prop_lut4_I0_O)        0.299     7.975 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.562    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.607    11.008    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.352    11.360    
                         clock uncertainty           -0.053    11.307    
    SLICE_X89Y64         FDSE (Setup_fdse_C_CE)      -0.205    11.102    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.102    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.718ns (38.980%)  route 1.124ns (61.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 11.008 - 5.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.727     6.360    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDSE (Prop_fdse_C_Q)         0.419     6.779 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.124     7.903    ddr2/ldc/reset_counter[1]
    SLICE_X89Y63         LUT6 (Prop_lut6_I0_O)        0.299     8.202 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.202    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X89Y63         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.607    11.008    ddr2/ldc/iodelay_clk
    SLICE_X89Y63         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism              0.327    11.335    
                         clock uncertainty           -0.053    11.282    
    SLICE_X89Y63         FDRE (Setup_fdre_C_D)        0.029    11.311    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.311    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.746ns (45.671%)  route 0.887ns (54.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 11.008 - 5.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.727     6.360    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDSE (Prop_fdse_C_Q)         0.419     6.779 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.887     7.666    ddr2/ldc/reset_counter[1]
    SLICE_X89Y64         LUT2 (Prop_lut2_I1_O)        0.327     7.993 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.993    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.607    11.008    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.352    11.360    
                         clock uncertainty           -0.053    11.307    
    SLICE_X89Y64         FDSE (Setup_fdse_C_D)        0.075    11.382    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.382    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.419ns (45.916%)  route 0.494ns (54.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 11.008 - 5.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.725     6.358    ddr2/ldc/iodelay_clk
    SLICE_X89Y65         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDPE (Prop_fdpe_C_Q)         0.419     6.777 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.494     7.270    ddr2/ldc/iodelay_rst
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.607    11.008    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.327    11.335    
                         clock uncertainty           -0.053    11.282    
    SLICE_X89Y64         FDSE (Setup_fdse_C_S)       -0.604    10.678    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.678    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.419ns (45.916%)  route 0.494ns (54.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 11.008 - 5.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.725     6.358    ddr2/ldc/iodelay_clk
    SLICE_X89Y65         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDPE (Prop_fdpe_C_Q)         0.419     6.777 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.494     7.270    ddr2/ldc/iodelay_rst
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.607    11.008    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.327    11.335    
                         clock uncertainty           -0.053    11.282    
    SLICE_X89Y64         FDSE (Setup_fdse_C_S)       -0.604    10.678    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.678    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.419ns (45.916%)  route 0.494ns (54.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 11.008 - 5.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.725     6.358    ddr2/ldc/iodelay_clk
    SLICE_X89Y65         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDPE (Prop_fdpe_C_Q)         0.419     6.777 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.494     7.270    ddr2/ldc/iodelay_rst
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.607    11.008    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.327    11.335    
                         clock uncertainty           -0.053    11.282    
    SLICE_X89Y64         FDSE (Setup_fdse_C_S)       -0.604    10.678    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.678    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                  3.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X89Y65         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDPE (Prop_fdpe_C_Q)         0.141     2.023 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.056     2.079    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X89Y65         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.873     2.433    ddr2/ldc/iodelay_clk
    SLICE_X89Y65         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism             -0.550     1.882    
    SLICE_X89Y65         FDPE (Hold_fdpe_C_D)         0.075     1.957    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.227ns (64.651%)  route 0.124ns (35.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X89Y65         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDPE (Prop_fdpe_C_Q)         0.128     2.010 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.124     2.134    ddr2/ldc/iodelay_rst
    SLICE_X89Y63         LUT6 (Prop_lut6_I5_O)        0.099     2.233 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.233    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X89Y63         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X89Y63         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism             -0.536     1.897    
    SLICE_X89Y63         FDRE (Hold_fdre_C_D)         0.091     1.988    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDSE (Prop_fdse_C_Q)         0.141     2.023 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.191     2.215    ddr2/ldc/reset_counter[0]
    SLICE_X89Y64         LUT2 (Prop_lut2_I0_O)        0.042     2.257 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.257    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.551     1.882    
    SLICE_X89Y64         FDSE (Hold_fdse_C_D)         0.107     1.989    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDSE (Prop_fdse_C_Q)         0.141     2.023 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.193     2.217    ddr2/ldc/reset_counter[0]
    SLICE_X89Y64         LUT4 (Prop_lut4_I1_O)        0.043     2.260 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.260    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.551     1.882    
    SLICE_X89Y64         FDSE (Hold_fdse_C_D)         0.107     1.989    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDSE (Prop_fdse_C_Q)         0.141     2.023 f  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.191     2.215    ddr2/ldc/reset_counter[0]
    SLICE_X89Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.260 r  ddr2/ldc/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.260    ddr2/ldc/reset_counter0[0]
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.551     1.882    
    SLICE_X89Y64         FDSE (Hold_fdse_C_D)         0.091     1.973    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDSE (Prop_fdse_C_Q)         0.141     2.023 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.193     2.217    ddr2/ldc/reset_counter[0]
    SLICE_X89Y64         LUT3 (Prop_lut3_I1_O)        0.045     2.262 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.262    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.551     1.882    
    SLICE_X89Y64         FDSE (Hold_fdse_C_D)         0.092     1.974    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.567%)  route 0.188ns (59.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X89Y65         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDPE (Prop_fdpe_C_Q)         0.128     2.010 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.188     2.198    ddr2/ldc/iodelay_rst
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.536     1.897    
    SLICE_X89Y64         FDSE (Hold_fdse_C_S)        -0.072     1.825    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.567%)  route 0.188ns (59.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X89Y65         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDPE (Prop_fdpe_C_Q)         0.128     2.010 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.188     2.198    ddr2/ldc/iodelay_rst
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.536     1.897    
    SLICE_X89Y64         FDSE (Hold_fdse_C_S)        -0.072     1.825    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.567%)  route 0.188ns (59.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X89Y65         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDPE (Prop_fdpe_C_Q)         0.128     2.010 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.188     2.198    ddr2/ldc/iodelay_rst
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.536     1.897    
    SLICE_X89Y64         FDSE (Hold_fdse_C_S)        -0.072     1.825    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.567%)  route 0.188ns (59.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X89Y65         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDPE (Prop_fdpe_C_Q)         0.128     2.010 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.188     2.198    ddr2/ldc/iodelay_rst
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X89Y64         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.536     1.897    
    SLICE_X89Y64         FDSE (Hold_fdse_C_S)        -0.072     1.825    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.373    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   ddr2/ldc/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y65     ddr2/ldc/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y65     ddr2/ldc/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y63     ddr2/ldc/ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y64     ddr2/ldc/reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y64     ddr2/ldc/reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y64     ddr2/ldc/reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y64     ddr2/ldc/reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y63     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y64     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y64     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y64     ddr2/ldc/reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y64     ddr2/ldc/reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y65     ddr2/ldc/FDPE/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y65     ddr2/ldc/FDPE_1/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y65     ddr2/ldc/FDPE/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y65     ddr2/ldc/FDPE_1/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y63     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y65     ddr2/ldc/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y65     ddr2/ldc/FDPE_1/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y63     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y64     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y64     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y64     ddr2/ldc/reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y64     ddr2/ldc/reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y65     ddr2/ldc/FDPE/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y65     ddr2/ldc/FDPE_1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y63     ddr2/ldc/ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 ddr2/ldc/litedramcore_grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/serv_rf_top/rf_ram_if/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 2.408ns (27.321%)  route 6.406ns (72.679%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 15.913 - 10.000 ) 
    Source Clock Delay      (SCD):    6.440ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.807     6.440    ddr2/ldc/clk_0
    SLICE_X69Y47         FDRE                                         r  ddr2/ldc/litedramcore_grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y47         FDRE (Prop_fdre_C_Q)         0.456     6.896 r  ddr2/ldc/litedramcore_grant_reg/Q
                         net (fo=155, routed)         1.299     8.195    ddr2/ldc/serv_rf_top/cpu/bufreg/litedramcore_grant
    SLICE_X62Y53         LUT3 (Prop_lut3_I1_O)        0.150     8.345 r  ddr2/ldc/serv_rf_top/cpu/bufreg/mem_1_reg_0_i_3/O
                         net (fo=12, routed)          1.393     9.738    ddr2/ldc/serv_rf_top/cpu/bufreg/rhs_array_muxed36[8]
    SLICE_X75Y64         LUT6 (Prop_lut6_I4_O)        0.328    10.066 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_18/O
                         net (fo=1, routed)           0.000    10.066    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_18_n_0
    SLICE_X75Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.464 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.464    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_11_n_0
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.578 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.578    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.735 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_2/CO[1]
                         net (fo=6, routed)           0.999    11.734    ddr2/ldc/serv_rf_top/cpu/decode/CO[0]
    SLICE_X69Y53         LUT6 (Prop_lut6_I4_O)        0.329    12.063 f  ddr2/ldc/serv_rf_top/cpu/decode/litedramcore_count[0]_i_4/O
                         net (fo=3, routed)           0.888    12.951    ddr2/ldc/serv_rf_top/cpu/decode/ram_bus_ram_bus_ack_reg
    SLICE_X64Y51         LUT2 (Prop_lut2_I1_O)        0.150    13.101 r  ddr2/ldc/serv_rf_top/cpu/decode/rreq_r_i_3/O
                         net (fo=8, routed)           0.840    13.941    ddr2/ldc/serv_rf_top/cpu/state/serv_ibus_ack
    SLICE_X65Y45         LUT6 (Prop_lut6_I0_O)        0.326    14.267 r  ddr2/ldc/serv_rf_top/cpu/state/rreq_r_i_2/O
                         net (fo=6, routed)           0.987    15.253    ddr2/ldc/serv_rf_top/rf_ram_if/rreq_r_reg_0[0]
    SLICE_X67Y53         FDRE                                         r  ddr2/ldc/serv_rf_top/rf_ram_if/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.512    15.913    ddr2/ldc/serv_rf_top/rf_ram_if/wcnt_reg[4]_0
    SLICE_X67Y53         FDRE                                         r  ddr2/ldc/serv_rf_top/rf_ram_if/rcnt_reg[3]/C
                         clock pessimism              0.239    16.152    
                         clock uncertainty           -0.057    16.095    
    SLICE_X67Y53         FDRE (Setup_fdre_C_R)       -0.429    15.666    ddr2/ldc/serv_rf_top/rf_ram_if/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.666    
                         arrival time                         -15.253    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 ddr2/ldc/litedramcore_grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/serv_rf_top/rf_ram_if/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 2.408ns (27.321%)  route 6.406ns (72.679%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 15.913 - 10.000 ) 
    Source Clock Delay      (SCD):    6.440ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.807     6.440    ddr2/ldc/clk_0
    SLICE_X69Y47         FDRE                                         r  ddr2/ldc/litedramcore_grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y47         FDRE (Prop_fdre_C_Q)         0.456     6.896 r  ddr2/ldc/litedramcore_grant_reg/Q
                         net (fo=155, routed)         1.299     8.195    ddr2/ldc/serv_rf_top/cpu/bufreg/litedramcore_grant
    SLICE_X62Y53         LUT3 (Prop_lut3_I1_O)        0.150     8.345 r  ddr2/ldc/serv_rf_top/cpu/bufreg/mem_1_reg_0_i_3/O
                         net (fo=12, routed)          1.393     9.738    ddr2/ldc/serv_rf_top/cpu/bufreg/rhs_array_muxed36[8]
    SLICE_X75Y64         LUT6 (Prop_lut6_I4_O)        0.328    10.066 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_18/O
                         net (fo=1, routed)           0.000    10.066    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_18_n_0
    SLICE_X75Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.464 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.464    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_11_n_0
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.578 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.578    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.735 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_2/CO[1]
                         net (fo=6, routed)           0.999    11.734    ddr2/ldc/serv_rf_top/cpu/decode/CO[0]
    SLICE_X69Y53         LUT6 (Prop_lut6_I4_O)        0.329    12.063 f  ddr2/ldc/serv_rf_top/cpu/decode/litedramcore_count[0]_i_4/O
                         net (fo=3, routed)           0.888    12.951    ddr2/ldc/serv_rf_top/cpu/decode/ram_bus_ram_bus_ack_reg
    SLICE_X64Y51         LUT2 (Prop_lut2_I1_O)        0.150    13.101 r  ddr2/ldc/serv_rf_top/cpu/decode/rreq_r_i_3/O
                         net (fo=8, routed)           0.840    13.941    ddr2/ldc/serv_rf_top/cpu/state/serv_ibus_ack
    SLICE_X65Y45         LUT6 (Prop_lut6_I0_O)        0.326    14.267 r  ddr2/ldc/serv_rf_top/cpu/state/rreq_r_i_2/O
                         net (fo=6, routed)           0.987    15.253    ddr2/ldc/serv_rf_top/rf_ram_if/rreq_r_reg_0[0]
    SLICE_X67Y53         FDRE                                         r  ddr2/ldc/serv_rf_top/rf_ram_if/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.512    15.913    ddr2/ldc/serv_rf_top/rf_ram_if/wcnt_reg[4]_0
    SLICE_X67Y53         FDRE                                         r  ddr2/ldc/serv_rf_top/rf_ram_if/rcnt_reg[4]/C
                         clock pessimism              0.239    16.152    
                         clock uncertainty           -0.057    16.095    
    SLICE_X67Y53         FDRE (Setup_fdre_C_R)       -0.429    15.666    ddr2/ldc/serv_rf_top/rf_ram_if/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.666    
                         arrival time                         -15.253    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine0_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 2.819ns (32.569%)  route 5.837ns (67.431%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 15.987 - 10.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.727     6.360    ddr2/ldc/clk_0
    SLICE_X86Y85         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDRE (Prop_fdre_C_Q)         0.456     6.816 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.129     7.945    ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr[13]
    SLICE_X87Y86         LUT6 (Prop_lut6_I1_O)        0.124     8.069 r  ddr2/ldc/subfragments_bankmachine7_state[1]_i_12/O
                         net (fo=1, routed)           0.000     8.069    ddr2/ldc/subfragments_bankmachine7_state[1]_i_12_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.619 r  ddr2/ldc/subfragments_bankmachine7_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.619    ddr2/ldc/subfragments_bankmachine7_state_reg[1]_i_8_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.890 f  ddr2/ldc/subfragments_bankmachine7_state_reg[1]_i_6/CO[0]
                         net (fo=8, routed)           0.948     9.838    ddr2/ldc/sdram_bankmachine7_row_hit
    SLICE_X86Y77         LUT5 (Prop_lut5_I1_O)        0.373    10.211 r  ddr2/ldc/sdram_choose_req_grant[2]_i_23/O
                         net (fo=2, routed)           0.659    10.870    ddr2/ldc/sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X83Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.994 r  ddr2/ldc/sdram_choose_req_grant[2]_i_9/O
                         net (fo=14, routed)          0.648    11.642    ddr2/ldc/sdram_choose_req_grant[2]_i_9_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    11.766    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X83Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    11.983 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.694    12.678    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X82Y73         LUT6 (Prop_lut6_I1_O)        0.299    12.977 f  ddr2/ldc/subfragments_bankmachine0_state[2]_i_6/O
                         net (fo=3, routed)           0.684    13.661    ddr2/ldc/subfragments_bankmachine0_state[2]_i_6_n_0
    SLICE_X81Y75         LUT6 (Prop_lut6_I5_O)        0.124    13.785 f  ddr2/ldc/subfragments_new_master_wdata_ready0_i_3/O
                         net (fo=5, routed)           0.694    14.479    ddr2/ldc/subfragments_new_master_wdata_ready0_i_3_n_0
    SLICE_X80Y75         LUT2 (Prop_lut2_I1_O)        0.157    14.636 r  ddr2/ldc/sdram_bankmachine0_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.379    15.015    ddr2/ldc/sdram_bankmachine0_twtpcon_ready_i_1_n_0
    SLICE_X80Y74         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.586    15.987    ddr2/ldc/clk_0
    SLICE_X80Y74         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_twtpcon_ready_reg/C
                         clock pessimism              0.311    16.298    
                         clock uncertainty           -0.057    16.241    
    SLICE_X80Y74         FDRE (Setup_fdre_C_R)       -0.755    15.486    ddr2/ldc/sdram_bankmachine0_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         15.486    
                         arrival time                         -15.015    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 2.786ns (30.749%)  route 6.275ns (69.251%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 15.909 - 10.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.727     6.360    ddr2/ldc/clk_0
    SLICE_X86Y85         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDRE (Prop_fdre_C_Q)         0.456     6.816 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.129     7.945    ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr[13]
    SLICE_X87Y86         LUT6 (Prop_lut6_I1_O)        0.124     8.069 r  ddr2/ldc/subfragments_bankmachine7_state[1]_i_12/O
                         net (fo=1, routed)           0.000     8.069    ddr2/ldc/subfragments_bankmachine7_state[1]_i_12_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.619 r  ddr2/ldc/subfragments_bankmachine7_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.619    ddr2/ldc/subfragments_bankmachine7_state_reg[1]_i_8_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.890 f  ddr2/ldc/subfragments_bankmachine7_state_reg[1]_i_6/CO[0]
                         net (fo=8, routed)           0.948     9.838    ddr2/ldc/sdram_bankmachine7_row_hit
    SLICE_X86Y77         LUT5 (Prop_lut5_I1_O)        0.373    10.211 r  ddr2/ldc/sdram_choose_req_grant[2]_i_23/O
                         net (fo=2, routed)           0.659    10.870    ddr2/ldc/sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X83Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.994 r  ddr2/ldc/sdram_choose_req_grant[2]_i_9/O
                         net (fo=14, routed)          0.648    11.642    ddr2/ldc/sdram_choose_req_grant[2]_i_9_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    11.766    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X83Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    11.983 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.603    12.586    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X80Y75         LUT6 (Prop_lut6_I5_O)        0.299    12.885 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          0.983    13.868    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X80Y88         LUT6 (Prop_lut6_I2_O)        0.124    13.992 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.762    14.754    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_do_read
    SLICE_X69Y87         LUT2 (Prop_lut2_I1_O)        0.124    14.878 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.542    15.420    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X69Y87         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.508    15.909    ddr2/ldc/clk_0
    SLICE_X69Y87         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.311    16.220    
                         clock uncertainty           -0.057    16.163    
    SLICE_X69Y87         FDRE (Setup_fdre_C_CE)      -0.205    15.958    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         15.958    
                         arrival time                         -15.420    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 2.786ns (30.749%)  route 6.275ns (69.251%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 15.909 - 10.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.727     6.360    ddr2/ldc/clk_0
    SLICE_X86Y85         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDRE (Prop_fdre_C_Q)         0.456     6.816 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.129     7.945    ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr[13]
    SLICE_X87Y86         LUT6 (Prop_lut6_I1_O)        0.124     8.069 r  ddr2/ldc/subfragments_bankmachine7_state[1]_i_12/O
                         net (fo=1, routed)           0.000     8.069    ddr2/ldc/subfragments_bankmachine7_state[1]_i_12_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.619 r  ddr2/ldc/subfragments_bankmachine7_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.619    ddr2/ldc/subfragments_bankmachine7_state_reg[1]_i_8_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.890 f  ddr2/ldc/subfragments_bankmachine7_state_reg[1]_i_6/CO[0]
                         net (fo=8, routed)           0.948     9.838    ddr2/ldc/sdram_bankmachine7_row_hit
    SLICE_X86Y77         LUT5 (Prop_lut5_I1_O)        0.373    10.211 r  ddr2/ldc/sdram_choose_req_grant[2]_i_23/O
                         net (fo=2, routed)           0.659    10.870    ddr2/ldc/sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X83Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.994 r  ddr2/ldc/sdram_choose_req_grant[2]_i_9/O
                         net (fo=14, routed)          0.648    11.642    ddr2/ldc/sdram_choose_req_grant[2]_i_9_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    11.766    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X83Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    11.983 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.603    12.586    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X80Y75         LUT6 (Prop_lut6_I5_O)        0.299    12.885 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          0.983    13.868    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X80Y88         LUT6 (Prop_lut6_I2_O)        0.124    13.992 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.762    14.754    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_do_read
    SLICE_X69Y87         LUT2 (Prop_lut2_I1_O)        0.124    14.878 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.542    15.420    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X69Y87         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.508    15.909    ddr2/ldc/clk_0
    SLICE_X69Y87         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.311    16.220    
                         clock uncertainty           -0.057    16.163    
    SLICE_X69Y87         FDRE (Setup_fdre_C_CE)      -0.205    15.958    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         15.958    
                         arrival time                         -15.420    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 2.786ns (30.749%)  route 6.275ns (69.251%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 15.909 - 10.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.727     6.360    ddr2/ldc/clk_0
    SLICE_X86Y85         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDRE (Prop_fdre_C_Q)         0.456     6.816 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.129     7.945    ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr[13]
    SLICE_X87Y86         LUT6 (Prop_lut6_I1_O)        0.124     8.069 r  ddr2/ldc/subfragments_bankmachine7_state[1]_i_12/O
                         net (fo=1, routed)           0.000     8.069    ddr2/ldc/subfragments_bankmachine7_state[1]_i_12_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.619 r  ddr2/ldc/subfragments_bankmachine7_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.619    ddr2/ldc/subfragments_bankmachine7_state_reg[1]_i_8_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.890 f  ddr2/ldc/subfragments_bankmachine7_state_reg[1]_i_6/CO[0]
                         net (fo=8, routed)           0.948     9.838    ddr2/ldc/sdram_bankmachine7_row_hit
    SLICE_X86Y77         LUT5 (Prop_lut5_I1_O)        0.373    10.211 r  ddr2/ldc/sdram_choose_req_grant[2]_i_23/O
                         net (fo=2, routed)           0.659    10.870    ddr2/ldc/sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X83Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.994 r  ddr2/ldc/sdram_choose_req_grant[2]_i_9/O
                         net (fo=14, routed)          0.648    11.642    ddr2/ldc/sdram_choose_req_grant[2]_i_9_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    11.766    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X83Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    11.983 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.603    12.586    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X80Y75         LUT6 (Prop_lut6_I5_O)        0.299    12.885 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          0.983    13.868    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X80Y88         LUT6 (Prop_lut6_I2_O)        0.124    13.992 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.762    14.754    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_do_read
    SLICE_X69Y87         LUT2 (Prop_lut2_I1_O)        0.124    14.878 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.542    15.420    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X69Y87         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.508    15.909    ddr2/ldc/clk_0
    SLICE_X69Y87         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[4]/C
                         clock pessimism              0.311    16.220    
                         clock uncertainty           -0.057    16.163    
    SLICE_X69Y87         FDRE (Setup_fdre_C_CE)      -0.205    15.958    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[4]
  -------------------------------------------------------------------
                         required time                         15.958    
                         arrival time                         -15.420    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine1_cmd_buffer_source_valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.001ns  (logic 2.662ns (29.576%)  route 6.339ns (70.424%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 15.909 - 10.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.727     6.360    ddr2/ldc/clk_0
    SLICE_X86Y85         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDRE (Prop_fdre_C_Q)         0.456     6.816 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.129     7.945    ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_payload_addr[13]
    SLICE_X87Y86         LUT6 (Prop_lut6_I1_O)        0.124     8.069 r  ddr2/ldc/subfragments_bankmachine7_state[1]_i_12/O
                         net (fo=1, routed)           0.000     8.069    ddr2/ldc/subfragments_bankmachine7_state[1]_i_12_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.619 r  ddr2/ldc/subfragments_bankmachine7_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.619    ddr2/ldc/subfragments_bankmachine7_state_reg[1]_i_8_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.890 f  ddr2/ldc/subfragments_bankmachine7_state_reg[1]_i_6/CO[0]
                         net (fo=8, routed)           0.948     9.838    ddr2/ldc/sdram_bankmachine7_row_hit
    SLICE_X86Y77         LUT5 (Prop_lut5_I1_O)        0.373    10.211 r  ddr2/ldc/sdram_choose_req_grant[2]_i_23/O
                         net (fo=2, routed)           0.659    10.870    ddr2/ldc/sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X83Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.994 r  ddr2/ldc/sdram_choose_req_grant[2]_i_9/O
                         net (fo=14, routed)          0.648    11.642    ddr2/ldc/sdram_choose_req_grant[2]_i_9_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    11.766    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X83Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    11.983 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.603    12.586    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X80Y75         LUT6 (Prop_lut6_I5_O)        0.299    12.885 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          1.121    14.006    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X87Y88         LUT5 (Prop_lut5_I1_O)        0.124    14.130 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_source_valid_i_1/O
                         net (fo=23, routed)          1.231    15.360    ddr2/ldc/sdram_bankmachine1_cmd_buffer_sink_ready
    SLICE_X67Y87         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_source_valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.508    15.909    ddr2/ldc/clk_0
    SLICE_X67Y87         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_source_valid_reg/C
                         clock pessimism              0.311    16.220    
                         clock uncertainty           -0.057    16.163    
    SLICE_X67Y87         FDRE (Setup_fdre_C_CE)      -0.205    15.958    ddr2/ldc/sdram_bankmachine1_cmd_buffer_source_valid_reg
  -------------------------------------------------------------------
                         required time                         15.958    
                         arrival time                         -15.360    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 1.510ns (17.085%)  route 7.328ns (82.915%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.621     6.254    ddr2/ldc/clk_0
    SLICE_X70Y80         FDRE                                         r  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.518     6.772 f  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]/Q
                         net (fo=7, routed)           1.106     7.878    ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]
    SLICE_X69Y81         LUT5 (Prop_lut5_I1_O)        0.124     8.002 f  ddr2/ldc/sdram_bankmachine3_cmd_buffer_source_valid_i_1/O
                         net (fo=7, routed)           0.777     8.779    ddr2/ldc/sdram_bankmachine3_cmd_buffer_sink_valid
    SLICE_X73Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.903 r  ddr2/ldc/storage_3_reg_0_15_0_5_i_18/O
                         net (fo=4, routed)           0.323     9.227    ddr2/ldc/storage_3_reg_0_15_0_5_i_18_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.351 r  ddr2/ldc/subfragments_roundrobin4_grant_i_9/O
                         net (fo=2, routed)           0.706    10.057    ddr2/ldc/subfragments_roundrobin4_grant_i_9_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124    10.181 r  ddr2/ldc/subfragments_roundrobin4_grant_i_8/O
                         net (fo=2, routed)           0.682    10.862    ddr2/ldc/subfragments_roundrobin4_grant_i_8_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.986 r  ddr2/ldc/subfragments_state[1]_i_14/O
                         net (fo=2, routed)           0.698    11.685    ddr2/ldc/subfragments_state[1]_i_14_n_0
    SLICE_X70Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.809 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.533    12.341    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X69Y73         LUT6 (Prop_lut6_I2_O)        0.124    12.465 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.211    13.676    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X67Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.800 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain4_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          1.291    15.092    ddr2/ldc/data_mem_grain4_reg_0_1_0_5/WE
    SLICE_X84Y54         RAMD32                                       r  ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610    16.011    ddr2/ldc/data_mem_grain4_reg_0_1_0_5/WCLK
    SLICE_X84Y54         RAMD32                                       r  ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMA/CLK
                         clock pessimism              0.311    16.322    
                         clock uncertainty           -0.057    16.265    
    SLICE_X84Y54         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    15.732    ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         15.732    
                         arrival time                         -15.092    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 1.510ns (17.085%)  route 7.328ns (82.915%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.621     6.254    ddr2/ldc/clk_0
    SLICE_X70Y80         FDRE                                         r  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.518     6.772 f  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]/Q
                         net (fo=7, routed)           1.106     7.878    ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]
    SLICE_X69Y81         LUT5 (Prop_lut5_I1_O)        0.124     8.002 f  ddr2/ldc/sdram_bankmachine3_cmd_buffer_source_valid_i_1/O
                         net (fo=7, routed)           0.777     8.779    ddr2/ldc/sdram_bankmachine3_cmd_buffer_sink_valid
    SLICE_X73Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.903 r  ddr2/ldc/storage_3_reg_0_15_0_5_i_18/O
                         net (fo=4, routed)           0.323     9.227    ddr2/ldc/storage_3_reg_0_15_0_5_i_18_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.351 r  ddr2/ldc/subfragments_roundrobin4_grant_i_9/O
                         net (fo=2, routed)           0.706    10.057    ddr2/ldc/subfragments_roundrobin4_grant_i_9_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124    10.181 r  ddr2/ldc/subfragments_roundrobin4_grant_i_8/O
                         net (fo=2, routed)           0.682    10.862    ddr2/ldc/subfragments_roundrobin4_grant_i_8_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.986 r  ddr2/ldc/subfragments_state[1]_i_14/O
                         net (fo=2, routed)           0.698    11.685    ddr2/ldc/subfragments_state[1]_i_14_n_0
    SLICE_X70Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.809 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.533    12.341    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X69Y73         LUT6 (Prop_lut6_I2_O)        0.124    12.465 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.211    13.676    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X67Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.800 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain4_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          1.291    15.092    ddr2/ldc/data_mem_grain4_reg_0_1_0_5/WE
    SLICE_X84Y54         RAMD32                                       r  ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610    16.011    ddr2/ldc/data_mem_grain4_reg_0_1_0_5/WCLK
    SLICE_X84Y54         RAMD32                                       r  ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism              0.311    16.322    
                         clock uncertainty           -0.057    16.265    
    SLICE_X84Y54         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    15.732    ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.732    
                         arrival time                         -15.092    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 1.510ns (17.085%)  route 7.328ns (82.915%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.621     6.254    ddr2/ldc/clk_0
    SLICE_X70Y80         FDRE                                         r  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.518     6.772 f  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]/Q
                         net (fo=7, routed)           1.106     7.878    ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]
    SLICE_X69Y81         LUT5 (Prop_lut5_I1_O)        0.124     8.002 f  ddr2/ldc/sdram_bankmachine3_cmd_buffer_source_valid_i_1/O
                         net (fo=7, routed)           0.777     8.779    ddr2/ldc/sdram_bankmachine3_cmd_buffer_sink_valid
    SLICE_X73Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.903 r  ddr2/ldc/storage_3_reg_0_15_0_5_i_18/O
                         net (fo=4, routed)           0.323     9.227    ddr2/ldc/storage_3_reg_0_15_0_5_i_18_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.351 r  ddr2/ldc/subfragments_roundrobin4_grant_i_9/O
                         net (fo=2, routed)           0.706    10.057    ddr2/ldc/subfragments_roundrobin4_grant_i_9_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124    10.181 r  ddr2/ldc/subfragments_roundrobin4_grant_i_8/O
                         net (fo=2, routed)           0.682    10.862    ddr2/ldc/subfragments_roundrobin4_grant_i_8_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.986 r  ddr2/ldc/subfragments_state[1]_i_14/O
                         net (fo=2, routed)           0.698    11.685    ddr2/ldc/subfragments_state[1]_i_14_n_0
    SLICE_X70Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.809 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.533    12.341    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X69Y73         LUT6 (Prop_lut6_I2_O)        0.124    12.465 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.211    13.676    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X67Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.800 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain4_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          1.291    15.092    ddr2/ldc/data_mem_grain4_reg_0_1_0_5/WE
    SLICE_X84Y54         RAMD32                                       r  ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610    16.011    ddr2/ldc/data_mem_grain4_reg_0_1_0_5/WCLK
    SLICE_X84Y54         RAMD32                                       r  ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMB/CLK
                         clock pessimism              0.311    16.322    
                         clock uncertainty           -0.057    16.265    
    SLICE_X84Y54         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    15.732    ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         15.732    
                         arrival time                         -15.092    
  -------------------------------------------------------------------
                         slack                                  0.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_18_21/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.125%)  route 0.219ns (60.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.592     1.871    ddr2/ldc/clk_0
    SLICE_X73Y87         FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDRE (Prop_fdre_C_Q)         0.141     2.012 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.219     2.232    ddr2/ldc/storage_4_reg_0_15_18_21/ADDRD2
    SLICE_X74Y86         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_18_21/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.865     2.425    ddr2/ldc/storage_4_reg_0_15_18_21/WCLK
    SLICE_X74Y86         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_18_21/RAMA/CLK
                         clock pessimism             -0.514     1.910    
    SLICE_X74Y86         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.164    ddr2/ldc/storage_4_reg_0_15_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_18_21/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.125%)  route 0.219ns (60.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.592     1.871    ddr2/ldc/clk_0
    SLICE_X73Y87         FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDRE (Prop_fdre_C_Q)         0.141     2.012 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.219     2.232    ddr2/ldc/storage_4_reg_0_15_18_21/ADDRD2
    SLICE_X74Y86         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_18_21/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.865     2.425    ddr2/ldc/storage_4_reg_0_15_18_21/WCLK
    SLICE_X74Y86         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_18_21/RAMA_D1/CLK
                         clock pessimism             -0.514     1.910    
    SLICE_X74Y86         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.164    ddr2/ldc/storage_4_reg_0_15_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_18_21/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.125%)  route 0.219ns (60.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.592     1.871    ddr2/ldc/clk_0
    SLICE_X73Y87         FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDRE (Prop_fdre_C_Q)         0.141     2.012 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.219     2.232    ddr2/ldc/storage_4_reg_0_15_18_21/ADDRD2
    SLICE_X74Y86         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_18_21/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.865     2.425    ddr2/ldc/storage_4_reg_0_15_18_21/WCLK
    SLICE_X74Y86         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_18_21/RAMB/CLK
                         clock pessimism             -0.514     1.910    
    SLICE_X74Y86         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.164    ddr2/ldc/storage_4_reg_0_15_18_21/RAMB
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_18_21/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.125%)  route 0.219ns (60.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.592     1.871    ddr2/ldc/clk_0
    SLICE_X73Y87         FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDRE (Prop_fdre_C_Q)         0.141     2.012 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.219     2.232    ddr2/ldc/storage_4_reg_0_15_18_21/ADDRD2
    SLICE_X74Y86         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_18_21/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.865     2.425    ddr2/ldc/storage_4_reg_0_15_18_21/WCLK
    SLICE_X74Y86         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_18_21/RAMB_D1/CLK
                         clock pessimism             -0.514     1.910    
    SLICE_X74Y86         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.164    ddr2/ldc/storage_4_reg_0_15_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_18_21/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.125%)  route 0.219ns (60.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.592     1.871    ddr2/ldc/clk_0
    SLICE_X73Y87         FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDRE (Prop_fdre_C_Q)         0.141     2.012 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.219     2.232    ddr2/ldc/storage_4_reg_0_15_18_21/ADDRD2
    SLICE_X74Y86         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_18_21/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.865     2.425    ddr2/ldc/storage_4_reg_0_15_18_21/WCLK
    SLICE_X74Y86         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_18_21/RAMC/CLK
                         clock pessimism             -0.514     1.910    
    SLICE_X74Y86         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.164    ddr2/ldc/storage_4_reg_0_15_18_21/RAMC
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_18_21/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.125%)  route 0.219ns (60.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.592     1.871    ddr2/ldc/clk_0
    SLICE_X73Y87         FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDRE (Prop_fdre_C_Q)         0.141     2.012 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.219     2.232    ddr2/ldc/storage_4_reg_0_15_18_21/ADDRD2
    SLICE_X74Y86         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_18_21/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.865     2.425    ddr2/ldc/storage_4_reg_0_15_18_21/WCLK
    SLICE_X74Y86         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_18_21/RAMC_D1/CLK
                         clock pessimism             -0.514     1.910    
    SLICE_X74Y86         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.164    ddr2/ldc/storage_4_reg_0_15_18_21/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_18_21/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.125%)  route 0.219ns (60.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.592     1.871    ddr2/ldc/clk_0
    SLICE_X73Y87         FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDRE (Prop_fdre_C_Q)         0.141     2.012 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.219     2.232    ddr2/ldc/storage_4_reg_0_15_18_21/ADDRD2
    SLICE_X74Y86         RAMS32                                       r  ddr2/ldc/storage_4_reg_0_15_18_21/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.865     2.425    ddr2/ldc/storage_4_reg_0_15_18_21/WCLK
    SLICE_X74Y86         RAMS32                                       r  ddr2/ldc/storage_4_reg_0_15_18_21/RAMD/CLK
                         clock pessimism             -0.514     1.910    
    SLICE_X74Y86         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.164    ddr2/ldc/storage_4_reg_0_15_18_21/RAMD
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_18_21/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.125%)  route 0.219ns (60.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.592     1.871    ddr2/ldc/clk_0
    SLICE_X73Y87         FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDRE (Prop_fdre_C_Q)         0.141     2.012 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.219     2.232    ddr2/ldc/storage_4_reg_0_15_18_21/ADDRD2
    SLICE_X74Y86         RAMS32                                       r  ddr2/ldc/storage_4_reg_0_15_18_21/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.865     2.425    ddr2/ldc/storage_4_reg_0_15_18_21/WCLK
    SLICE_X74Y86         RAMS32                                       r  ddr2/ldc/storage_4_reg_0_15_18_21/RAMD_D1/CLK
                         clock pessimism             -0.514     1.910    
    SLICE_X74Y86         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.164    ddr2/ldc/storage_4_reg_0_15_18_21/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_ar_buffer_source_payload_addr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.070%)  route 0.267ns (58.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.597     1.876    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X81Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDCE (Prop_fdce_C_Q)         0.141     2.017 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/Q
                         net (fo=2, routed)           0.267     2.284    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg_n_0_[54]
    SLICE_X81Y96         LUT3 (Prop_lut3_I1_O)        0.045     2.329 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/read_ar_buffer_source_payload_addr[24]_i_1/O
                         net (fo=1, routed)           0.000     2.329    ddr2/ldc/read_ar_buffer_source_payload_addr_reg[26]_0[24]
    SLICE_X81Y96         FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.874     2.434    ddr2/ldc/clk_0
    SLICE_X81Y96         FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[24]/C
                         clock pessimism             -0.280     2.153    
    SLICE_X81Y96         FDRE (Hold_fdre_C_D)         0.107     2.260    ddr2/ldc/read_ar_buffer_source_payload_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.605     1.884    ddr2/ldc/clk_0
    SLICE_X85Y92         FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.128     2.012 r  ddr2/ldc/write_id_buffer_produce_reg[1]/Q
                         net (fo=11, routed)          0.209     2.221    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD1
    SLICE_X84Y92         RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.877     2.437    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X84Y92         RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.539     1.897    
    SLICE_X84Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.152    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y22    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y12    ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y12    ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13    ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13    ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10    ddr2/ldc/mem_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9     ddr2/ldc/mem_1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10    ddr2/ldc/memdat_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y82    ddr2/ldc/storage_2_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y82    ddr2/ldc/storage_2_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y82    ddr2/ldc/storage_2_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y82    ddr2/ldc/storage_2_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y82    ddr2/ldc/storage_2_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y82    ddr2/ldc/storage_2_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y82    ddr2/ldc/storage_2_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y82    ddr2/ldc/storage_2_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y95    ddr2/ldc/storage_14_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y95    ddr2/ldc/storage_14_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y95    ddr2/ldc/storage_14_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y95    ddr2/ldc/storage_14_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y95    ddr2/ldc/storage_14_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y95    ddr2/ldc/storage_14_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y95    ddr2/ldc/storage_14_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y95    ddr2/ldc/storage_14_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :          680  Failing Endpoints,  Worst Slack       -0.929ns,  Total Violation     -162.972ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.929ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_done_dff/dffsc/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.003ns  (logic 3.325ns (15.831%)  route 17.678ns (84.169%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=11)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.912ns = ( 29.912 - 20.000 ) 
    Source Clock Delay      (SCD):    10.278ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.617    10.278    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X35Y117        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDCE (Prop_fdce_C_Q)         0.456    10.734 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=67, routed)          1.043    11.777    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[2]
    SLICE_X30Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.901 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7/O
                         net (fo=1, routed)           0.922    12.823    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    12.947 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.521    13.468    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X32Y109        LUT3 (Prop_lut3_I0_O)        0.124    13.592 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.635    14.227    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X32Y110        LUT3 (Prop_lut3_I1_O)        0.124    14.351 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__3/O
                         net (fo=4, routed)           1.223    15.574    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.124    15.698 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    15.698    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.211 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           1.185    17.396    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X31Y108        LUT6 (Prop_lut6_I1_O)        0.124    17.520 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.407    17.926    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I1_O)        0.124    18.050 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.082    20.132    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X37Y161        LUT6 (Prop_lut6_I3_O)        0.124    20.256 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_26/O
                         net (fo=4, routed)           1.159    21.416    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_18
    SLICE_X36Y158        LUT6 (Prop_lut6_I0_O)        0.124    21.540 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0/O
                         net (fo=6, routed)           0.982    22.521    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I0_O)        0.124    22.645 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_13/O
                         net (fo=11, routed)          1.030    23.675    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_2__0
    SLICE_X37Y144        LUT3 (Prop_lut3_I0_O)        0.124    23.799 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_11_replica/O
                         net (fo=2, routed)           0.629    24.429    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[3]_3_repN_alias
    SLICE_X38Y146        LUT6 (Prop_lut6_I5_O)        0.124    24.553 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0_replica_2/O
                         net (fo=1, routed)           0.819    25.371    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[7]_repN_6_alias
    SLICE_X37Y146        LUT6 (Prop_lut6_I5_O)        0.124    25.495 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          1.045    26.540    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X36Y127        LUT5 (Prop_lut5_I3_O)        0.124    26.664 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          0.984    27.649    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    27.773 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.186    27.959    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    28.083 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__189/O
                         net (fo=132, routed)         0.479    28.562    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X42Y140        LUT2 (Prop_lut2_I0_O)        0.124    28.686 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[0]_i_3__123/O
                         net (fo=4, routed)           1.106    29.792    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_3221_in
    SLICE_X53Y159        LUT6 (Prop_lut6_I5_O)        0.124    29.916 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[0]_i_2__359/O
                         net (fo=1, routed)           1.241    31.157    swervolf/swerv_eh1/swerv/dma_ctrl/RspPtr_dff/dffs/fifo_done_en_3
    SLICE_X79Y167        LUT5 (Prop_lut5_I1_O)        0.124    31.281 r  swervolf/swerv_eh1/swerv/dma_ctrl/RspPtr_dff/dffs/dout[0]_i_1__996/O
                         net (fo=1, routed)           0.000    31.281    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_done_dff/dffsc/din_new
    SLICE_X79Y167        FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_done_dff/dffsc/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.715    29.912    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_done_dff/dffsc/clk_core_BUFG
    SLICE_X79Y167        FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_done_dff/dffsc/dout_reg[0]/C
                         clock pessimism              0.471    30.383    
                         clock uncertainty           -0.062    30.321    
    SLICE_X79Y167        FDCE (Setup_fdce_C_D)        0.031    30.352    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_done_dff/dffsc/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         30.352    
                         arrival time                         -31.281    
  -------------------------------------------------------------------
                         slack                                 -0.929    

Slack (VIOLATED) :        -0.893ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.699ns  (logic 3.077ns (14.865%)  route 17.622ns (85.135%))
  Logic Levels:           18  (CARRY4=1 LUT3=3 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.705ns = ( 29.705 - 20.000 ) 
    Source Clock Delay      (SCD):    10.278ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.617    10.278    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X35Y117        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDCE (Prop_fdce_C_Q)         0.456    10.734 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=67, routed)          1.043    11.777    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[2]
    SLICE_X30Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.901 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7/O
                         net (fo=1, routed)           0.922    12.823    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    12.947 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.521    13.468    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X32Y109        LUT3 (Prop_lut3_I0_O)        0.124    13.592 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.635    14.227    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X32Y110        LUT3 (Prop_lut3_I1_O)        0.124    14.351 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__3/O
                         net (fo=4, routed)           1.223    15.574    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.124    15.698 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    15.698    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.211 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           1.185    17.396    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X31Y108        LUT6 (Prop_lut6_I1_O)        0.124    17.520 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.407    17.926    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I1_O)        0.124    18.050 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.082    20.132    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X37Y161        LUT6 (Prop_lut6_I3_O)        0.124    20.256 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_26/O
                         net (fo=4, routed)           1.159    21.416    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_18
    SLICE_X36Y158        LUT6 (Prop_lut6_I0_O)        0.124    21.540 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0/O
                         net (fo=6, routed)           0.982    22.521    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I0_O)        0.124    22.645 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_13/O
                         net (fo=11, routed)          1.082    23.727    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_2__0
    SLICE_X37Y140        LUT3 (Prop_lut3_I0_O)        0.124    23.851 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_11/O
                         net (fo=4, routed)           0.625    24.477    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[55]_3
    SLICE_X33Y134        LUT5 (Prop_lut5_I3_O)        0.124    24.601 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0_comp_3/O
                         net (fo=1, routed)           0.982    25.582    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[7]_repN_3_alias
    SLICE_X33Y125        LUT6 (Prop_lut6_I5_O)        0.124    25.706 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3_replica_comp/O
                         net (fo=3, routed)           1.526    27.232    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in_repN
    SLICE_X29Y102        LUT6 (Prop_lut6_I2_O)        0.124    27.356 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=138, routed)         0.825    28.181    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X13Y99         LUT6 (Prop_lut6_I3_O)        0.124    28.305 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9_comp_2/O
                         net (fo=10, routed)          0.600    28.905    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X15Y99         LUT6 (Prop_lut6_I3_O)        0.124    29.029 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0_comp_1/O
                         net (fo=135, routed)         1.030    30.059    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X14Y106        LUT5 (Prop_lut5_I2_O)        0.124    30.183 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[13]_i_1__2/O
                         net (fo=1, routed)           0.794    30.977    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/ib1_in[13]
    SLICE_X29Y104        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.508    29.705    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y104        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[13]/C
                         clock pessimism              0.542    30.247    
                         clock uncertainty           -0.062    30.185    
    SLICE_X29Y104        FDCE (Setup_fdce_C_D)       -0.101    30.084    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         30.084    
                         arrival time                         -30.977    
  -------------------------------------------------------------------
                         slack                                 -0.893    

Slack (VIOLATED) :        -0.851ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_done_dff/dffsc/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.924ns  (logic 3.325ns (15.891%)  route 17.599ns (84.109%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=11)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.910ns = ( 29.910 - 20.000 ) 
    Source Clock Delay      (SCD):    10.278ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.617    10.278    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X35Y117        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDCE (Prop_fdce_C_Q)         0.456    10.734 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=67, routed)          1.043    11.777    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[2]
    SLICE_X30Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.901 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7/O
                         net (fo=1, routed)           0.922    12.823    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    12.947 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.521    13.468    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X32Y109        LUT3 (Prop_lut3_I0_O)        0.124    13.592 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.635    14.227    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X32Y110        LUT3 (Prop_lut3_I1_O)        0.124    14.351 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__3/O
                         net (fo=4, routed)           1.223    15.574    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.124    15.698 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    15.698    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.211 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           1.185    17.396    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X31Y108        LUT6 (Prop_lut6_I1_O)        0.124    17.520 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.407    17.926    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I1_O)        0.124    18.050 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.082    20.132    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X37Y161        LUT6 (Prop_lut6_I3_O)        0.124    20.256 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_26/O
                         net (fo=4, routed)           1.159    21.416    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_18
    SLICE_X36Y158        LUT6 (Prop_lut6_I0_O)        0.124    21.540 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0/O
                         net (fo=6, routed)           0.982    22.521    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I0_O)        0.124    22.645 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_13/O
                         net (fo=11, routed)          1.030    23.675    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_2__0
    SLICE_X37Y144        LUT3 (Prop_lut3_I0_O)        0.124    23.799 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_11_replica/O
                         net (fo=2, routed)           0.629    24.429    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[3]_3_repN_alias
    SLICE_X38Y146        LUT6 (Prop_lut6_I5_O)        0.124    24.553 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0_replica_2/O
                         net (fo=1, routed)           0.819    25.371    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[7]_repN_6_alias
    SLICE_X37Y146        LUT6 (Prop_lut6_I5_O)        0.124    25.495 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          1.045    26.540    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X36Y127        LUT5 (Prop_lut5_I3_O)        0.124    26.664 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          0.984    27.649    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    27.773 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.186    27.959    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    28.083 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__189/O
                         net (fo=132, routed)         0.479    28.562    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X42Y140        LUT2 (Prop_lut2_I0_O)        0.124    28.686 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[0]_i_3__123/O
                         net (fo=4, routed)           1.580    30.266    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_3221_in
    SLICE_X72Y160        LUT6 (Prop_lut6_I5_O)        0.124    30.390 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[0]_i_2__362/O
                         net (fo=1, routed)           0.688    31.078    swervolf/swerv_eh1/swerv/dma_ctrl/RspPtr_dff/dffs/fifo_done_en_0
    SLICE_X79Y168        LUT5 (Prop_lut5_I1_O)        0.124    31.202 r  swervolf/swerv_eh1/swerv/dma_ctrl/RspPtr_dff/dffs/dout[0]_i_1__990/O
                         net (fo=1, routed)           0.000    31.202    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_done_dff/dffsc/din_new
    SLICE_X79Y168        FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_done_dff/dffsc/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.713    29.910    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_done_dff/dffsc/clk_core_BUFG
    SLICE_X79Y168        FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_done_dff/dffsc/dout_reg[0]/C
                         clock pessimism              0.471    30.381    
                         clock uncertainty           -0.062    30.319    
    SLICE_X79Y168        FDCE (Setup_fdce_C_D)        0.032    30.351    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_done_dff/dffsc/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         30.351    
                         arrival time                         -31.202    
  -------------------------------------------------------------------
                         slack                                 -0.851    

Slack (VIOLATED) :        -0.824ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.896ns  (logic 3.325ns (15.912%)  route 17.571ns (84.088%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=11)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.912ns = ( 29.912 - 20.000 ) 
    Source Clock Delay      (SCD):    10.278ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.617    10.278    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X35Y117        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDCE (Prop_fdce_C_Q)         0.456    10.734 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=67, routed)          1.043    11.777    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[2]
    SLICE_X30Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.901 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7/O
                         net (fo=1, routed)           0.922    12.823    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    12.947 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.521    13.468    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X32Y109        LUT3 (Prop_lut3_I0_O)        0.124    13.592 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.635    14.227    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X32Y110        LUT3 (Prop_lut3_I1_O)        0.124    14.351 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__3/O
                         net (fo=4, routed)           1.223    15.574    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.124    15.698 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    15.698    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.211 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           1.185    17.396    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X31Y108        LUT6 (Prop_lut6_I1_O)        0.124    17.520 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.407    17.926    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I1_O)        0.124    18.050 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.082    20.132    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X37Y161        LUT6 (Prop_lut6_I3_O)        0.124    20.256 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_26/O
                         net (fo=4, routed)           1.159    21.416    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_18
    SLICE_X36Y158        LUT6 (Prop_lut6_I0_O)        0.124    21.540 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0/O
                         net (fo=6, routed)           0.982    22.521    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I0_O)        0.124    22.645 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_13/O
                         net (fo=11, routed)          1.030    23.675    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_2__0
    SLICE_X37Y144        LUT3 (Prop_lut3_I0_O)        0.124    23.799 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_11_replica/O
                         net (fo=2, routed)           0.629    24.429    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[3]_3_repN_alias
    SLICE_X38Y146        LUT6 (Prop_lut6_I5_O)        0.124    24.553 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0_replica_2/O
                         net (fo=1, routed)           0.819    25.371    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[7]_repN_6_alias
    SLICE_X37Y146        LUT6 (Prop_lut6_I5_O)        0.124    25.495 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          1.045    26.540    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X36Y127        LUT5 (Prop_lut5_I3_O)        0.124    26.664 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          0.984    27.649    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    27.773 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.186    27.959    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    28.083 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__189/O
                         net (fo=132, routed)         0.479    28.562    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X42Y140        LUT2 (Prop_lut2_I0_O)        0.124    28.686 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[0]_i_3__123/O
                         net (fo=4, routed)           0.701    29.387    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_3221_in
    SLICE_X51Y147        LUT6 (Prop_lut6_I5_O)        0.124    29.511 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[0]_i_2__360/O
                         net (fo=1, routed)           1.539    31.050    swervolf/swerv_eh1/swerv/dma_ctrl/RspPtr_dff/dffs/fifo_done_en_2
    SLICE_X79Y167        LUT5 (Prop_lut5_I1_O)        0.124    31.174 r  swervolf/swerv_eh1/swerv/dma_ctrl/RspPtr_dff/dffs/dout[0]_i_1__994/O
                         net (fo=1, routed)           0.000    31.174    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/din_new
    SLICE_X79Y167        FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.715    29.912    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/clk_core_BUFG
    SLICE_X79Y167        FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/dout_reg[0]/C
                         clock pessimism              0.471    30.383    
                         clock uncertainty           -0.062    30.321    
    SLICE_X79Y167        FDCE (Setup_fdce_C_D)        0.029    30.350    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         30.350    
                         arrival time                         -31.174    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.475ns  (logic 2.953ns (14.423%)  route 17.522ns (85.577%))
  Logic Levels:           17  (CARRY4=1 LUT3=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.785ns = ( 29.785 - 20.000 ) 
    Source Clock Delay      (SCD):    10.278ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.617    10.278    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X35Y117        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDCE (Prop_fdce_C_Q)         0.456    10.734 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=67, routed)          1.043    11.777    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[2]
    SLICE_X30Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.901 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7/O
                         net (fo=1, routed)           0.922    12.823    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    12.947 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.521    13.468    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X32Y109        LUT3 (Prop_lut3_I0_O)        0.124    13.592 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.635    14.227    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X32Y110        LUT3 (Prop_lut3_I1_O)        0.124    14.351 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__3/O
                         net (fo=4, routed)           1.223    15.574    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.124    15.698 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    15.698    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.211 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           1.185    17.396    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X31Y108        LUT6 (Prop_lut6_I1_O)        0.124    17.520 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.407    17.926    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I1_O)        0.124    18.050 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.082    20.132    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X37Y161        LUT6 (Prop_lut6_I3_O)        0.124    20.256 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_26/O
                         net (fo=4, routed)           1.159    21.416    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_18
    SLICE_X36Y158        LUT6 (Prop_lut6_I0_O)        0.124    21.540 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0/O
                         net (fo=6, routed)           0.982    22.521    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I0_O)        0.124    22.645 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_13/O
                         net (fo=11, routed)          1.030    23.675    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_2__0
    SLICE_X37Y144        LUT3 (Prop_lut3_I0_O)        0.124    23.799 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_11_replica/O
                         net (fo=2, routed)           0.629    24.429    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[3]_3_repN_alias
    SLICE_X38Y146        LUT6 (Prop_lut6_I5_O)        0.124    24.553 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0_replica_2/O
                         net (fo=1, routed)           0.819    25.371    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[7]_repN_6_alias
    SLICE_X37Y146        LUT6 (Prop_lut6_I5_O)        0.124    25.495 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          0.403    25.899    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X37Y144        LUT4 (Prop_lut4_I3_O)        0.124    26.023 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5_comp/O
                         net (fo=1, routed)           1.675    27.697    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0_repN
    SLICE_X30Y103        LUT6 (Prop_lut6_I5_O)        0.124    27.821 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__2_comp/O
                         net (fo=136, routed)         1.357    29.179    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__2_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.124    29.303 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1_comp/O
                         net (fo=135, routed)         1.450    30.753    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X3Y76          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.587    29.785    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X3Y76          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[10]/C
                         clock pessimism              0.464    30.249    
                         clock uncertainty           -0.062    30.186    
    SLICE_X3Y76          FDCE (Setup_fdce_C_CE)      -0.205    29.981    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         29.981    
                         arrival time                         -30.753    
  -------------------------------------------------------------------
                         slack                                 -0.772    

Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[50]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.475ns  (logic 2.953ns (14.423%)  route 17.522ns (85.577%))
  Logic Levels:           17  (CARRY4=1 LUT3=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.785ns = ( 29.785 - 20.000 ) 
    Source Clock Delay      (SCD):    10.278ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.617    10.278    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X35Y117        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDCE (Prop_fdce_C_Q)         0.456    10.734 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=67, routed)          1.043    11.777    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[2]
    SLICE_X30Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.901 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7/O
                         net (fo=1, routed)           0.922    12.823    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    12.947 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.521    13.468    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X32Y109        LUT3 (Prop_lut3_I0_O)        0.124    13.592 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.635    14.227    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X32Y110        LUT3 (Prop_lut3_I1_O)        0.124    14.351 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__3/O
                         net (fo=4, routed)           1.223    15.574    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.124    15.698 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    15.698    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.211 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           1.185    17.396    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X31Y108        LUT6 (Prop_lut6_I1_O)        0.124    17.520 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.407    17.926    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I1_O)        0.124    18.050 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.082    20.132    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X37Y161        LUT6 (Prop_lut6_I3_O)        0.124    20.256 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_26/O
                         net (fo=4, routed)           1.159    21.416    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_18
    SLICE_X36Y158        LUT6 (Prop_lut6_I0_O)        0.124    21.540 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0/O
                         net (fo=6, routed)           0.982    22.521    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I0_O)        0.124    22.645 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_13/O
                         net (fo=11, routed)          1.030    23.675    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_2__0
    SLICE_X37Y144        LUT3 (Prop_lut3_I0_O)        0.124    23.799 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_11_replica/O
                         net (fo=2, routed)           0.629    24.429    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[3]_3_repN_alias
    SLICE_X38Y146        LUT6 (Prop_lut6_I5_O)        0.124    24.553 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0_replica_2/O
                         net (fo=1, routed)           0.819    25.371    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[7]_repN_6_alias
    SLICE_X37Y146        LUT6 (Prop_lut6_I5_O)        0.124    25.495 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          0.403    25.899    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X37Y144        LUT4 (Prop_lut4_I3_O)        0.124    26.023 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5_comp/O
                         net (fo=1, routed)           1.675    27.697    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0_repN
    SLICE_X30Y103        LUT6 (Prop_lut6_I5_O)        0.124    27.821 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__2_comp/O
                         net (fo=136, routed)         1.357    29.179    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__2_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.124    29.303 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1_comp/O
                         net (fo=135, routed)         1.450    30.753    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X3Y76          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.587    29.785    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X3Y76          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[50]/C
                         clock pessimism              0.464    30.249    
                         clock uncertainty           -0.062    30.186    
    SLICE_X3Y76          FDCE (Setup_fdce_C_CE)      -0.205    29.981    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[50]
  -------------------------------------------------------------------
                         required time                         29.981    
                         arrival time                         -30.753    
  -------------------------------------------------------------------
                         slack                                 -0.772    

Slack (VIOLATED) :        -0.745ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.605ns  (logic 3.077ns (14.933%)  route 17.528ns (85.067%))
  Logic Levels:           18  (CARRY4=1 LUT3=3 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.705ns = ( 29.705 - 20.000 ) 
    Source Clock Delay      (SCD):    10.278ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.617    10.278    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X35Y117        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDCE (Prop_fdce_C_Q)         0.456    10.734 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=67, routed)          1.043    11.777    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[2]
    SLICE_X30Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.901 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7/O
                         net (fo=1, routed)           0.922    12.823    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    12.947 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.521    13.468    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X32Y109        LUT3 (Prop_lut3_I0_O)        0.124    13.592 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.635    14.227    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X32Y110        LUT3 (Prop_lut3_I1_O)        0.124    14.351 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__3/O
                         net (fo=4, routed)           1.223    15.574    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.124    15.698 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    15.698    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.211 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           1.185    17.396    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X31Y108        LUT6 (Prop_lut6_I1_O)        0.124    17.520 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.407    17.926    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I1_O)        0.124    18.050 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.082    20.132    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X37Y161        LUT6 (Prop_lut6_I3_O)        0.124    20.256 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_26/O
                         net (fo=4, routed)           1.159    21.416    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_18
    SLICE_X36Y158        LUT6 (Prop_lut6_I0_O)        0.124    21.540 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0/O
                         net (fo=6, routed)           0.982    22.521    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I0_O)        0.124    22.645 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_13/O
                         net (fo=11, routed)          1.082    23.727    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_2__0
    SLICE_X37Y140        LUT3 (Prop_lut3_I0_O)        0.124    23.851 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_11/O
                         net (fo=4, routed)           0.625    24.477    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[55]_3
    SLICE_X33Y134        LUT5 (Prop_lut5_I3_O)        0.124    24.601 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0_comp_3/O
                         net (fo=1, routed)           0.982    25.582    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[7]_repN_3_alias
    SLICE_X33Y125        LUT6 (Prop_lut6_I5_O)        0.124    25.706 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3_replica_comp/O
                         net (fo=3, routed)           1.526    27.232    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in_repN
    SLICE_X29Y102        LUT6 (Prop_lut6_I2_O)        0.124    27.356 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=138, routed)         0.825    28.181    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X13Y99         LUT6 (Prop_lut6_I3_O)        0.124    28.305 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9_comp_2/O
                         net (fo=10, routed)          0.600    28.905    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X15Y99         LUT6 (Prop_lut6_I3_O)        0.124    29.029 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0_comp_1/O
                         net (fo=135, routed)         1.058    30.087    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X15Y105        LUT5 (Prop_lut5_I2_O)        0.124    30.211 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[16]_i_1__2/O
                         net (fo=1, routed)           0.673    30.883    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/ib1_in[16]
    SLICE_X29Y104        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.508    29.705    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y104        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
                         clock pessimism              0.542    30.247    
                         clock uncertainty           -0.062    30.185    
    SLICE_X29Y104        FDCE (Setup_fdce_C_D)       -0.047    30.138    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]
  -------------------------------------------------------------------
                         required time                         30.138    
                         arrival time                         -30.883    
  -------------------------------------------------------------------
                         slack                                 -0.745    

Slack (VIOLATED) :        -0.740ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.447ns  (logic 2.953ns (14.442%)  route 17.494ns (85.558%))
  Logic Levels:           17  (CARRY4=1 LUT3=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.789ns = ( 29.789 - 20.000 ) 
    Source Clock Delay      (SCD):    10.278ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.617    10.278    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X35Y117        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDCE (Prop_fdce_C_Q)         0.456    10.734 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=67, routed)          1.043    11.777    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[2]
    SLICE_X30Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.901 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7/O
                         net (fo=1, routed)           0.922    12.823    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    12.947 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.521    13.468    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X32Y109        LUT3 (Prop_lut3_I0_O)        0.124    13.592 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.635    14.227    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X32Y110        LUT3 (Prop_lut3_I1_O)        0.124    14.351 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__3/O
                         net (fo=4, routed)           1.223    15.574    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.124    15.698 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    15.698    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.211 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           1.185    17.396    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X31Y108        LUT6 (Prop_lut6_I1_O)        0.124    17.520 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.407    17.926    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I1_O)        0.124    18.050 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.082    20.132    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X37Y161        LUT6 (Prop_lut6_I3_O)        0.124    20.256 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_26/O
                         net (fo=4, routed)           1.159    21.416    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_18
    SLICE_X36Y158        LUT6 (Prop_lut6_I0_O)        0.124    21.540 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0/O
                         net (fo=6, routed)           0.982    22.521    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I0_O)        0.124    22.645 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_13/O
                         net (fo=11, routed)          1.030    23.675    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_2__0
    SLICE_X37Y144        LUT3 (Prop_lut3_I0_O)        0.124    23.799 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_11_replica/O
                         net (fo=2, routed)           0.629    24.429    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[3]_3_repN_alias
    SLICE_X38Y146        LUT6 (Prop_lut6_I5_O)        0.124    24.553 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0_replica_2/O
                         net (fo=1, routed)           0.819    25.371    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[7]_repN_6_alias
    SLICE_X37Y146        LUT6 (Prop_lut6_I5_O)        0.124    25.495 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          0.403    25.899    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X37Y144        LUT4 (Prop_lut4_I3_O)        0.124    26.023 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5_comp/O
                         net (fo=1, routed)           1.675    27.697    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0_repN
    SLICE_X30Y103        LUT6 (Prop_lut6_I5_O)        0.124    27.821 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__2_comp/O
                         net (fo=136, routed)         1.357    29.179    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__2_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.124    29.303 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1_comp/O
                         net (fo=135, routed)         1.423    30.726    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X1Y79          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.591    29.789    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X1Y79          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[15]/C
                         clock pessimism              0.464    30.253    
                         clock uncertainty           -0.062    30.190    
    SLICE_X1Y79          FDCE (Setup_fdce_C_CE)      -0.205    29.985    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         29.985    
                         arrival time                         -30.726    
  -------------------------------------------------------------------
                         slack                                 -0.740    

Slack (VIOLATED) :        -0.740ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.447ns  (logic 2.953ns (14.442%)  route 17.494ns (85.558%))
  Logic Levels:           17  (CARRY4=1 LUT3=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.789ns = ( 29.789 - 20.000 ) 
    Source Clock Delay      (SCD):    10.278ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.617    10.278    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X35Y117        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDCE (Prop_fdce_C_Q)         0.456    10.734 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=67, routed)          1.043    11.777    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[2]
    SLICE_X30Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.901 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7/O
                         net (fo=1, routed)           0.922    12.823    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    12.947 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.521    13.468    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X32Y109        LUT3 (Prop_lut3_I0_O)        0.124    13.592 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.635    14.227    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X32Y110        LUT3 (Prop_lut3_I1_O)        0.124    14.351 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__3/O
                         net (fo=4, routed)           1.223    15.574    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.124    15.698 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    15.698    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.211 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           1.185    17.396    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X31Y108        LUT6 (Prop_lut6_I1_O)        0.124    17.520 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.407    17.926    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I1_O)        0.124    18.050 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.082    20.132    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X37Y161        LUT6 (Prop_lut6_I3_O)        0.124    20.256 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_26/O
                         net (fo=4, routed)           1.159    21.416    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_18
    SLICE_X36Y158        LUT6 (Prop_lut6_I0_O)        0.124    21.540 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0/O
                         net (fo=6, routed)           0.982    22.521    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I0_O)        0.124    22.645 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_13/O
                         net (fo=11, routed)          1.030    23.675    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_2__0
    SLICE_X37Y144        LUT3 (Prop_lut3_I0_O)        0.124    23.799 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_11_replica/O
                         net (fo=2, routed)           0.629    24.429    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[3]_3_repN_alias
    SLICE_X38Y146        LUT6 (Prop_lut6_I5_O)        0.124    24.553 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0_replica_2/O
                         net (fo=1, routed)           0.819    25.371    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[7]_repN_6_alias
    SLICE_X37Y146        LUT6 (Prop_lut6_I5_O)        0.124    25.495 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          0.403    25.899    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X37Y144        LUT4 (Prop_lut4_I3_O)        0.124    26.023 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5_comp/O
                         net (fo=1, routed)           1.675    27.697    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0_repN
    SLICE_X30Y103        LUT6 (Prop_lut6_I5_O)        0.124    27.821 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__2_comp/O
                         net (fo=136, routed)         1.357    29.179    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__2_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.124    29.303 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1_comp/O
                         net (fo=135, routed)         1.423    30.726    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X1Y79          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.591    29.789    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X1Y79          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[3]/C
                         clock pessimism              0.464    30.253    
                         clock uncertainty           -0.062    30.190    
    SLICE_X1Y79          FDCE (Setup_fdce_C_CE)      -0.205    29.985    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         29.985    
                         arrival time                         -30.726    
  -------------------------------------------------------------------
                         slack                                 -0.740    

Slack (VIOLATED) :        -0.740ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[53]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.447ns  (logic 2.953ns (14.442%)  route 17.494ns (85.558%))
  Logic Levels:           17  (CARRY4=1 LUT3=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.789ns = ( 29.789 - 20.000 ) 
    Source Clock Delay      (SCD):    10.278ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.617    10.278    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X35Y117        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDCE (Prop_fdce_C_Q)         0.456    10.734 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=67, routed)          1.043    11.777    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[2]
    SLICE_X30Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.901 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7/O
                         net (fo=1, routed)           0.922    12.823    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    12.947 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.521    13.468    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X32Y109        LUT3 (Prop_lut3_I0_O)        0.124    13.592 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.635    14.227    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X32Y110        LUT3 (Prop_lut3_I1_O)        0.124    14.351 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__3/O
                         net (fo=4, routed)           1.223    15.574    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.124    15.698 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    15.698    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.211 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           1.185    17.396    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X31Y108        LUT6 (Prop_lut6_I1_O)        0.124    17.520 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.407    17.926    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I1_O)        0.124    18.050 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.082    20.132    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X37Y161        LUT6 (Prop_lut6_I3_O)        0.124    20.256 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_26/O
                         net (fo=4, routed)           1.159    21.416    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_18
    SLICE_X36Y158        LUT6 (Prop_lut6_I0_O)        0.124    21.540 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0/O
                         net (fo=6, routed)           0.982    22.521    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[31]_i_14__0_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I0_O)        0.124    22.645 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_13/O
                         net (fo=11, routed)          1.030    23.675    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_2__0
    SLICE_X37Y144        LUT3 (Prop_lut3_I0_O)        0.124    23.799 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_11_replica/O
                         net (fo=2, routed)           0.629    24.429    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[3]_3_repN_alias
    SLICE_X38Y146        LUT6 (Prop_lut6_I5_O)        0.124    24.553 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0_replica_2/O
                         net (fo=1, routed)           0.819    25.371    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[7]_repN_6_alias
    SLICE_X37Y146        LUT6 (Prop_lut6_I5_O)        0.124    25.495 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          0.403    25.899    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X37Y144        LUT4 (Prop_lut4_I3_O)        0.124    26.023 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5_comp/O
                         net (fo=1, routed)           1.675    27.697    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0_repN
    SLICE_X30Y103        LUT6 (Prop_lut6_I5_O)        0.124    27.821 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__2_comp/O
                         net (fo=136, routed)         1.357    29.179    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__2_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.124    29.303 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1_comp/O
                         net (fo=135, routed)         1.423    30.726    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X1Y79          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.591    29.789    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X1Y79          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[53]/C
                         clock pessimism              0.464    30.253    
                         clock uncertainty           -0.062    30.190    
    SLICE_X1Y79          FDCE (Setup_fdce_C_CE)      -0.205    29.985    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[53]
  -------------------------------------------------------------------
                         required time                         29.985    
                         arrival time                         -30.726    
  -------------------------------------------------------------------
                         slack                                 -0.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.518%)  route 0.232ns (55.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.138ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.603     3.250    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/clk_core_BUFG
    SLICE_X85Y100        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.141     3.391 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q_reg[1]/Q
                         net (fo=8, routed)           0.232     3.623    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I0_O)        0.045     3.668 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q[2]_i_1__4/O
                         net (fo=1, routed)           0.000     3.668    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q[2]_i_1__4_n_0
    SLICE_X85Y99         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.877     4.138    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/clk_core_BUFG
    SLICE_X85Y99         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q_reg[2]/C
                         clock pessimism             -0.613     3.524    
    SLICE_X85Y99         FDCE (Hold_fdce_C_D)         0.091     3.615    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.615    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.594%)  route 0.255ns (64.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.604     3.251    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDCE (Prop_fdce_C_Q)         0.141     3.392 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/Q
                         net (fo=2, routed)           0.255     3.647    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg_n_0_[1]
    SLICE_X86Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.875     4.137    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[1]/C
                         clock pessimism             -0.613     3.523    
    SLICE_X86Y101        FDCE (Hold_fdce_C_D)         0.070     3.593    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.593    
                         arrival time                           3.647    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.471%)  route 0.257ns (64.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.604     3.251    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDCE (Prop_fdce_C_Q)         0.141     3.392 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/Q
                         net (fo=2, routed)           0.257     3.649    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg_n_0_[72]
    SLICE_X86Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.875     4.137    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[72]/C
                         clock pessimism             -0.613     3.523    
    SLICE_X86Y101        FDCE (Hold_fdce_C_D)         0.070     3.593    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[72]
  -------------------------------------------------------------------
                         required time                         -3.593    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dffs/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.124%)  route 0.208ns (49.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.098ns
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.567     3.214    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X70Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDCE (Prop_fdce_C_Q)         0.164     3.378 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[8]/Q
                         net (fo=3, routed)           0.208     3.586    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[8]
    SLICE_X67Y100        LUT6 (Prop_lut6_I0_O)        0.045     3.631 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/dout[4]_i_1__226/O
                         net (fo=1, routed)           0.000     3.631    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dffs/lsu_axi_rdata[4]
    SLICE_X67Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dffs/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.837     4.098    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X67Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dffs/dout_reg[4]/C
                         clock pessimism             -0.613     3.484    
    SLICE_X67Y100        FDCE (Hold_fdce_C_D)         0.091     3.575    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.575    
                         arrival time                           3.631    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dffs/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.726%)  route 0.211ns (50.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.098ns
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.567     3.214    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X70Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDCE (Prop_fdce_C_Q)         0.164     3.378 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[10]/Q
                         net (fo=3, routed)           0.211     3.590    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[10]
    SLICE_X67Y100        LUT6 (Prop_lut6_I0_O)        0.045     3.635 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/dout[6]_i_1__217/O
                         net (fo=1, routed)           0.000     3.635    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dffs/lsu_axi_rdata[6]
    SLICE_X67Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dffs/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.837     4.098    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X67Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dffs/dout_reg[6]/C
                         clock pessimism             -0.613     3.484    
    SLICE_X67Y100        FDCE (Hold_fdce_C_D)         0.092     3.576    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dffs/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.576    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_debug_rd_en_ff/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_debug_valid_ff/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.296%)  route 0.224ns (57.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.092ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.562     3.209    swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_debug_rd_en_ff/clk_core_BUFG
    SLICE_X50Y101        FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_debug_rd_en_ff/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDCE (Prop_fdce_C_Q)         0.164     3.373 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_debug_rd_en_ff/dout_reg[0]/Q
                         net (fo=35, routed)          0.224     3.597    swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_debug_valid_ff/ic_debug_rd_en_ff
    SLICE_X56Y103        FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_debug_valid_ff/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.831     4.092    swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_debug_valid_ff/clk_core_BUFG
    SLICE_X56Y103        FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_debug_valid_ff/dout_reg[0]/C
                         clock pessimism             -0.618     3.473    
    SLICE_X56Y103        FDCE (Hold_fdce_C_D)         0.059     3.532    swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_debug_valid_ff/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           3.597    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/mem_ctl/axi_data_ff/dffs/dffs/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/byp_data_first_half/genblock.dff/dffs/dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.426%)  route 0.269ns (65.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.125ns
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.592     3.239    swervolf/swerv_eh1/swerv/ifu/mem_ctl/axi_data_ff/dffs/dffs/clk_core_BUFG
    SLICE_X73Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/axi_data_ff/dffs/dffs/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDCE (Prop_fdce_C_Q)         0.141     3.380 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/axi_data_ff/dffs/dffs/dout_reg[24]/Q
                         net (fo=5, routed)           0.269     3.649    swervolf/swerv_eh1/swerv/ifu/mem_ctl/byp_data_first_half/genblock.dff/dffs/Q[24]
    SLICE_X72Y92         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/byp_data_first_half/genblock.dff/dffs/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.864     4.125    swervolf/swerv_eh1/swerv/ifu/mem_ctl/byp_data_first_half/genblock.dff/dffs/clk_core_BUFG
    SLICE_X72Y92         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/byp_data_first_half/genblock.dff/dffs/dout_reg[24]/C
                         clock pessimism             -0.613     3.511    
    SLICE_X72Y92         FDCE (Hold_fdce_C_D)         0.070     3.581    swervolf/swerv_eh1/swerv/ifu/mem_ctl/byp_data_first_half/genblock.dff/dffs/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.581    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (43.002%)  route 0.247ns (56.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.136ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.605     3.252    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/clk_core_BUFG
    SLICE_X85Y99         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDCE (Prop_fdce_C_Q)         0.141     3.393 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q_reg[2]/Q
                         net (fo=6, routed)           0.247     3.640    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q_reg_n_0_[2]
    SLICE_X85Y100        LUT6 (Prop_lut6_I5_O)        0.045     3.685 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q[3]_i_1__4/O
                         net (fo=1, routed)           0.000     3.685    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q[3]_i_1__4_n_0
    SLICE_X85Y100        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.874     4.136    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/clk_core_BUFG
    SLICE_X85Y100        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q_reg[3]/C
                         clock pessimism             -0.613     3.522    
    SLICE_X85Y100        FDCE (Hold_fdce_C_D)         0.092     3.614    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.614    
                         arrival time                           3.685    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 swervolf/axi2wb/o_rdata_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/axi_data_ff/dffs/dffs/dout_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.689%)  route 0.283ns (60.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.098ns
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.567     3.214    swervolf/axi2wb/clk_core_BUFG
    SLICE_X68Y97         FDRE                                         r  swervolf/axi2wb/o_rdata_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDRE (Prop_fdre_C_Q)         0.141     3.355 r  swervolf/axi2wb/o_rdata_reg[32]/Q
                         net (fo=3, routed)           0.283     3.638    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/dout_reg[63]_0[32]
    SLICE_X70Y100        LUT6 (Prop_lut6_I4_O)        0.045     3.683 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/dout[32]_i_1__27/O
                         net (fo=1, routed)           0.000     3.683    swervolf/swerv_eh1/swerv/ifu/mem_ctl/axi_data_ff/dffs/dffs/ifu_axi_rdata[32]
    SLICE_X70Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/axi_data_ff/dffs/dffs/dout_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.837     4.098    swervolf/swerv_eh1/swerv/ifu/mem_ctl/axi_data_ff/dffs/dffs/clk_core_BUFG
    SLICE_X70Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/axi_data_ff/dffs/dffs/dout_reg[32]/C
                         clock pessimism             -0.613     3.484    
    SLICE_X70Y100        FDCE (Hold_fdce_C_D)         0.121     3.605    swervolf/swerv_eh1/swerv/ifu/mem_ctl/axi_data_ff/dffs/dffs/dout_reg[32]
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.961%)  route 0.262ns (65.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.154ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.620     3.268    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X55Y30         FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.141     3.409 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.262     3.671    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/ADDRD0
    SLICE_X54Y31         RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.893     4.154    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/WCLK
    SLICE_X54Y31         RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.871     3.283    
    SLICE_X54Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.593    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -3.593    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y36    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y36    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y39    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y39    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y35    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y35    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y30    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y30    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y37    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y37    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y72    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y72    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y72    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y72    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y72    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y72    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y72    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y72    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y26    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y26    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y83    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y83    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y83    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y83    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y83    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y83    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y83    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y83    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y72    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y72    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17  ddr2/ldc/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19  ddr2/ldc/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_24/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_25/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  subfragments_pll_fb
  To Clock:  subfragments_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         subfragments_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       98.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.521ns  (required time - arrival time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.419ns (35.611%)  route 0.758ns (64.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 103.417 - 100.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.883     3.812    tap/dmi_tck
    SLICE_X0Y28          FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.419     4.231 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           0.758     4.989    tap/dmi[18]
    SLICE_X0Y28          FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.756   103.417    tap/dmi_tck
    SLICE_X0Y28          FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism              0.395   103.812    
                         clock uncertainty           -0.035   103.777    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)       -0.267   103.510    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                        103.510    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 98.521    

Slack (MET) :             98.538ns  (required time - arrival time)
  Source:                 tap/dmi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.419ns (34.699%)  route 0.789ns (65.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 103.417 - 100.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.883     3.812    tap/dmi_tck
    SLICE_X0Y28          FDRE                                         r  tap/dmi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.419     4.231 r  tap/dmi_reg[19]/Q
                         net (fo=1, routed)           0.789     5.020    tap/dmi[19]
    SLICE_X0Y28          FDRE                                         r  tap/dmi_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.756   103.417    tap/dmi_tck
    SLICE_X0Y28          FDRE                                         r  tap/dmi_reg[18]/C
                         clock pessimism              0.395   103.812    
                         clock uncertainty           -0.035   103.777    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)       -0.219   103.558    tap/dmi_reg[18]
  -------------------------------------------------------------------
                         required time                        103.558    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                 98.538    

Slack (MET) :             98.603ns  (required time - arrival time)
  Source:                 tap/dmi_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.456ns (36.232%)  route 0.803ns (63.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 103.418 - 100.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.885     3.814    tap/dmi_tck
    SLICE_X5Y31          FDRE                                         r  tap/dmi_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.456     4.270 r  tap/dmi_reg[30]/Q
                         net (fo=1, routed)           0.803     5.073    tap/dmi[30]
    SLICE_X4Y31          FDRE                                         r  tap/dmi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.757   103.418    tap/dmi_tck
    SLICE_X4Y31          FDRE                                         r  tap/dmi_reg[29]/C
                         clock pessimism              0.374   103.792    
                         clock uncertainty           -0.035   103.757    
    SLICE_X4Y31          FDRE (Setup_fdre_C_D)       -0.081   103.676    tap/dmi_reg[29]
  -------------------------------------------------------------------
                         required time                        103.676    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                 98.603    

Slack (MET) :             98.634ns  (required time - arrival time)
  Source:                 tap/dmi_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.456ns (36.473%)  route 0.794ns (63.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 103.417 - 100.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.883     3.812    tap/dmi_tck
    SLICE_X0Y28          FDRE                                         r  tap/dmi_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     4.268 r  tap/dmi_reg[14]/Q
                         net (fo=1, routed)           0.794     5.062    tap/dmi[14]
    SLICE_X1Y28          FDRE                                         r  tap/dmi_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.756   103.417    tap/dmi_tck
    SLICE_X1Y28          FDRE                                         r  tap/dmi_reg[13]/C
                         clock pessimism              0.373   103.790    
                         clock uncertainty           -0.035   103.755    
    SLICE_X1Y28          FDRE (Setup_fdre_C_D)       -0.058   103.697    tap/dmi_reg[13]
  -------------------------------------------------------------------
                         required time                        103.697    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                 98.634    

Slack (MET) :             98.644ns  (required time - arrival time)
  Source:                 tap/dmi_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.419ns (38.676%)  route 0.664ns (61.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 103.417 - 100.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.883     3.812    tap/dmi_tck
    SLICE_X1Y28          FDRE                                         r  tap/dmi_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.419     4.231 r  tap/dmi_reg[22]/Q
                         net (fo=1, routed)           0.664     4.895    tap/dmi[22]
    SLICE_X0Y28          FDRE                                         r  tap/dmi_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.756   103.417    tap/dmi_tck
    SLICE_X0Y28          FDRE                                         r  tap/dmi_reg[21]/C
                         clock pessimism              0.373   103.790    
                         clock uncertainty           -0.035   103.755    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)       -0.215   103.540    tap/dmi_reg[21]
  -------------------------------------------------------------------
                         required time                        103.540    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                 98.644    

Slack (MET) :             98.648ns  (required time - arrival time)
  Source:                 tap/dmi_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.456ns (36.918%)  route 0.779ns (63.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 103.417 - 100.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.884     3.813    tap/dmi_tck
    SLICE_X5Y30          FDSE                                         r  tap/dmi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDSE (Prop_fdse_C_Q)         0.456     4.269 r  tap/dmi_reg[5]/Q
                         net (fo=1, routed)           0.779     5.048    tap/dmi[5]
    SLICE_X5Y30          FDSE                                         r  tap/dmi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.756   103.417    tap/dmi_tck
    SLICE_X5Y30          FDSE                                         r  tap/dmi_reg[4]/C
                         clock pessimism              0.396   103.813    
                         clock uncertainty           -0.035   103.778    
    SLICE_X5Y30          FDSE (Setup_fdse_C_D)       -0.081   103.697    tap/dmi_reg[4]
  -------------------------------------------------------------------
                         required time                        103.697    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                 98.648    

Slack (MET) :             98.656ns  (required time - arrival time)
  Source:                 tap/dmi_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.419ns (39.133%)  route 0.652ns (60.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 103.418 - 100.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.883     3.812    tap/dmi_tck
    SLICE_X1Y28          FDRE                                         r  tap/dmi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.419     4.231 r  tap/dmi_reg[9]/Q
                         net (fo=1, routed)           0.652     4.883    tap/dmi[9]
    SLICE_X3Y29          FDRE                                         r  tap/dmi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.757   103.418    tap/dmi_tck
    SLICE_X3Y29          FDRE                                         r  tap/dmi_reg[8]/C
                         clock pessimism              0.372   103.790    
                         clock uncertainty           -0.035   103.755    
    SLICE_X3Y29          FDRE (Setup_fdre_C_D)       -0.216   103.539    tap/dmi_reg[8]
  -------------------------------------------------------------------
                         required time                        103.539    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                 98.656    

Slack (MET) :             98.666ns  (required time - arrival time)
  Source:                 tap/dmi_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.456ns (37.884%)  route 0.748ns (62.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 103.417 - 100.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.883     3.812    tap/dmi_tck
    SLICE_X0Y28          FDRE                                         r  tap/dmi_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     4.268 r  tap/dmi_reg[15]/Q
                         net (fo=1, routed)           0.748     5.016    tap/dmi[15]
    SLICE_X0Y28          FDRE                                         r  tap/dmi_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.756   103.417    tap/dmi_tck
    SLICE_X0Y28          FDRE                                         r  tap/dmi_reg[14]/C
                         clock pessimism              0.395   103.812    
                         clock uncertainty           -0.035   103.777    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)       -0.095   103.682    tap/dmi_reg[14]
  -------------------------------------------------------------------
                         required time                        103.682    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                 98.666    

Slack (MET) :             98.668ns  (required time - arrival time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.456ns (37.889%)  route 0.748ns (62.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 103.417 - 100.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.883     3.812    tap/dmi_tck
    SLICE_X0Y28          FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     4.268 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           0.748     5.016    tap/dmi[17]
    SLICE_X0Y28          FDRE                                         r  tap/dmi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.756   103.417    tap/dmi_tck
    SLICE_X0Y28          FDRE                                         r  tap/dmi_reg[16]/C
                         clock pessimism              0.395   103.812    
                         clock uncertainty           -0.035   103.777    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)       -0.093   103.684    tap/dmi_reg[16]
  -------------------------------------------------------------------
                         required time                        103.684    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                 98.668    

Slack (MET) :             98.681ns  (required time - arrival time)
  Source:                 tap/dmi_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.456ns (38.293%)  route 0.735ns (61.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 103.417 - 100.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.883     3.812    tap/dmi_tck
    SLICE_X0Y28          FDRE                                         r  tap/dmi_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     4.268 r  tap/dmi_reg[16]/Q
                         net (fo=1, routed)           0.735     5.003    tap/dmi[16]
    SLICE_X0Y28          FDRE                                         r  tap/dmi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.756   103.417    tap/dmi_tck
    SLICE_X0Y28          FDRE                                         r  tap/dmi_reg[15]/C
                         clock pessimism              0.395   103.812    
                         clock uncertainty           -0.035   103.777    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)       -0.093   103.684    tap/dmi_reg[15]
  -------------------------------------------------------------------
                         required time                        103.684    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                 98.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.660     1.397    tap/dmi_tck
    SLICE_X4Y31          FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.538 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           0.114     1.651    tap/dmi[1]
    SLICE_X5Y30          FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.934     1.789    tap/dmi_tck
    SLICE_X5Y30          FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism             -0.379     1.410    
    SLICE_X5Y30          FDSE (Hold_fdse_C_D)         0.070     1.480    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 tap/dmi_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.658     1.395    tap/dmi_tck
    SLICE_X1Y28          FDRE                                         r  tap/dmi_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.536 r  tap/dmi_reg[13]/Q
                         net (fo=1, routed)           0.105     1.641    tap/dmi[13]
    SLICE_X1Y28          FDRE                                         r  tap/dmi_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.933     1.788    tap/dmi_tck
    SLICE_X1Y28          FDRE                                         r  tap/dmi_reg[12]/C
                         clock pessimism             -0.393     1.395    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.047     1.442    tap/dmi_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 tap/dmi_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.659     1.396    tap/dmi_tck
    SLICE_X3Y29          FDRE                                         r  tap/dmi_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.537 r  tap/dmi_reg[27]/Q
                         net (fo=1, routed)           0.105     1.642    tap/dmi[27]
    SLICE_X3Y29          FDRE                                         r  tap/dmi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.934     1.789    tap/dmi_tck
    SLICE_X3Y29          FDRE                                         r  tap/dmi_reg[26]/C
                         clock pessimism             -0.393     1.396    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.047     1.443    tap/dmi_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 tap/dmi_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.659     1.396    tap/dmi_tck
    SLICE_X3Y29          FDRE                                         r  tap/dmi_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.537 r  tap/dmi_reg[24]/Q
                         net (fo=1, routed)           0.157     1.694    tap/dmi[24]
    SLICE_X1Y28          FDRE                                         r  tap/dmi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.933     1.788    tap/dmi_tck
    SLICE_X1Y28          FDRE                                         r  tap/dmi_reg[23]/C
                         clock pessimism             -0.379     1.409    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.071     1.480    tap/dmi_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 tap/dmi_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.926%)  route 0.204ns (59.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.660     1.397    tap/dmi_tck
    SLICE_X4Y31          FDRE                                         r  tap/dmi_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.538 r  tap/dmi_reg[29]/Q
                         net (fo=1, routed)           0.204     1.741    tap/dmi[29]
    SLICE_X3Y29          FDRE                                         r  tap/dmi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.934     1.789    tap/dmi_tck
    SLICE_X3Y29          FDRE                                         r  tap/dmi_reg[28]/C
                         clock pessimism             -0.356     1.433    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.075     1.508    tap/dmi_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.458%)  route 0.183ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.659     1.396    tap/dmi_tck
    SLICE_X5Y30          FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDSE (Prop_fdse_C_Q)         0.141     1.537 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           0.183     1.720    tap/dmi[4]
    SLICE_X5Y31          FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.935     1.790    tap/dmi_tck
    SLICE_X5Y31          FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism             -0.379     1.411    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.072     1.483    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.512%)  route 0.176ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.660     1.397    tap/dmi_tck
    SLICE_X5Y31          FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.538 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           0.176     1.714    tap/dmi[3]
    SLICE_X5Y31          FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.935     1.790    tap/dmi_tck
    SLICE_X5Y31          FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism             -0.393     1.397    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.070     1.467    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.665%)  route 0.179ns (58.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.659     1.396    tap/dmi_tck
    SLICE_X3Y29          FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.128     1.524 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.179     1.703    tap/dmi[7]
    SLICE_X5Y30          FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.934     1.789    tap/dmi_tck
    SLICE_X5Y30          FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism             -0.356     1.433    
    SLICE_X5Y30          FDSE (Hold_fdse_C_D)         0.019     1.452    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 tap/dmi_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.005%)  route 0.165ns (53.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.659     1.396    tap/dmi_tck
    SLICE_X3Y29          FDRE                                         r  tap/dmi_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.537 r  tap/dmi_reg[25]/Q
                         net (fo=1, routed)           0.165     1.702    tap/dmi[25]
    SLICE_X3Y29          FDRE                                         r  tap/dmi_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.934     1.789    tap/dmi_tck
    SLICE_X3Y29          FDRE                                         r  tap/dmi_reg[24]/C
                         clock pessimism             -0.393     1.396    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.046     1.442    tap/dmi_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.649%)  route 0.206ns (59.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.660     1.397    tap/dmi_tck
    SLICE_X5Y31          FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.538 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           0.206     1.744    tap/dmi[2]
    SLICE_X4Y31          FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.935     1.790    tap/dmi_tck
    SLICE_X4Y31          FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism             -0.380     1.410    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.070     1.480    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2  dmi_reg[31]_i_3/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X5Y30    tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y28    tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y28    tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y28    tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y28    tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y28    tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y28    tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y28    tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y28    tap/dmi_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y31    tap/dmi_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y31    tap/dmi_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y31    tap/dmi_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y31    tap/dmi_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y31    tap/dmi_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y31    tap/dmi_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y28    tap/dmi_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y28    tap/dmi_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y28    tap/dmi_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y28    tap/dmi_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y30    tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y28    tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y28    tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y28    tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y28    tap/dmi_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y28    tap/dmi_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y28    tap/dmi_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y28    tap/dmi_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y28    tap/dmi_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y28    tap/dmi_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.831ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.799ns (38.395%)  route 1.282ns (61.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.144ns = ( 103.144 - 100.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.822     1.822    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.918 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.700     3.618    tap/dtmcs_tck
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.478     4.096 r  tap/dtmcs_reg[9]/Q
                         net (fo=2, routed)           1.282     5.378    tap/dtmcs[9]
    SLICE_X67Y113        LUT3 (Prop_lut3_I2_O)        0.321     5.699 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     5.699    tap/dtmcs[8]_i_1_n_0
    SLICE_X67Y113        FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.494   103.144    tap/dtmcs_tck
    SLICE_X67Y113        FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.345   103.490    
                         clock uncertainty           -0.035   103.454    
    SLICE_X67Y113        FDRE (Setup_fdre_C_D)        0.075   103.529    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                        103.529    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                 97.831    

Slack (MET) :             97.950ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.670ns (33.303%)  route 1.342ns (66.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 103.137 - 100.000 ) 
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.822     1.822    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.918 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.686     3.604    tap/dtmcs_tck
    SLICE_X74Y122        FDRE                                         r  tap/dtmcs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDRE (Prop_fdre_C_Q)         0.518     4.122 r  tap/dtmcs_reg[28]/Q
                         net (fo=2, routed)           1.342     5.463    tap/dtmcs[28]
    SLICE_X70Y121        LUT3 (Prop_lut3_I2_O)        0.152     5.615 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     5.615    tap/dtmcs[27]_i_1_n_0
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.487   103.137    tap/dtmcs_tck
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.345   103.483    
                         clock uncertainty           -0.035   103.447    
    SLICE_X70Y121        FDRE (Setup_fdre_C_D)        0.118   103.565    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                        103.565    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 97.950    

Slack (MET) :             98.146ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.478ns (32.023%)  route 1.015ns (67.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 103.223 - 100.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.822     1.822    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.918 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.700     3.618    tap/dtmcs_tck
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.478     4.096 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           1.015     5.110    tap/dtmcs[2]
    SLICE_X75Y119        FDRE                                         r  tap/dtmcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.573   103.223    tap/dtmcs_tck
    SLICE_X75Y119        FDRE                                         r  tap/dtmcs_reg[1]/C
                         clock pessimism              0.345   103.569    
                         clock uncertainty           -0.035   103.533    
    SLICE_X75Y119        FDRE (Setup_fdre_C_D)       -0.277   103.256    tap/dtmcs_reg[1]
  -------------------------------------------------------------------
                         required time                        103.256    
                         arrival time                          -5.110    
  -------------------------------------------------------------------
                         slack                                 98.146    

Slack (MET) :             98.205ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.610ns (32.537%)  route 1.265ns (67.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 103.226 - 100.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.822     1.822    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.918 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.614     3.532    tap/dtmcs_tck
    SLICE_X67Y113        FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y113        FDRE (Prop_fdre_C_Q)         0.456     3.988 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           1.265     5.252    tap/dtmcs[7]
    SLICE_X77Y117        LUT3 (Prop_lut3_I2_O)        0.154     5.406 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000     5.406    tap/dtmcs[6]_i_1_n_0
    SLICE_X77Y117        FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.576   103.226    tap/dtmcs_tck
    SLICE_X77Y117        FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.345   103.572    
                         clock uncertainty           -0.035   103.536    
    SLICE_X77Y117        FDRE (Setup_fdre_C_D)        0.075   103.611    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        103.611    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                 98.205    

Slack (MET) :             98.209ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.478ns (32.126%)  route 1.010ns (67.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 103.223 - 100.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.822     1.822    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.918 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.700     3.618    tap/dtmcs_tck
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.478     4.096 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           1.010     5.106    tap/dtmcs[2]
    SLICE_X77Y119        FDRE                                         r  tap/dtmcs_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.573   103.223    tap/dtmcs_tck
    SLICE_X77Y119        FDRE                                         r  tap/dtmcs_r_reg[2]/C
                         clock pessimism              0.345   103.569    
                         clock uncertainty           -0.035   103.533    
    SLICE_X77Y119        FDRE (Setup_fdre_C_D)       -0.219   103.314    tap/dtmcs_r_reg[2]
  -------------------------------------------------------------------
                         required time                        103.314    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                 98.209    

Slack (MET) :             98.225ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.642ns (37.258%)  route 1.081ns (62.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.224ns = ( 103.224 - 100.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.822     1.822    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.918 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.700     3.618    tap/dtmcs_tck
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518     4.136 r  tap/dtmcs_reg[16]/Q
                         net (fo=2, routed)           1.081     5.217    tap/dtmcs[16]
    SLICE_X77Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.341 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000     5.341    tap/dtmcs[15]_i_1_n_0
    SLICE_X77Y118        FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.574   103.224    tap/dtmcs_tck
    SLICE_X77Y118        FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.345   103.570    
                         clock uncertainty           -0.035   103.534    
    SLICE_X77Y118        FDRE (Setup_fdre_C_D)        0.031   103.565    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                        103.565    
                         arrival time                          -5.341    
  -------------------------------------------------------------------
                         slack                                 98.225    

Slack (MET) :             98.253ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.580ns (33.815%)  route 1.135ns (66.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 103.222 - 100.000 ) 
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.822     1.822    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.918 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.691     3.609    tap/dtmcs_tck
    SLICE_X75Y119        FDRE                                         r  tap/dtmcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDRE (Prop_fdre_C_Q)         0.456     4.065 r  tap/dtmcs_reg[0]/Q
                         net (fo=2, routed)           1.135     5.200    tap/dtmcs_reg_n_0_[0]
    SLICE_X77Y121        LUT3 (Prop_lut3_I0_O)        0.124     5.324 r  tap/dtmcs_r[0]_i_1/O
                         net (fo=1, routed)           0.000     5.324    tap/dtmcs_r[0]_i_1_n_0
    SLICE_X77Y121        FDRE                                         r  tap/dtmcs_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.572   103.222    tap/dtmcs_tck
    SLICE_X77Y121        FDRE                                         r  tap/dtmcs_r_reg[0]/C
                         clock pessimism              0.361   103.584    
                         clock uncertainty           -0.035   103.548    
    SLICE_X77Y121        FDRE (Setup_fdre_C_D)        0.029   103.577    tap/dtmcs_r_reg[0]
  -------------------------------------------------------------------
                         required time                        103.577    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                 98.253    

Slack (MET) :             98.288ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.751ns (42.688%)  route 1.008ns (57.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 103.231 - 100.000 ) 
    Source Clock Delay      (SCD):    3.612ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.822     1.822    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.918 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.694     3.612    tap/dtmcs_tck
    SLICE_X77Y117        FDRE                                         r  tap/dtmcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.419     4.031 r  tap/dtmcs_reg[4]/Q
                         net (fo=2, routed)           1.008     5.039    tap/dtmcs[4]
    SLICE_X78Y115        LUT3 (Prop_lut3_I2_O)        0.332     5.371 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000     5.371    tap/dtmcs[3]_i_1_n_0
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.581   103.231    tap/dtmcs_tck
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.345   103.577    
                         clock uncertainty           -0.035   103.541    
    SLICE_X78Y115        FDRE (Setup_fdre_C_D)        0.118   103.659    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        103.659    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                 98.288    

Slack (MET) :             98.310ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.808ns (45.593%)  route 0.964ns (54.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 103.137 - 100.000 ) 
    Source Clock Delay      (SCD):    3.523ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.822     1.822    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.918 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.605     3.523    tap/dtmcs_tck
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y121        FDRE (Prop_fdre_C_Q)         0.478     4.001 r  tap/dtmcs_reg[27]/Q
                         net (fo=2, routed)           0.964     4.965    tap/dtmcs[27]
    SLICE_X70Y121        LUT3 (Prop_lut3_I2_O)        0.330     5.295 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000     5.295    tap/dtmcs[26]_i_1_n_0
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.487   103.137    tap/dtmcs_tck
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.385   103.523    
                         clock uncertainty           -0.035   103.487    
    SLICE_X70Y121        FDRE (Setup_fdre_C_D)        0.118   103.605    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                        103.605    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                 98.310    

Slack (MET) :             98.335ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.518ns (34.823%)  route 0.970ns (65.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns = ( 103.221 - 100.000 ) 
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.822     1.822    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.918 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.686     3.604    tap/dtmcs_tck
    SLICE_X74Y122        FDRE                                         r  tap/dtmcs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDRE (Prop_fdre_C_Q)         0.518     4.122 r  tap/dtmcs_reg[28]/Q
                         net (fo=2, routed)           0.970     5.091    tap/dtmcs[28]
    SLICE_X73Y120        FDRE                                         r  tap/dtmcs_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.571   103.221    tap/dtmcs_tck
    SLICE_X73Y120        FDRE                                         r  tap/dtmcs_r_reg[28]/C
                         clock pessimism              0.345   103.567    
                         clock uncertainty           -0.035   103.531    
    SLICE_X73Y120        FDRE (Setup_fdre_C_D)       -0.105   103.426    tap/dtmcs_r_reg[28]
  -------------------------------------------------------------------
                         required time                        103.426    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 98.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.431%)  route 0.059ns (28.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.701     0.701    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.592     1.318    tap/dtmcs_tck
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.148     1.466 r  tap/dtmcs_reg[3]/Q
                         net (fo=2, routed)           0.059     1.526    tap/dtmcs[3]
    SLICE_X79Y115        FDRE                                         r  tap/dtmcs_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.861     1.706    tap/dtmcs_tck
    SLICE_X79Y115        FDRE                                         r  tap/dtmcs_r_reg[3]/C
                         clock pessimism             -0.375     1.331    
    SLICE_X79Y115        FDRE (Hold_fdre_C_D)         0.018     1.349    tap/dtmcs_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.701     0.701    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.588     1.314    tap/dtmcs_tck
    SLICE_X79Y119        FDRE                                         r  tap/dtmcs_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.141     1.455 r  tap/dtmcs_reg[36]/Q
                         net (fo=2, routed)           0.121     1.576    tap/dtmcs[36]
    SLICE_X79Y118        FDRE                                         r  tap/dtmcs_r_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.703    tap/dtmcs_tck
    SLICE_X79Y118        FDRE                                         r  tap/dtmcs_r_reg[36]/C
                         clock pessimism             -0.374     1.329    
    SLICE_X79Y118        FDRE (Hold_fdre_C_D)         0.070     1.399    tap/dtmcs_r_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.133%)  route 0.124ns (46.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.701     0.701    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.588     1.314    tap/dtmcs_tck
    SLICE_X79Y119        FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.141     1.455 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           0.124     1.580    tap/dtmcs[34]
    SLICE_X79Y118        FDRE                                         r  tap/dtmcs_r_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.703    tap/dtmcs_tck
    SLICE_X79Y118        FDRE                                         r  tap/dtmcs_r_reg[34]/C
                         clock pessimism             -0.374     1.329    
    SLICE_X79Y118        FDRE (Hold_fdre_C_D)         0.070     1.399    tap/dtmcs_r_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.701     0.701    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.588     1.314    tap/dtmcs_tck
    SLICE_X79Y119        FDRE                                         r  tap/dtmcs_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.141     1.455 r  tap/dtmcs_reg[35]/Q
                         net (fo=2, routed)           0.122     1.578    tap/dtmcs[35]
    SLICE_X79Y118        FDRE                                         r  tap/dtmcs_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.703    tap/dtmcs_tck
    SLICE_X79Y118        FDRE                                         r  tap/dtmcs_r_reg[35]/C
                         clock pessimism             -0.374     1.329    
    SLICE_X79Y118        FDRE (Hold_fdre_C_D)         0.066     1.395    tap/dtmcs_r_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.148ns (66.893%)  route 0.073ns (33.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.701     0.701    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.554     1.280    tap/dtmcs_tck
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y121        FDRE (Prop_fdre_C_Q)         0.148     1.428 r  tap/dtmcs_reg[25]/Q
                         net (fo=2, routed)           0.073     1.502    tap/dtmcs[25]
    SLICE_X71Y121        FDRE                                         r  tap/dtmcs_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.824     1.668    tap/dtmcs_tck
    SLICE_X71Y121        FDRE                                         r  tap/dtmcs_r_reg[25]/C
                         clock pessimism             -0.375     1.293    
    SLICE_X71Y121        FDRE (Hold_fdre_C_D)         0.017     1.310    tap/dtmcs_r_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.589%)  route 0.074ns (33.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.701     0.701    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.592     1.318    tap/dtmcs_tck
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.148     1.466 r  tap/dtmcs_reg[13]/Q
                         net (fo=2, routed)           0.074     1.541    tap/dtmcs[13]
    SLICE_X79Y115        FDRE                                         r  tap/dtmcs_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.861     1.706    tap/dtmcs_tck
    SLICE_X79Y115        FDRE                                         r  tap/dtmcs_r_reg[13]/C
                         clock pessimism             -0.375     1.331    
    SLICE_X79Y115        FDRE (Hold_fdre_C_D)         0.018     1.349    tap/dtmcs_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.701     0.701    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.554     1.280    tap/dtmcs_tck
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y121        FDRE (Prop_fdre_C_Q)         0.164     1.444 r  tap/dtmcs_reg[24]/Q
                         net (fo=2, routed)           0.128     1.572    tap/dtmcs[24]
    SLICE_X71Y121        FDRE                                         r  tap/dtmcs_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.824     1.668    tap/dtmcs_tck
    SLICE_X71Y121        FDRE                                         r  tap/dtmcs_r_reg[24]/C
                         clock pessimism             -0.375     1.293    
    SLICE_X71Y121        FDRE (Hold_fdre_C_D)         0.066     1.359    tap/dtmcs_r_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.701     0.701    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.583     1.309    tap/dtmcs_tck
    SLICE_X74Y122        FDRE                                         r  tap/dtmcs_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDRE (Prop_fdre_C_Q)         0.164     1.473 r  tap/dtmcs_reg[30]/Q
                         net (fo=2, routed)           0.121     1.594    tap/dtmcs[30]
    SLICE_X74Y121        FDRE                                         r  tap/dtmcs_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.854     1.698    tap/dtmcs_tck
    SLICE_X74Y121        FDRE                                         r  tap/dtmcs_r_reg[30]/C
                         clock pessimism             -0.375     1.323    
    SLICE_X74Y121        FDRE (Hold_fdre_C_D)         0.052     1.375    tap/dtmcs_r_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.249ns (70.173%)  route 0.106ns (29.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.701     0.701    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.554     1.280    tap/dtmcs_tck
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y121        FDRE (Prop_fdre_C_Q)         0.148     1.428 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           0.106     1.534    tap/dtmcs[26]
    SLICE_X70Y121        LUT3 (Prop_lut3_I2_O)        0.101     1.635 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     1.635    tap/dtmcs[25]_i_1_n_0
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.824     1.668    tap/dtmcs_tck
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism             -0.388     1.280    
    SLICE_X70Y121        FDRE (Hold_fdre_C_D)         0.131     1.411    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.230ns (69.334%)  route 0.102ns (30.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.701     0.701    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.587     1.313    tap/dtmcs_tck
    SLICE_X77Y117        FDRE                                         r  tap/dtmcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.128     1.441 r  tap/dtmcs_reg[6]/Q
                         net (fo=2, routed)           0.102     1.543    tap/dtmcs[6]
    SLICE_X77Y117        LUT3 (Prop_lut3_I2_O)        0.102     1.645 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     1.645    tap/dtmcs[5]_i_1_n_0
    SLICE_X77Y117        FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.858     1.702    tap/dtmcs_tck
    SLICE_X77Y117        FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism             -0.389     1.313    
    SLICE_X77Y117        FDRE (Hold_fdre_C_D)         0.107     1.420    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X77Y121  tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y115  tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y115  tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y115  tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y115  tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X80Y117  tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X75Y118  tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X80Y117  tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X77Y119  tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y115  tap/dtmcs_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y115  tap/dtmcs_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y115  tap/dtmcs_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y115  tap/dtmcs_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y115  tap/dtmcs_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y115  tap/dtmcs_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y115  tap/dtmcs_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y115  tap/dtmcs_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X80Y117  tap/dtmcs_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X75Y118  tap/dtmcs_r_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y122  tap/dtmcs_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y122  tap/dtmcs_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y122  tap/dtmcs_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y122  tap/dtmcs_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y122  tap/dtmcs_reg[32]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y122  tap/dtmcs_reg[33]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y121  tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y121  tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y115  tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y115  tap/dtmcs_r_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.738ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.642ns (49.109%)  route 0.665ns (50.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.921ns = ( 100.921 - 100.000 ) 
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.079     1.079    tap/idcode_tck
    SLICE_X30Y81         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     1.597 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.665     2.263    tap/idcode[0]
    SLICE_X30Y81         LUT3 (Prop_lut3_I2_O)        0.124     2.387 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.387    tap/idcode[0]_i_1_n_0
    SLICE_X30Y81         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.921   100.921    tap/idcode_tck
    SLICE_X30Y81         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.158   101.079    
                         clock uncertainty           -0.035   101.044    
    SLICE_X30Y81         FDRE (Setup_fdre_C_D)        0.081   101.125    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.125    
                         arrival time                          -2.387    
  -------------------------------------------------------------------
                         slack                                 98.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.499ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.429     0.429    tap/idcode_tck
    SLICE_X30Y81         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164     0.593 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.233     0.827    tap/idcode[0]
    SLICE_X30Y81         LUT3 (Prop_lut3_I2_O)        0.045     0.872 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.872    tap/idcode[0]_i_1_n_0
    SLICE_X30Y81         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.499     0.499    tap/idcode_tck
    SLICE_X30Y81         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.070     0.429    
    SLICE_X30Y81         FDRE (Hold_fdre_C_D)         0.121     0.550    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X30Y81  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y81  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y81  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y81  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y81  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_31_5_clk_wiz_0

Setup :          493  Failing Endpoints,  Worst Slack      -18.778ns,  Total Violation    -7823.406ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.222ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.778ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.395ns  (logic 2.024ns (37.514%)  route 3.371ns (62.486%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 1457.394 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.293ns = ( 1470.292 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.631  1470.292    swervolf/btn/clk_core_BUFG
    SLICE_X62Y52         FDRE                                         r  swervolf/btn/btn_col_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.518  1470.810 r  swervolf/btn/btn_col_reg_reg[8]/Q
                         net (fo=28, routed)          1.087  1471.897    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1037[8]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.124  1472.021 r  swervolf/vga/dtg/vga_r_reg[3]_i_2542/O
                         net (fo=1, routed)           0.000  1472.021    swervolf/vga/dtg/vga_r_reg[3]_i_2542_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.534 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035/CO[3]
                         net (fo=1, routed)           0.000  1472.534    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.788 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_332/CO[0]
                         net (fo=1, routed)           0.769  1473.557    swervolf/vga/dtg/vga_r_reg_reg[3]_i_332_n_3
    SLICE_X57Y55         LUT6 (Prop_lut6_I3_O)        0.367  1473.924 r  swervolf/vga/dtg/vga_r_reg[3]_i_108/O
                         net (fo=1, routed)           0.573  1474.497    swervolf/vga/dtg/vga_r_reg[3]_i_108_n_0
    SLICE_X57Y55         LUT6 (Prop_lut6_I1_O)        0.124  1474.621 r  swervolf/vga/dtg/vga_r_reg[3]_i_42/O
                         net (fo=4, routed)           0.609  1475.230    swervolf/vga/dtg/player_output[3]
    SLICE_X59Y57         LUT6 (Prop_lut6_I4_O)        0.124  1475.354 r  swervolf/vga/dtg/vga_r_reg[2]_i_1_comp/O
                         net (fo=3, routed)           0.334  1475.688    swervolf/vga/dtg_n_1146
    SLICE_X61Y57         FDSE                                         r  swervolf/vga/vga_r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.508  1457.394    swervolf/vga/clk_31_5
    SLICE_X61Y57         FDSE                                         r  swervolf/vga/vga_r_reg_reg[2]/C
                         clock pessimism              0.000  1457.394    
                         clock uncertainty           -0.441  1456.953    
    SLICE_X61Y57         FDSE (Setup_fdse_C_D)       -0.043  1456.910    swervolf/vga/vga_r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                       1456.910    
                         arrival time                       -1475.688    
  -------------------------------------------------------------------
                         slack                                -18.778    

Slack (VIOLATED) :        -18.776ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.397ns  (logic 2.024ns (37.500%)  route 3.373ns (62.500%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1457.395 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.293ns = ( 1470.292 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.631  1470.292    swervolf/btn/clk_core_BUFG
    SLICE_X62Y52         FDRE                                         r  swervolf/btn/btn_col_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.518  1470.810 r  swervolf/btn/btn_col_reg_reg[8]/Q
                         net (fo=28, routed)          1.087  1471.897    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1037[8]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.124  1472.021 r  swervolf/vga/dtg/vga_r_reg[3]_i_2542/O
                         net (fo=1, routed)           0.000  1472.021    swervolf/vga/dtg/vga_r_reg[3]_i_2542_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.534 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035/CO[3]
                         net (fo=1, routed)           0.000  1472.534    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.788 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_332/CO[0]
                         net (fo=1, routed)           0.769  1473.557    swervolf/vga/dtg/vga_r_reg_reg[3]_i_332_n_3
    SLICE_X57Y55         LUT6 (Prop_lut6_I3_O)        0.367  1473.924 r  swervolf/vga/dtg/vga_r_reg[3]_i_108/O
                         net (fo=1, routed)           0.573  1474.497    swervolf/vga/dtg/vga_r_reg[3]_i_108_n_0
    SLICE_X57Y55         LUT6 (Prop_lut6_I1_O)        0.124  1474.621 r  swervolf/vga/dtg/vga_r_reg[3]_i_42/O
                         net (fo=4, routed)           0.609  1475.230    swervolf/vga/dtg/player_output[3]
    SLICE_X59Y57         LUT6 (Prop_lut6_I4_O)        0.124  1475.354 r  swervolf/vga/dtg/vga_r_reg[2]_i_1_comp/O
                         net (fo=3, routed)           0.336  1475.690    swervolf/vga/dtg_n_1146
    SLICE_X61Y56         FDSE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.509  1457.395    swervolf/vga/clk_31_5
    SLICE_X61Y56         FDSE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.000  1457.395    
                         clock uncertainty           -0.441  1456.954    
    SLICE_X61Y56         FDSE (Setup_fdse_C_D)       -0.040  1456.914    swervolf/vga/vga_r_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1456.914    
                         arrival time                       -1475.690    
  -------------------------------------------------------------------
                         slack                                -18.776    

Slack (VIOLATED) :        -18.717ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.338ns  (logic 2.024ns (37.919%)  route 3.314ns (62.081%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1457.395 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.293ns = ( 1470.292 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.631  1470.292    swervolf/btn/clk_core_BUFG
    SLICE_X62Y52         FDRE                                         r  swervolf/btn/btn_col_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.518  1470.810 r  swervolf/btn/btn_col_reg_reg[8]/Q
                         net (fo=28, routed)          1.087  1471.897    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1037[8]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.124  1472.021 r  swervolf/vga/dtg/vga_r_reg[3]_i_2542/O
                         net (fo=1, routed)           0.000  1472.021    swervolf/vga/dtg/vga_r_reg[3]_i_2542_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.534 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035/CO[3]
                         net (fo=1, routed)           0.000  1472.534    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.788 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_332/CO[0]
                         net (fo=1, routed)           0.769  1473.557    swervolf/vga/dtg/vga_r_reg_reg[3]_i_332_n_3
    SLICE_X57Y55         LUT6 (Prop_lut6_I3_O)        0.367  1473.924 r  swervolf/vga/dtg/vga_r_reg[3]_i_108/O
                         net (fo=1, routed)           0.573  1474.497    swervolf/vga/dtg/vga_r_reg[3]_i_108_n_0
    SLICE_X57Y55         LUT6 (Prop_lut6_I1_O)        0.124  1474.621 r  swervolf/vga/dtg/vga_r_reg[3]_i_42/O
                         net (fo=4, routed)           0.544  1475.165    swervolf/vga/dtg/player_output[3]
    SLICE_X58Y55         LUT6 (Prop_lut6_I4_O)        0.124  1475.289 r  swervolf/vga/dtg/vga_r_reg[1]_i_1_comp/O
                         net (fo=3, routed)           0.341  1475.630    swervolf/vga/dtg_n_1145
    SLICE_X59Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.509  1457.395    swervolf/vga/clk_31_5
    SLICE_X59Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.000  1457.395    
                         clock uncertainty           -0.441  1456.954    
    SLICE_X59Y55         FDSE (Setup_fdse_C_D)       -0.040  1456.914    swervolf/vga/vga_r_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1456.914    
                         arrival time                       -1475.630    
  -------------------------------------------------------------------
                         slack                                -18.717    

Slack (VIOLATED) :        -18.623ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.271ns  (logic 2.024ns (38.396%)  route 3.247ns (61.604%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1457.395 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.293ns = ( 1470.292 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.631  1470.292    swervolf/btn/clk_core_BUFG
    SLICE_X62Y52         FDRE                                         r  swervolf/btn/btn_col_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.518  1470.810 r  swervolf/btn/btn_col_reg_reg[8]/Q
                         net (fo=28, routed)          1.087  1471.897    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1037[8]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.124  1472.021 r  swervolf/vga/dtg/vga_r_reg[3]_i_2542/O
                         net (fo=1, routed)           0.000  1472.021    swervolf/vga/dtg/vga_r_reg[3]_i_2542_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.534 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035/CO[3]
                         net (fo=1, routed)           0.000  1472.534    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.788 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_332/CO[0]
                         net (fo=1, routed)           0.769  1473.557    swervolf/vga/dtg/vga_r_reg_reg[3]_i_332_n_3
    SLICE_X57Y55         LUT6 (Prop_lut6_I3_O)        0.367  1473.924 r  swervolf/vga/dtg/vga_r_reg[3]_i_108/O
                         net (fo=1, routed)           0.573  1474.497    swervolf/vga/dtg/vga_r_reg[3]_i_108_n_0
    SLICE_X57Y55         LUT6 (Prop_lut6_I1_O)        0.124  1474.621 r  swervolf/vga/dtg/vga_r_reg[3]_i_42/O
                         net (fo=4, routed)           0.467  1475.089    swervolf/vga/dtg/player_output[3]
    SLICE_X58Y55         LUT6 (Prop_lut6_I2_O)        0.124  1475.213 r  swervolf/vga/dtg/vga_r_reg[3]_i_2_comp/O
                         net (fo=3, routed)           0.351  1475.564    swervolf/vga/dtg_n_1147
    SLICE_X60Y56         FDSE                                         r  swervolf/vga/vga_r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.509  1457.395    swervolf/vga/clk_31_5
    SLICE_X60Y56         FDSE                                         r  swervolf/vga/vga_r_reg_reg[3]/C
                         clock pessimism              0.000  1457.395    
                         clock uncertainty           -0.441  1456.954    
    SLICE_X60Y56         FDSE (Setup_fdse_C_D)       -0.013  1456.941    swervolf/vga/vga_r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                       1456.941    
                         arrival time                       -1475.564    
  -------------------------------------------------------------------
                         slack                                -18.623    

Slack (VIOLATED) :        -18.619ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.264ns  (logic 2.024ns (38.448%)  route 3.240ns (61.552%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1457.395 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.293ns = ( 1470.292 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.631  1470.292    swervolf/btn/clk_core_BUFG
    SLICE_X62Y52         FDRE                                         r  swervolf/btn/btn_col_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.518  1470.810 r  swervolf/btn/btn_col_reg_reg[8]/Q
                         net (fo=28, routed)          1.087  1471.897    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1037[8]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.124  1472.021 r  swervolf/vga/dtg/vga_r_reg[3]_i_2542/O
                         net (fo=1, routed)           0.000  1472.021    swervolf/vga/dtg/vga_r_reg[3]_i_2542_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.534 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035/CO[3]
                         net (fo=1, routed)           0.000  1472.534    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.788 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_332/CO[0]
                         net (fo=1, routed)           0.769  1473.557    swervolf/vga/dtg/vga_r_reg_reg[3]_i_332_n_3
    SLICE_X57Y55         LUT6 (Prop_lut6_I3_O)        0.367  1473.924 r  swervolf/vga/dtg/vga_r_reg[3]_i_108/O
                         net (fo=1, routed)           0.573  1474.497    swervolf/vga/dtg/vga_r_reg[3]_i_108_n_0
    SLICE_X57Y55         LUT6 (Prop_lut6_I1_O)        0.124  1474.621 r  swervolf/vga/dtg/vga_r_reg[3]_i_42/O
                         net (fo=4, routed)           0.467  1475.089    swervolf/vga/dtg/player_output[3]
    SLICE_X58Y55         LUT6 (Prop_lut6_I2_O)        0.124  1475.213 r  swervolf/vga/dtg/vga_r_reg[3]_i_2_comp/O
                         net (fo=3, routed)           0.344  1475.557    swervolf/vga/dtg_n_1147
    SLICE_X58Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.509  1457.395    swervolf/vga/clk_31_5
    SLICE_X58Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.000  1457.395    
                         clock uncertainty           -0.441  1456.954    
    SLICE_X58Y55         FDSE (Setup_fdse_C_D)       -0.016  1456.938    swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1456.938    
                         arrival time                       -1475.557    
  -------------------------------------------------------------------
                         slack                                -18.619    

Slack (VIOLATED) :        -18.604ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.190ns  (logic 2.024ns (38.995%)  route 3.166ns (61.005%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1457.395 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.293ns = ( 1470.292 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.631  1470.292    swervolf/btn/clk_core_BUFG
    SLICE_X62Y52         FDRE                                         r  swervolf/btn/btn_col_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.518  1470.810 r  swervolf/btn/btn_col_reg_reg[8]/Q
                         net (fo=28, routed)          1.087  1471.897    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1037[8]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.124  1472.021 r  swervolf/vga/dtg/vga_r_reg[3]_i_2542/O
                         net (fo=1, routed)           0.000  1472.021    swervolf/vga/dtg/vga_r_reg[3]_i_2542_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.534 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035/CO[3]
                         net (fo=1, routed)           0.000  1472.534    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.788 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_332/CO[0]
                         net (fo=1, routed)           0.769  1473.557    swervolf/vga/dtg/vga_r_reg_reg[3]_i_332_n_3
    SLICE_X57Y55         LUT6 (Prop_lut6_I3_O)        0.367  1473.924 r  swervolf/vga/dtg/vga_r_reg[3]_i_108/O
                         net (fo=1, routed)           0.573  1474.497    swervolf/vga/dtg/vga_r_reg[3]_i_108_n_0
    SLICE_X57Y55         LUT6 (Prop_lut6_I1_O)        0.124  1474.621 r  swervolf/vga/dtg/vga_r_reg[3]_i_42/O
                         net (fo=4, routed)           0.547  1475.168    swervolf/vga/dtg/player_output[3]
    SLICE_X58Y55         LUT6 (Prop_lut6_I4_O)        0.124  1475.292 r  swervolf/vga/dtg/vga_r_reg[0]_i_1_comp/O
                         net (fo=3, routed)           0.190  1475.483    swervolf/vga/dtg_n_1144
    SLICE_X59Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.509  1457.395    swervolf/vga/clk_31_5
    SLICE_X59Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[0]/C
                         clock pessimism              0.000  1457.395    
                         clock uncertainty           -0.441  1456.954    
    SLICE_X59Y55         FDSE (Setup_fdse_C_D)       -0.075  1456.879    swervolf/vga/vga_r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                       1456.879    
                         arrival time                       -1475.483    
  -------------------------------------------------------------------
                         slack                                -18.604    

Slack (VIOLATED) :        -18.600ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.199ns  (logic 2.024ns (38.931%)  route 3.175ns (61.069%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1457.395 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.293ns = ( 1470.292 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.631  1470.292    swervolf/btn/clk_core_BUFG
    SLICE_X62Y52         FDRE                                         r  swervolf/btn/btn_col_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.518  1470.810 r  swervolf/btn/btn_col_reg_reg[8]/Q
                         net (fo=28, routed)          1.087  1471.897    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1037[8]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.124  1472.021 r  swervolf/vga/dtg/vga_r_reg[3]_i_2542/O
                         net (fo=1, routed)           0.000  1472.021    swervolf/vga/dtg/vga_r_reg[3]_i_2542_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.534 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035/CO[3]
                         net (fo=1, routed)           0.000  1472.534    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.788 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_332/CO[0]
                         net (fo=1, routed)           0.769  1473.557    swervolf/vga/dtg/vga_r_reg_reg[3]_i_332_n_3
    SLICE_X57Y55         LUT6 (Prop_lut6_I3_O)        0.367  1473.924 r  swervolf/vga/dtg/vga_r_reg[3]_i_108/O
                         net (fo=1, routed)           0.573  1474.497    swervolf/vga/dtg/vga_r_reg[3]_i_108_n_0
    SLICE_X57Y55         LUT6 (Prop_lut6_I1_O)        0.124  1474.621 r  swervolf/vga/dtg/vga_r_reg[3]_i_42/O
                         net (fo=4, routed)           0.544  1475.165    swervolf/vga/dtg/player_output[3]
    SLICE_X58Y55         LUT6 (Prop_lut6_I4_O)        0.124  1475.289 r  swervolf/vga/dtg/vga_r_reg[1]_i_1_comp/O
                         net (fo=3, routed)           0.202  1475.491    swervolf/vga/dtg_n_1145
    SLICE_X59Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.509  1457.395    swervolf/vga/clk_31_5
    SLICE_X59Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[1]/C
                         clock pessimism              0.000  1457.395    
                         clock uncertainty           -0.441  1456.954    
    SLICE_X59Y55         FDSE (Setup_fdse_C_D)       -0.062  1456.892    swervolf/vga/vga_r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                       1456.892    
                         arrival time                       -1475.491    
  -------------------------------------------------------------------
                         slack                                -18.600    

Slack (VIOLATED) :        -18.592ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.190ns  (logic 2.024ns (38.995%)  route 3.166ns (61.005%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1457.395 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.293ns = ( 1470.292 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.631  1470.292    swervolf/btn/clk_core_BUFG
    SLICE_X62Y52         FDRE                                         r  swervolf/btn/btn_col_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.518  1470.810 r  swervolf/btn/btn_col_reg_reg[8]/Q
                         net (fo=28, routed)          1.087  1471.897    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1037[8]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.124  1472.021 r  swervolf/vga/dtg/vga_r_reg[3]_i_2542/O
                         net (fo=1, routed)           0.000  1472.021    swervolf/vga/dtg/vga_r_reg[3]_i_2542_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.534 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035/CO[3]
                         net (fo=1, routed)           0.000  1472.534    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.788 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_332/CO[0]
                         net (fo=1, routed)           0.769  1473.557    swervolf/vga/dtg/vga_r_reg_reg[3]_i_332_n_3
    SLICE_X57Y55         LUT6 (Prop_lut6_I3_O)        0.367  1473.924 r  swervolf/vga/dtg/vga_r_reg[3]_i_108/O
                         net (fo=1, routed)           0.573  1474.497    swervolf/vga/dtg/vga_r_reg[3]_i_108_n_0
    SLICE_X57Y55         LUT6 (Prop_lut6_I1_O)        0.124  1474.621 r  swervolf/vga/dtg/vga_r_reg[3]_i_42/O
                         net (fo=4, routed)           0.547  1475.168    swervolf/vga/dtg/player_output[3]
    SLICE_X58Y55         LUT6 (Prop_lut6_I4_O)        0.124  1475.292 r  swervolf/vga/dtg/vga_r_reg[0]_i_1_comp/O
                         net (fo=3, routed)           0.190  1475.483    swervolf/vga/dtg_n_1144
    SLICE_X59Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.509  1457.395    swervolf/vga/clk_31_5
    SLICE_X59Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/C
                         clock pessimism              0.000  1457.395    
                         clock uncertainty           -0.441  1456.954    
    SLICE_X59Y55         FDSE (Setup_fdse_C_D)       -0.063  1456.891    swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1456.891    
                         arrival time                       -1475.483    
  -------------------------------------------------------------------
                         slack                                -18.592    

Slack (VIOLATED) :        -18.370ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.062ns  (logic 2.024ns (39.987%)  route 3.038ns (60.013%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 1457.394 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.293ns = ( 1470.292 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.631  1470.292    swervolf/btn/clk_core_BUFG
    SLICE_X62Y52         FDRE                                         r  swervolf/btn/btn_col_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.518  1470.810 r  swervolf/btn/btn_col_reg_reg[8]/Q
                         net (fo=28, routed)          1.087  1471.897    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1037[8]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.124  1472.021 r  swervolf/vga/dtg/vga_r_reg[3]_i_2542/O
                         net (fo=1, routed)           0.000  1472.021    swervolf/vga/dtg/vga_r_reg[3]_i_2542_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.534 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035/CO[3]
                         net (fo=1, routed)           0.000  1472.534    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.788 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_332/CO[0]
                         net (fo=1, routed)           0.769  1473.557    swervolf/vga/dtg/vga_r_reg_reg[3]_i_332_n_3
    SLICE_X57Y55         LUT6 (Prop_lut6_I3_O)        0.367  1473.924 r  swervolf/vga/dtg/vga_r_reg[3]_i_108/O
                         net (fo=1, routed)           0.573  1474.497    swervolf/vga/dtg/vga_r_reg[3]_i_108_n_0
    SLICE_X57Y55         LUT6 (Prop_lut6_I1_O)        0.124  1474.621 r  swervolf/vga/dtg/vga_r_reg[3]_i_42/O
                         net (fo=4, routed)           0.609  1475.230    swervolf/vga/dtg/player_output[3]
    SLICE_X59Y57         LUT6 (Prop_lut6_I4_O)        0.124  1475.354 r  swervolf/vga/dtg/vga_r_reg[2]_i_1_comp/O
                         net (fo=3, routed)           0.000  1475.354    swervolf/vga/dtg_n_1146
    SLICE_X59Y57         FDSE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.508  1457.394    swervolf/vga/clk_31_5
    SLICE_X59Y57         FDSE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.000  1457.394    
                         clock uncertainty           -0.441  1456.953    
    SLICE_X59Y57         FDSE (Setup_fdse_C_D)        0.031  1456.984    swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1456.984    
                         arrival time                       -1475.354    
  -------------------------------------------------------------------
                         slack                                -18.370    

Slack (VIOLATED) :        -18.262ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.000ns  (logic 2.024ns (40.479%)  route 2.976ns (59.521%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1457.395 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.293ns = ( 1470.292 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.631  1470.292    swervolf/btn/clk_core_BUFG
    SLICE_X62Y52         FDRE                                         r  swervolf/btn/btn_col_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.518  1470.810 r  swervolf/btn/btn_col_reg_reg[8]/Q
                         net (fo=28, routed)          1.087  1471.897    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1037[8]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.124  1472.021 r  swervolf/vga/dtg/vga_r_reg[3]_i_2542/O
                         net (fo=1, routed)           0.000  1472.021    swervolf/vga/dtg/vga_r_reg[3]_i_2542_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1472.534 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035/CO[3]
                         net (fo=1, routed)           0.000  1472.534    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1035_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1472.788 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_332/CO[0]
                         net (fo=1, routed)           0.769  1473.557    swervolf/vga/dtg/vga_r_reg_reg[3]_i_332_n_3
    SLICE_X57Y55         LUT6 (Prop_lut6_I3_O)        0.367  1473.924 r  swervolf/vga/dtg/vga_r_reg[3]_i_108/O
                         net (fo=1, routed)           0.573  1474.497    swervolf/vga/dtg/vga_r_reg[3]_i_108_n_0
    SLICE_X57Y55         LUT6 (Prop_lut6_I1_O)        0.124  1474.621 r  swervolf/vga/dtg/vga_r_reg[3]_i_42/O
                         net (fo=4, routed)           0.547  1475.168    swervolf/vga/dtg/player_output[3]
    SLICE_X58Y55         LUT6 (Prop_lut6_I4_O)        0.124  1475.292 r  swervolf/vga/dtg/vga_r_reg[0]_i_1_comp/O
                         net (fo=3, routed)           0.000  1475.292    swervolf/vga/dtg_n_1144
    SLICE_X58Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         1.509  1457.395    swervolf/vga/clk_31_5
    SLICE_X58Y55         FDSE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica/C
                         clock pessimism              0.000  1457.395    
                         clock uncertainty           -0.441  1456.954    
    SLICE_X58Y55         FDSE (Setup_fdse_C_D)        0.077  1457.031    swervolf/vga/vga_r_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1457.031    
                         arrival time                       -1475.293    
  -------------------------------------------------------------------
                         slack                                -18.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.222ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/allmiss/missle5_column_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.289%)  route 0.170ns (54.711%))
  Logic Levels:           0  
  Clock Path Skew:        -4.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.203ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.565     3.212    swervolf/btn/clk_core_BUFG
    SLICE_X61Y51         FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141     3.353 r  swervolf/btn/btn_col_reg_reg[5]_replica_4/Q
                         net (fo=1, routed)           0.170     3.524    swervolf/vga/allmiss/Q[5]_repN_4_alias
    SLICE_X60Y48         FDRE                                         r  swervolf/vga/allmiss/missle5_column_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.908    -1.203    swervolf/vga/allmiss/clk_31_5
    SLICE_X60Y48         FDRE                                         r  swervolf/vga/allmiss/missle5_column_reg_reg[5]/C
                         clock pessimism              0.000    -1.203    
                         clock uncertainty            0.441    -0.762    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.063    -0.699    swervolf/vga/allmiss/missle5_column_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.266ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[6]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/allmiss/missle1_column_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.430%)  route 0.150ns (51.570%))
  Logic Levels:           0  
  Clock Path Skew:        -4.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X53Y53         FDRE                                         r  swervolf/btn/btn_col_reg_reg[6]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.141     3.350 r  swervolf/btn/btn_col_reg_reg[6]_replica_1/Q
                         net (fo=5, routed)           0.150     3.500    swervolf/vga/allmiss/Q[6]_repN_1_alias
    SLICE_X55Y54         FDRE                                         r  swervolf/vga/allmiss/missle1_column_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.834    -1.277    swervolf/vga/allmiss/clk_31_5
    SLICE_X55Y54         FDRE                                         r  swervolf/vga/allmiss/missle1_column_reg_reg[6]/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.441    -0.836    
    SLICE_X55Y54         FDRE (Hold_fdre_C_D)         0.070    -0.766    swervolf/vga/allmiss/missle1_column_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.268ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[6]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/allmiss/missle3_column_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.161%)  route 0.228ns (61.839%))
  Logic Levels:           0  
  Clock Path Skew:        -4.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X53Y53         FDRE                                         r  swervolf/btn/btn_col_reg_reg[6]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.141     3.350 r  swervolf/btn/btn_col_reg_reg[6]_replica_1/Q
                         net (fo=5, routed)           0.228     3.579    swervolf/vga/allmiss/Q[6]_repN_1_alias
    SLICE_X53Y49         FDRE                                         r  swervolf/vga/allmiss/missle3_column_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.905    -1.206    swervolf/vga/allmiss/clk_31_5
    SLICE_X53Y49         FDRE                                         r  swervolf/vga/allmiss/missle3_column_reg_reg[6]/C
                         clock pessimism              0.000    -1.206    
                         clock uncertainty            0.441    -0.765    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.075    -0.690    swervolf/vga/allmiss/missle3_column_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           3.579    
  -------------------------------------------------------------------
                         slack                                  4.268    

Slack (MET) :             4.272ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/allmiss/missle1_column_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.660%)  route 0.149ns (51.340%))
  Logic Levels:           0  
  Clock Path Skew:        -4.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X55Y55         FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     3.350 r  swervolf/btn/btn_col_reg_reg[5]_replica_1/Q
                         net (fo=5, routed)           0.149     3.499    swervolf/vga/allmiss/Q[5]_repN_1_alias
    SLICE_X54Y54         FDRE                                         r  swervolf/vga/allmiss/missle1_column_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.834    -1.277    swervolf/vga/allmiss/clk_31_5
    SLICE_X54Y54         FDRE                                         r  swervolf/vga/allmiss/missle1_column_reg_reg[5]/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.441    -0.836    
    SLICE_X54Y54         FDRE (Hold_fdre_C_D)         0.063    -0.773    swervolf/vga/allmiss/missle1_column_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.283ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/allmiss/missle1_column_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.648%)  route 0.182ns (56.352%))
  Logic Levels:           0  
  Clock Path Skew:        -4.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X55Y55         FDRE                                         r  swervolf/btn/btn_col_reg_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     3.350 r  swervolf/btn/btn_col_reg_reg[2]_replica/Q
                         net (fo=5, routed)           0.182     3.532    swervolf/vga/allmiss/Q[2]_repN_alias
    SLICE_X54Y54         FDRE                                         r  swervolf/vga/allmiss/missle1_column_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.834    -1.277    swervolf/vga/allmiss/clk_31_5
    SLICE_X54Y54         FDRE                                         r  swervolf/vga/allmiss/missle1_column_reg_reg[2]/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.441    -0.836    
    SLICE_X54Y54         FDRE (Hold_fdre_C_D)         0.085    -0.751    swervolf/vga/allmiss/missle1_column_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  4.283    

Slack (MET) :             4.290ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[4]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/allmiss/missle7_column_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.678%)  route 0.155ns (52.322%))
  Logic Levels:           0  
  Clock Path Skew:        -4.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.561     3.208    swervolf/btn/clk_core_BUFG
    SLICE_X53Y57         FDRE                                         r  swervolf/btn/btn_col_reg_reg[4]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     3.349 r  swervolf/btn/btn_col_reg_reg[4]_replica_2/Q
                         net (fo=5, routed)           0.155     3.504    swervolf/vga/allmiss/Q[4]_repN_2_alias
    SLICE_X55Y57         FDRE                                         r  swervolf/vga/allmiss/missle7_column_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.833    -1.278    swervolf/vga/allmiss/clk_31_5
    SLICE_X55Y57         FDRE                                         r  swervolf/vga/allmiss/missle7_column_reg_reg[4]/C
                         clock pessimism              0.000    -1.278    
                         clock uncertainty            0.441    -0.837    
    SLICE_X55Y57         FDRE (Hold_fdre_C_D)         0.051    -0.786    swervolf/vga/allmiss/missle7_column_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.786    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/allmiss/missle5_column_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.407%)  route 0.236ns (62.593%))
  Logic Levels:           0  
  Clock Path Skew:        -4.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.203ns
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.564     3.211    swervolf/btn/clk_core_BUFG
    SLICE_X61Y54         FDRE                                         r  swervolf/btn/btn_col_reg_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141     3.352 r  swervolf/btn/btn_col_reg_reg[3]_replica/Q
                         net (fo=12, routed)          0.236     3.588    swervolf/vga/allmiss/Q[3]_repN_alias
    SLICE_X58Y48         FDRE                                         r  swervolf/vga/allmiss/missle5_column_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.908    -1.203    swervolf/vga/allmiss/clk_31_5
    SLICE_X58Y48         FDRE                                         r  swervolf/vga/allmiss/missle5_column_reg_reg[3]/C
                         clock pessimism              0.000    -1.203    
                         clock uncertainty            0.441    -0.762    
    SLICE_X58Y48         FDRE (Hold_fdre_C_D)         0.060    -0.702    swervolf/vga/allmiss/missle5_column_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                           3.588    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.301ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/allmiss/missle3_column_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.914%)  route 0.252ns (64.086%))
  Logic Levels:           0  
  Clock Path Skew:        -4.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X55Y53         FDRE                                         r  swervolf/btn/btn_col_reg_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141     3.350 r  swervolf/btn/btn_col_reg_reg[3]_replica_1/Q
                         net (fo=5, routed)           0.252     3.602    swervolf/vga/allmiss/Q[3]_repN_1_alias
    SLICE_X55Y49         FDRE                                         r  swervolf/vga/allmiss/missle3_column_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.905    -1.206    swervolf/vga/allmiss/clk_31_5
    SLICE_X55Y49         FDRE                                         r  swervolf/vga/allmiss/missle3_column_reg_reg[3]/C
                         clock pessimism              0.000    -1.206    
                         clock uncertainty            0.441    -0.765    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.066    -0.699    swervolf/vga/allmiss/missle3_column_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                           3.602    
  -------------------------------------------------------------------
                         slack                                  4.301    

Slack (MET) :             4.308ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[4]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/allmiss/missle1_column_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.137%)  route 0.186ns (56.863%))
  Logic Levels:           0  
  Clock Path Skew:        -4.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.561     3.208    swervolf/btn/clk_core_BUFG
    SLICE_X53Y57         FDRE                                         r  swervolf/btn/btn_col_reg_reg[4]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     3.349 r  swervolf/btn/btn_col_reg_reg[4]_replica_2/Q
                         net (fo=5, routed)           0.186     3.535    swervolf/vga/allmiss/Q[4]_repN_2_alias
    SLICE_X54Y54         FDRE                                         r  swervolf/vga/allmiss/missle1_column_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.834    -1.277    swervolf/vga/allmiss/clk_31_5
    SLICE_X54Y54         FDRE                                         r  swervolf/vga/allmiss/missle1_column_reg_reg[4]/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.441    -0.836    
    SLICE_X54Y54         FDRE (Hold_fdre_C_D)         0.063    -0.773    swervolf/vga/allmiss/missle1_column_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.310ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/allmiss/missle2_column_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.650%)  route 0.198ns (58.350%))
  Logic Levels:           0  
  Clock Path Skew:        -4.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X55Y53         FDRE                                         r  swervolf/btn/btn_col_reg_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141     3.350 r  swervolf/btn/btn_col_reg_reg[3]_replica_1/Q
                         net (fo=5, routed)           0.198     3.548    swervolf/vga/allmiss/Q[3]_repN_1_alias
    SLICE_X52Y50         FDRE                                         r  swervolf/vga/allmiss/missle2_column_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=715, routed)         0.835    -1.276    swervolf/vga/allmiss/clk_31_5
    SLICE_X52Y50         FDRE                                         r  swervolf/vga/allmiss/missle2_column_reg_reg[3]/C
                         clock pessimism              0.000    -1.276    
                         clock uncertainty            0.441    -0.835    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.072    -0.763    swervolf/vga/allmiss/missle2_column_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                           3.548    
  -------------------------------------------------------------------
                         slack                                  4.310    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.419ns (18.731%)  route 1.818ns (81.269%))
  Logic Levels:           0  
  Clock Path Skew:        -4.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 16.012 - 10.000 ) 
    Source Clock Delay      (SCD):    10.364ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.702    10.364    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X77Y70         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y70         FDCE (Prop_fdce_C_Q)         0.419    10.783 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/Q
                         net (fo=75, routed)          1.818    12.600    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X86Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.611    16.012    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X86Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    16.244    
                         clock uncertainty           -0.172    16.071    
    SLICE_X86Y92         FDCE (Setup_fdce_C_D)       -0.233    15.838    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.838    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][71]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.773ns (34.743%)  route 1.452ns (65.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 15.908 - 10.000 ) 
    Source Clock Delay      (SCD):    10.289ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.627    10.289    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X70Y87         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         FDRE (Prop_fdre_C_Q)         0.478    10.767 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][71]/Q
                         net (fo=1, routed)           1.452    12.218    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][71]
    SLICE_X71Y85         LUT4 (Prop_lut4_I3_O)        0.295    12.513 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[71]_i_1/O
                         net (fo=1, routed)           0.000    12.513    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[70]
    SLICE_X71Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.507    15.908    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/C
                         clock pessimism              0.232    16.140    
                         clock uncertainty           -0.172    15.967    
    SLICE_X71Y85         FDCE (Setup_fdce_C_D)        0.031    15.998    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]
  -------------------------------------------------------------------
                         required time                         15.998    
                         arrival time                         -12.513    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.779ns (36.782%)  route 1.339ns (63.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 15.908 - 10.000 ) 
    Source Clock Delay      (SCD):    10.289ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.627    10.289    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X70Y87         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         FDRE (Prop_fdre_C_Q)         0.478    10.767 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][7]/Q
                         net (fo=1, routed)           1.339    12.105    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][7]
    SLICE_X71Y85         LUT4 (Prop_lut4_I3_O)        0.301    12.406 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[7]_i_1/O
                         net (fo=1, routed)           0.000    12.406    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[6]
    SLICE_X71Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.507    15.908    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism              0.232    16.140    
                         clock uncertainty           -0.172    15.967    
    SLICE_X71Y85         FDCE (Setup_fdce_C_D)        0.031    15.998    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.998    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][73]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.651%)  route 1.376ns (70.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 15.912 - 10.000 ) 
    Source Clock Delay      (SCD):    10.293ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.631    10.293    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X65Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456    10.749 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][73]/Q
                         net (fo=1, routed)           1.376    12.125    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][73]
    SLICE_X64Y92         LUT4 (Prop_lut4_I0_O)        0.124    12.249 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[73]_i_1/O
                         net (fo=1, routed)           0.000    12.249    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[72]
    SLICE_X64Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.511    15.912    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/C
                         clock pessimism              0.232    16.144    
                         clock uncertainty           -0.172    15.971    
    SLICE_X64Y92         FDCE (Setup_fdce_C_D)        0.031    16.002    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]
  -------------------------------------------------------------------
                         required time                         16.002    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.718ns (39.410%)  route 1.104ns (60.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 15.897 - 10.000 ) 
    Source Clock Delay      (SCD):    10.281ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.620    10.281    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X69Y101        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDRE (Prop_fdre_C_Q)         0.419    10.700 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][48]/Q
                         net (fo=1, routed)           1.104    11.804    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][48]
    SLICE_X68Y100        LUT4 (Prop_lut4_I3_O)        0.299    12.103 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[48]_i_1/O
                         net (fo=1, routed)           0.000    12.103    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[47]
    SLICE_X68Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.497    15.897    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism              0.232    16.129    
                         clock uncertainty           -0.172    15.957    
    SLICE_X68Y100        FDCE (Setup_fdce_C_D)        0.031    15.988    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         15.988    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.979ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.456ns (27.753%)  route 1.187ns (72.247%))
  Logic Levels:           0  
  Clock Path Skew:        -4.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 16.012 - 10.000 ) 
    Source Clock Delay      (SCD):    10.383ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.721    10.383    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X86Y67         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDCE (Prop_fdce_C_Q)         0.456    10.839 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/Q
                         net (fo=75, routed)          1.187    12.026    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]_0[0]
    SLICE_X86Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.611    16.012    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X86Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    16.244    
                         clock uncertainty           -0.172    16.071    
    SLICE_X86Y92         FDCE (Setup_fdce_C_D)       -0.067    16.004    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         16.004    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                  3.979    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][50]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.580ns (32.858%)  route 1.185ns (67.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 16.001 - 10.000 ) 
    Source Clock Delay      (SCD):    10.390ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.728    10.390    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X82Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDRE (Prop_fdre_C_Q)         0.456    10.846 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][50]/Q
                         net (fo=1, routed)           1.185    12.031    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[18]
    SLICE_X78Y94         LUT4 (Prop_lut4_I1_O)        0.124    12.155 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[50]_i_1/O
                         net (fo=1, routed)           0.000    12.155    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[18]
    SLICE_X78Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.600    16.001    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X78Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism              0.232    16.233    
                         clock uncertainty           -0.172    16.060    
    SLICE_X78Y94         FDCE (Setup_fdce_C_D)        0.081    16.141    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                         16.141    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][63]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.718ns (41.897%)  route 0.996ns (58.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 16.005 - 10.000 ) 
    Source Clock Delay      (SCD):    10.382ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.720    10.382    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X79Y99         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.419    10.801 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][63]/Q
                         net (fo=1, routed)           0.996    11.796    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][32]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.299    12.095 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[63]_i_1/O
                         net (fo=1, routed)           0.000    12.095    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[32]
    SLICE_X81Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.604    16.005    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X81Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism              0.232    16.237    
                         clock uncertainty           -0.172    16.064    
    SLICE_X81Y99         FDCE (Setup_fdce_C_D)        0.031    16.095    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         16.095    
                         arrival time                         -12.095    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.580ns (35.992%)  route 1.031ns (64.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 15.914 - 10.000 ) 
    Source Clock Delay      (SCD):    10.378ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.716    10.378    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y99         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.456    10.834 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][17]/Q
                         net (fo=1, routed)           1.031    11.865    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][17]
    SLICE_X67Y99         LUT4 (Prop_lut4_I0_O)        0.124    11.989 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[17]_i_1/O
                         net (fo=1, routed)           0.000    11.989    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[16]
    SLICE_X67Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.513    15.914    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X67Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/C
                         clock pessimism              0.232    16.146    
                         clock uncertainty           -0.172    15.973    
    SLICE_X67Y99         FDCE (Setup_fdce_C_D)        0.029    16.002    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                         16.002    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.715ns (42.336%)  route 0.974ns (57.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.999ns = ( 15.999 - 10.000 ) 
    Source Clock Delay      (SCD):    10.382ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.720    10.382    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X79Y99         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.419    10.801 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][48]/Q
                         net (fo=1, routed)           0.974    11.774    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][22]
    SLICE_X77Y98         LUT4 (Prop_lut4_I0_O)        0.296    12.070 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[48]_i_1/O
                         net (fo=1, routed)           0.000    12.070    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[22]
    SLICE_X77Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.598    15.999    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X77Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism              0.232    16.231    
                         clock uncertainty           -0.172    16.058    
    SLICE_X77Y98         FDCE (Setup_fdce_C_D)        0.029    16.087    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         16.087    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                  4.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][68]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.594     3.241    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.141     3.382 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][68]/Q
                         net (fo=1, routed)           0.054     3.436    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][68]
    SLICE_X74Y92         LUT4 (Prop_lut4_I3_O)        0.045     3.481 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[68]_i_1/O
                         net (fo=1, routed)           0.000     3.481    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[67]
    SLICE_X74Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism             -0.280     2.148    
                         clock uncertainty            0.172     2.321    
    SLICE_X74Y92         FDCE (Hold_fdce_C_D)         0.121     2.442    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.594     3.241    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.141     3.382 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][20]/Q
                         net (fo=1, routed)           0.087     3.469    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][20]
    SLICE_X74Y92         LUT4 (Prop_lut4_I3_O)        0.045     3.514 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[20]_i_1/O
                         net (fo=1, routed)           0.000     3.514    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[19]
    SLICE_X74Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/C
                         clock pessimism             -0.280     2.148    
                         clock uncertainty            0.172     2.321    
    SLICE_X74Y92         FDCE (Hold_fdce_C_D)         0.120     2.441    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.596     3.243    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y98         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y98         FDRE (Prop_fdre_C_Q)         0.141     3.384 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][18]/Q
                         net (fo=1, routed)           0.087     3.471    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][18]
    SLICE_X74Y98         LUT4 (Prop_lut4_I3_O)        0.045     3.516 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[18]_i_1/O
                         net (fo=1, routed)           0.000     3.516    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[17]
    SLICE_X74Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.871     2.431    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/C
                         clock pessimism             -0.280     2.150    
                         clock uncertainty            0.172     2.323    
    SLICE_X74Y98         FDCE (Hold_fdce_C_D)         0.120     2.443    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][68]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.600     3.247    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X81Y94         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_fdre_C_Q)         0.141     3.388 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][68]/Q
                         net (fo=1, routed)           0.087     3.475    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][31]
    SLICE_X80Y94         LUT4 (Prop_lut4_I0_O)        0.045     3.520 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[68]_i_1/O
                         net (fo=1, routed)           0.000     3.520    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[31]
    SLICE_X80Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.874     2.434    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X80Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism             -0.280     2.153    
                         clock uncertainty            0.172     2.326    
    SLICE_X80Y94         FDCE (Hold_fdce_C_D)         0.120     2.446    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.565     3.212    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X71Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.141     3.353 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][12]/Q
                         net (fo=1, routed)           0.087     3.440    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][12]
    SLICE_X70Y90         LUT4 (Prop_lut4_I0_O)        0.045     3.485 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[12]_i_1/O
                         net (fo=1, routed)           0.000     3.485    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[11]
    SLICE_X70Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.839     2.399    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/C
                         clock pessimism             -0.280     2.118    
                         clock uncertainty            0.172     2.291    
    SLICE_X70Y90         FDCE (Hold_fdce_C_D)         0.120     2.411    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.594     3.241    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y101        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.141     3.382 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][23]/Q
                         net (fo=1, routed)           0.087     3.470    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][23]
    SLICE_X74Y101        LUT4 (Prop_lut4_I0_O)        0.045     3.515 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[23]_i_1/O
                         net (fo=1, routed)           0.000     3.515    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[22]
    SLICE_X74Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.865     2.425    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/C
                         clock pessimism             -0.280     2.144    
                         clock uncertainty            0.172     2.317    
    SLICE_X74Y101        FDCE (Hold_fdce_C_D)         0.120     2.437    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.597     3.244    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X79Y101        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDRE (Prop_fdre_C_Q)         0.141     3.385 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][32]/Q
                         net (fo=1, routed)           0.087     3.473    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[6]
    SLICE_X78Y101        LUT4 (Prop_lut4_I1_O)        0.045     3.518 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[32]_i_1/O
                         net (fo=1, routed)           0.000     3.518    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[6]
    SLICE_X78Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.867     2.427    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X78Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism             -0.280     2.146    
                         clock uncertainty            0.172     2.319    
    SLICE_X78Y101        FDCE (Hold_fdce_C_D)         0.120     2.439    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           3.518    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][46]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.597     3.244    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X79Y101        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDRE (Prop_fdre_C_Q)         0.141     3.385 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][46]/Q
                         net (fo=1, routed)           0.089     3.475    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[20]
    SLICE_X78Y101        LUT4 (Prop_lut4_I1_O)        0.045     3.520 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[46]_i_1/O
                         net (fo=1, routed)           0.000     3.520    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[20]
    SLICE_X78Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.867     2.427    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X78Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism             -0.280     2.146    
                         clock uncertainty            0.172     2.319    
    SLICE_X78Y101        FDCE (Hold_fdce_C_D)         0.121     2.440    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][35]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.177%)  route 0.113ns (37.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.594     3.241    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X73Y98         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.141     3.382 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][35]/Q
                         net (fo=1, routed)           0.113     3.495    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][35]
    SLICE_X74Y98         LUT4 (Prop_lut4_I0_O)        0.045     3.540 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[35]_i_1/O
                         net (fo=1, routed)           0.000     3.540    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[34]
    SLICE_X74Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.871     2.431    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/C
                         clock pessimism             -0.280     2.150    
                         clock uncertainty            0.172     2.323    
    SLICE_X74Y98         FDCE (Hold_fdce_C_D)         0.121     2.444    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][37]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.380%)  route 0.117ns (38.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.592     3.239    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X73Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         FDRE (Prop_fdre_C_Q)         0.141     3.380 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][37]/Q
                         net (fo=1, routed)           0.117     3.497    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][37]
    SLICE_X74Y92         LUT4 (Prop_lut4_I3_O)        0.045     3.542 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[37]_i_1/O
                         net (fo=1, routed)           0.000     3.542    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[36]
    SLICE_X74Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism             -0.280     2.148    
                         clock uncertainty            0.172     2.321    
    SLICE_X74Y92         FDCE (Hold_fdce_C_D)         0.121     2.442    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           3.542    
  -------------------------------------------------------------------
                         slack                                  1.101    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        10.932ns  (logic 0.642ns (5.873%)  route 10.290ns (94.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.690ns = ( 29.690 - 20.000 ) 
    Source Clock Delay      (SCD):    6.252ns = ( 16.252 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.619    16.252    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X70Y71         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_fdre_C_Q)         0.518    16.770 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][16]/Q
                         net (fo=1, routed)          10.290    27.060    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][16]
    SLICE_X70Y74         LUT4 (Prop_lut4_I0_O)        0.124    27.184 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[16]_i_1__0/O
                         net (fo=1, routed)           0.000    27.184    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[13]
    SLICE_X70Y74         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.492    29.690    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X70Y74         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/C
                         clock pessimism              0.232    29.922    
                         clock uncertainty           -0.173    29.749    
    SLICE_X70Y74         FDCE (Setup_fdce_C_D)        0.077    29.826    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         29.826    
                         arrival time                         -27.184    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.857ns  (logic 0.580ns (5.884%)  route 9.277ns (94.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.703ns = ( 29.703 - 20.000 ) 
    Source Clock Delay      (SCD):    6.263ns = ( 16.263 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.630    16.263    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X68Y61         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y61         FDRE (Prop_fdre_C_Q)         0.456    16.719 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][8]/Q
                         net (fo=1, routed)           9.277    25.996    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][8]
    SLICE_X68Y62         LUT4 (Prop_lut4_I0_O)        0.124    26.120 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000    26.120    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[5]
    SLICE_X68Y62         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.505    29.703    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y62         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/C
                         clock pessimism              0.232    29.935    
                         clock uncertainty           -0.173    29.762    
    SLICE_X68Y62         FDCE (Setup_fdce_C_D)        0.032    29.794    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         29.794    
                         arrival time                         -26.120    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             4.189ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][72]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.341ns  (logic 0.715ns (7.655%)  route 8.626ns (92.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.805ns = ( 29.805 - 20.000 ) 
    Source Clock Delay      (SCD):    6.365ns = ( 16.365 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.732    16.365    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X86Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y95         FDRE (Prop_fdre_C_Q)         0.419    16.784 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][72]/Q
                         net (fo=1, routed)           8.626    25.410    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][72]
    SLICE_X85Y95         LUT4 (Prop_lut4_I0_O)        0.296    25.706 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[72]_i_1__0/O
                         net (fo=1, routed)           0.000    25.706    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[69]
    SLICE_X85Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.607    29.805    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/C
                         clock pessimism              0.232    30.037    
                         clock uncertainty           -0.173    29.864    
    SLICE_X85Y95         FDCE (Setup_fdce_C_D)        0.031    29.895    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                         -25.706    
  -------------------------------------------------------------------
                         slack                                  4.189    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.318ns  (logic 0.580ns (6.225%)  route 8.738ns (93.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.693ns = ( 29.693 - 20.000 ) 
    Source Clock Delay      (SCD):    6.248ns = ( 16.248 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.615    16.248    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X68Y76         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456    16.704 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][10]/Q
                         net (fo=1, routed)           8.738    25.442    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][10]
    SLICE_X68Y77         LUT4 (Prop_lut4_I3_O)        0.124    25.566 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[10]_i_1__0/O
                         net (fo=1, routed)           0.000    25.566    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[7]
    SLICE_X68Y77         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.495    29.693    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y77         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/C
                         clock pessimism              0.232    29.925    
                         clock uncertainty           -0.173    29.752    
    SLICE_X68Y77         FDCE (Setup_fdce_C_D)        0.029    29.781    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         29.781    
                         arrival time                         -25.566    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.779ns  (logic 0.580ns (6.607%)  route 8.199ns (93.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.700ns = ( 29.700 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns = ( 16.259 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.626    16.259    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X67Y65         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDRE (Prop_fdre_C_Q)         0.456    16.715 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][22]/Q
                         net (fo=1, routed)           8.199    24.913    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][22]
    SLICE_X68Y66         LUT4 (Prop_lut4_I0_O)        0.124    25.037 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[22]_i_1__0/O
                         net (fo=1, routed)           0.000    25.037    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[19]
    SLICE_X68Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.502    29.700    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/C
                         clock pessimism              0.232    29.932    
                         clock uncertainty           -0.173    29.759    
    SLICE_X68Y66         FDCE (Setup_fdce_C_D)        0.029    29.788    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         29.788    
                         arrival time                         -25.037    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.760ns  (logic 0.580ns (6.621%)  route 8.180ns (93.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.781ns = ( 29.781 - 20.000 ) 
    Source Clock Delay      (SCD):    6.336ns = ( 16.336 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.703    16.336    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y69         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y69         FDRE (Prop_fdre_C_Q)         0.456    16.792 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][5]/Q
                         net (fo=1, routed)           8.180    24.971    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][5]
    SLICE_X77Y70         LUT4 (Prop_lut4_I0_O)        0.124    25.095 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000    25.095    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[2]
    SLICE_X77Y70         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.583    29.781    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X77Y70         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism              0.232    30.013    
                         clock uncertainty           -0.173    29.840    
    SLICE_X77Y70         FDCE (Setup_fdce_C_D)        0.029    29.869    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         29.869    
                         arrival time                         -25.095    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][56]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.668ns  (logic 0.642ns (7.407%)  route 8.026ns (92.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.699ns = ( 29.699 - 20.000 ) 
    Source Clock Delay      (SCD):    6.258ns = ( 16.258 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.625    16.258    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X62Y65         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.518    16.776 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][56]/Q
                         net (fo=1, routed)           8.026    24.802    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][56]
    SLICE_X62Y66         LUT4 (Prop_lut4_I0_O)        0.124    24.926 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[56]_i_1__0/O
                         net (fo=1, routed)           0.000    24.926    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[53]
    SLICE_X62Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.501    29.699    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X62Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/C
                         clock pessimism              0.232    29.931    
                         clock uncertainty           -0.173    29.758    
    SLICE_X62Y66         FDCE (Setup_fdce_C_D)        0.081    29.839    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         29.839    
                         arrival time                         -24.926    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][68]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.383ns  (logic 0.580ns (6.918%)  route 7.803ns (93.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.807ns = ( 29.807 - 20.000 ) 
    Source Clock Delay      (SCD):    6.365ns = ( 16.365 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.732    16.365    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X87Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.456    16.821 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][68]/Q
                         net (fo=1, routed)           7.803    24.624    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][68]
    SLICE_X86Y94         LUT4 (Prop_lut4_I3_O)        0.124    24.748 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[68]_i_1__0/O
                         net (fo=1, routed)           0.000    24.748    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[65]
    SLICE_X86Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.609    29.807    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism              0.232    30.039    
                         clock uncertainty           -0.173    29.866    
    SLICE_X86Y94         FDCE (Setup_fdce_C_D)        0.029    29.895    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                         -24.748    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.159ns  (logic 0.580ns (7.109%)  route 7.579ns (92.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.690ns = ( 29.690 - 20.000 ) 
    Source Clock Delay      (SCD):    6.248ns = ( 16.248 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.615    16.248    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X67Y73         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDRE (Prop_fdre_C_Q)         0.456    16.704 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/Q
                         net (fo=1, routed)           7.579    24.283    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][43]
    SLICE_X67Y75         LUT4 (Prop_lut4_I0_O)        0.124    24.407 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[43]_i_1__0/O
                         net (fo=1, routed)           0.000    24.407    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[40]
    SLICE_X67Y75         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.492    29.690    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X67Y75         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism              0.232    29.922    
                         clock uncertainty           -0.173    29.749    
    SLICE_X67Y75         FDCE (Setup_fdce_C_D)        0.029    29.778    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         29.778    
                         arrival time                         -24.407    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][60]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.133ns  (logic 0.580ns (7.131%)  route 7.553ns (92.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.700ns = ( 29.700 - 20.000 ) 
    Source Clock Delay      (SCD):    6.257ns = ( 16.257 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.624    16.257    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X68Y67         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDRE (Prop_fdre_C_Q)         0.456    16.713 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][60]/Q
                         net (fo=1, routed)           7.553    24.266    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][60]
    SLICE_X68Y66         LUT4 (Prop_lut4_I3_O)        0.124    24.390 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[60]_i_1__0/O
                         net (fo=1, routed)           0.000    24.390    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[57]
    SLICE_X68Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.502    29.700    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/C
                         clock pessimism              0.232    29.932    
                         clock uncertainty           -0.173    29.759    
    SLICE_X68Y66         FDCE (Setup_fdce_C_D)        0.031    29.790    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]
  -------------------------------------------------------------------
                         required time                         29.790    
                         arrival time                         -24.390    
  -------------------------------------------------------------------
                         slack                                  5.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 0.467ns (10.066%)  route 4.172ns (89.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.280ns
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.500     5.901    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X67Y78         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDRE (Prop_fdre_C_Q)         0.367     6.268 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][20]/Q
                         net (fo=1, routed)           4.172    10.440    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][20]
    SLICE_X67Y79         LUT4 (Prop_lut4_I0_O)        0.100    10.540 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[20]_i_1__0/O
                         net (fo=1, routed)           0.000    10.540    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[17]
    SLICE_X67Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.618    10.280    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X67Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/C
                         clock pessimism             -0.232    10.047    
                         clock uncertainty            0.173    10.220    
    SLICE_X67Y79         FDCE (Hold_fdce_C_D)         0.270    10.490    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                        -10.490    
                         arrival time                          10.540    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.467ns (10.056%)  route 4.177ns (89.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.371ns
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.591     5.991    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X86Y114        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y114        FDRE (Prop_fdre_C_Q)         0.367     6.358 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][3]/Q
                         net (fo=1, routed)           4.177    10.535    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[2]
    SLICE_X86Y116        LUT4 (Prop_lut4_I1_O)        0.100    10.635 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    10.635    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[2]
    SLICE_X86Y116        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.710    10.371    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y116        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/C
                         clock pessimism             -0.232    10.139    
                         clock uncertainty            0.173    10.312    
    SLICE_X86Y116        FDCE (Hold_fdce_C_D)         0.270    10.582    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.582    
                         arrival time                          10.635    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][38]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 0.518ns (11.141%)  route 4.131ns (88.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.275ns
    Source Clock Delay      (SCD):    5.898ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.497     5.898    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X66Y73         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDRE (Prop_fdre_C_Q)         0.418     6.316 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][38]/Q
                         net (fo=1, routed)           4.131    10.447    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][38]
    SLICE_X68Y73         LUT4 (Prop_lut4_I3_O)        0.100    10.547 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[38]_i_1__0/O
                         net (fo=1, routed)           0.000    10.547    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[35]
    SLICE_X68Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.613    10.275    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism             -0.232    10.042    
                         clock uncertainty            0.173    10.215    
    SLICE_X68Y73         FDCE (Hold_fdce_C_D)         0.269    10.484    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                        -10.484    
                         arrival time                          10.547    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][63]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.467ns (10.040%)  route 4.185ns (89.960%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.357ns
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.578     5.979    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y74         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y74         FDRE (Prop_fdre_C_Q)         0.367     6.346 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][63]/Q
                         net (fo=1, routed)           4.185    10.530    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][63]
    SLICE_X73Y73         LUT4 (Prop_lut4_I0_O)        0.100    10.630 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[63]_i_1__0/O
                         net (fo=1, routed)           0.000    10.630    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[60]
    SLICE_X73Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.695    10.357    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X73Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism             -0.232    10.124    
                         clock uncertainty            0.173    10.297    
    SLICE_X73Y73         FDCE (Hold_fdce_C_D)         0.270    10.567    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                        -10.567    
                         arrival time                          10.630    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.578ns (12.417%)  route 4.077ns (87.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.371ns
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.591     5.991    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X86Y114        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y114        FDRE (Prop_fdre_C_Q)         0.337     6.328 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/Q
                         net (fo=1, routed)           4.077    10.405    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[4]
    SLICE_X86Y116        LUT4 (Prop_lut4_I1_O)        0.241    10.646 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[5]_i_1/O
                         net (fo=1, routed)           0.000    10.646    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[4]
    SLICE_X86Y116        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.710    10.371    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y116        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism             -0.232    10.139    
                         clock uncertainty            0.173    10.312    
    SLICE_X86Y116        FDCE (Hold_fdce_C_D)         0.270    10.582    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.582    
                         arrival time                          10.646    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 0.577ns (12.391%)  route 4.079ns (87.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.372ns
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.591     5.991    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X86Y114        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y114        FDRE (Prop_fdre_C_Q)         0.337     6.328 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][7]/Q
                         net (fo=1, routed)           4.079    10.407    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[6]
    SLICE_X87Y115        LUT4 (Prop_lut4_I1_O)        0.240    10.647 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[7]_i_1/O
                         net (fo=1, routed)           0.000    10.647    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[6]
    SLICE_X87Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.711    10.372    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X87Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism             -0.232    10.140    
                         clock uncertainty            0.173    10.313    
    SLICE_X87Y115        FDCE (Hold_fdce_C_D)         0.270    10.583    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                        -10.583    
                         arrival time                          10.647    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 0.518ns (11.120%)  route 4.140ns (88.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.358ns
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.585     5.986    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X74Y71         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y71         FDRE (Prop_fdre_C_Q)         0.418     6.404 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][12]/Q
                         net (fo=1, routed)           4.140    10.544    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][12]
    SLICE_X73Y72         LUT4 (Prop_lut4_I0_O)        0.100    10.644 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000    10.644    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[9]
    SLICE_X73Y72         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.696    10.358    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X73Y72         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/C
                         clock pessimism             -0.232    10.125    
                         clock uncertainty            0.173    10.298    
    SLICE_X73Y72         FDCE (Hold_fdce_C_D)         0.269    10.567    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                        -10.567    
                         arrival time                          10.644    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][55]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.467ns (10.005%)  route 4.201ns (89.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.280ns
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.503     5.904    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X63Y67         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.367     6.271 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][55]/Q
                         net (fo=1, routed)           4.201    10.471    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][55]
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.100    10.571 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[55]_i_1__0/O
                         net (fo=1, routed)           0.000    10.571    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[52]
    SLICE_X63Y69         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.618    10.280    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X63Y69         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism             -0.232    10.047    
                         clock uncertainty            0.173    10.220    
    SLICE_X63Y69         FDCE (Hold_fdce_C_D)         0.270    10.490    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                        -10.490    
                         arrival time                          10.571    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][67]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.467ns (9.842%)  route 4.278ns (90.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.284ns
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.504     5.905    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X63Y66         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.367     6.272 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][67]/Q
                         net (fo=1, routed)           4.278    10.549    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][67]
    SLICE_X62Y66         LUT4 (Prop_lut4_I3_O)        0.100    10.649 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[67]_i_1__0/O
                         net (fo=1, routed)           0.000    10.649    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[64]
    SLICE_X62Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.622    10.284    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X62Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/C
                         clock pessimism             -0.232    10.051    
                         clock uncertainty            0.173    10.224    
    SLICE_X62Y66         FDCE (Hold_fdce_C_D)         0.331    10.555    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]
  -------------------------------------------------------------------
                         required time                        -10.555    
                         arrival time                          10.649    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 0.576ns (12.302%)  route 4.106ns (87.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.390ns
    Source Clock Delay      (SCD):    6.013ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.612     6.013    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X87Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.337     6.350 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][72]/Q
                         net (fo=1, routed)           4.106    10.456    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][72]
    SLICE_X85Y95         LUT4 (Prop_lut4_I3_O)        0.239    10.695 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[72]_i_1__0/O
                         net (fo=1, routed)           0.000    10.695    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[69]
    SLICE_X85Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.728    10.390    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/C
                         clock pessimism             -0.232    10.157    
                         clock uncertainty            0.173    10.330    
    SLICE_X85Y95         FDCE (Hold_fdce_C_D)         0.270    10.600    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]
  -------------------------------------------------------------------
                         required time                        -10.600    
                         arrival time                          10.695    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       14.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.983ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.053ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        11.733ns  (logic 0.419ns (3.571%)  route 11.314ns (96.429%))
  Logic Levels:           0  
  Clock Path Skew:        6.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.766ns = ( 29.766 - 20.000 ) 
    Source Clock Delay      (SCD):    3.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.822     1.822    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.918 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.689     3.607    tap/dtmcs_tck
    SLICE_X77Y121        FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.419     4.026 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          11.314    15.340    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X77Y123        FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.569    29.766    tap/clk_core_BUFG
    SLICE_X77Y123        FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    29.766    
                         clock uncertainty           -0.140    29.626    
    SLICE_X77Y123        FDCE (Setup_fdce_C_D)       -0.233    29.393    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         29.393    
                         arrival time                         -15.340    
  -------------------------------------------------------------------
                         slack                                 14.053    

Slack (MET) :             14.759ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        11.194ns  (logic 0.456ns (4.074%)  route 10.738ns (95.926%))
  Logic Levels:           0  
  Clock Path Skew:        6.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.766ns = ( 29.766 - 20.000 ) 
    Source Clock Delay      (SCD):    3.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.822     1.822    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.918 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.689     3.607    tap/dtmcs_tck
    SLICE_X77Y121        FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.456     4.063 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          10.738    14.800    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X77Y123        FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.569    29.766    tap/clk_core_BUFG
    SLICE_X77Y123        FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    29.766    
                         clock uncertainty           -0.140    29.626    
    SLICE_X77Y123        FDCE (Setup_fdce_C_D)       -0.067    29.559    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         29.559    
                         arrival time                         -14.800    
  -------------------------------------------------------------------
                         slack                                 14.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.983ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 0.128ns (2.589%)  route 4.815ns (97.411%))
  Logic Levels:           0  
  Clock Path Skew:        2.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.112ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.701     0.701    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.583     1.309    tap/dtmcs_tck
    SLICE_X77Y121        FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.128     1.437 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           4.815     6.253    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X77Y123        FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.850     4.112    tap/clk_core_BUFG
    SLICE_X77Y123        FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     4.112    
                         clock uncertainty            0.140     4.251    
    SLICE_X77Y123        FDCE (Hold_fdce_C_D)         0.018     4.269    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.269    
                         arrival time                           6.253    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.004ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 0.141ns (2.811%)  route 4.875ns (97.189%))
  Logic Levels:           0  
  Clock Path Skew:        2.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.112ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.701     0.701    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.583     1.309    tap/dtmcs_tck
    SLICE_X77Y121        FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.141     1.450 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           4.875     6.325    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X77Y123        FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.850     4.112    tap/clk_core_BUFG
    SLICE_X77Y123        FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     4.112    
                         clock uncertainty            0.140     4.251    
    SLICE_X77Y123        FDCE (Hold_fdce_C_D)         0.070     4.321    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.321    
                         arrival time                           6.325    
  -------------------------------------------------------------------
                         slack                                  2.004    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       10.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.597ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.903ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.985ns  (logic 0.608ns (30.625%)  route 1.377ns (69.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 103.226 - 100.000 ) 
    Source Clock Delay      (SCD):    10.273ns = ( 90.273 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.612    90.273    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y115        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y115        FDCE (Prop_fdce_C_Q)         0.456    90.729 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           1.377    92.106    tap/dmi_reg_rdata[3]
    SLICE_X77Y117        LUT3 (Prop_lut3_I0_O)        0.152    92.258 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000    92.258    tap/dtmcs[5]_i_1_n_0
    SLICE_X77Y117        FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.576   103.226    tap/dtmcs_tck
    SLICE_X77Y117        FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.000   103.226    
                         clock uncertainty           -0.140   103.086    
    SLICE_X77Y117        FDRE (Setup_fdre_C_D)        0.075   103.161    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                        103.161    
                         arrival time                         -92.258    
  -------------------------------------------------------------------
                         slack                                 10.903    

Slack (MET) :             11.017ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.831ns  (logic 0.670ns (36.602%)  route 1.161ns (63.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 103.220 - 100.000 ) 
    Source Clock Delay      (SCD):    10.351ns = ( 90.351 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.690    90.351    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y120        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y120        FDCE (Prop_fdce_C_Q)         0.518    90.869 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/Q
                         net (fo=1, routed)           1.161    92.030    tap/dmi_reg_rdata[29]
    SLICE_X74Y122        LUT3 (Prop_lut3_I0_O)        0.152    92.182 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000    92.182    tap/dtmcs[31]_i_1_n_0
    SLICE_X74Y122        FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.570   103.220    tap/dtmcs_tck
    SLICE_X74Y122        FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.000   103.220    
                         clock uncertainty           -0.140   103.080    
    SLICE_X74Y122        FDRE (Setup_fdre_C_D)        0.118   103.198    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                        103.198    
                         arrival time                         -92.182    
  -------------------------------------------------------------------
                         slack                                 11.017    

Slack (MET) :             11.191ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.615ns  (logic 0.642ns (39.744%)  route 0.973ns (60.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 103.231 - 100.000 ) 
    Source Clock Delay      (SCD):    10.364ns = ( 90.364 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.703    90.364    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X80Y115        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDCE (Prop_fdce_C_Q)         0.518    90.882 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/Q
                         net (fo=1, routed)           0.973    91.855    tap/dmi_reg_rdata[10]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.124    91.979 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000    91.979    tap/dtmcs[12]_i_1_n_0
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.581   103.231    tap/dtmcs_tck
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.000   103.231    
                         clock uncertainty           -0.140   103.091    
    SLICE_X78Y115        FDRE (Setup_fdre_C_D)        0.079   103.170    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                        103.170    
                         arrival time                         -91.979    
  -------------------------------------------------------------------
                         slack                                 11.191    

Slack (MET) :             11.214ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.542ns  (logic 0.580ns (37.610%)  route 0.962ns (62.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.224ns = ( 103.224 - 100.000 ) 
    Source Clock Delay      (SCD):    10.359ns = ( 90.359 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.698    90.359    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X79Y117        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDCE (Prop_fdce_C_Q)         0.456    90.815 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/Q
                         net (fo=1, routed)           0.962    91.777    tap/dmi_reg_rdata[13]
    SLICE_X77Y118        LUT3 (Prop_lut3_I0_O)        0.124    91.901 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000    91.901    tap/dtmcs[15]_i_1_n_0
    SLICE_X77Y118        FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.574   103.224    tap/dtmcs_tck
    SLICE_X77Y118        FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.000   103.224    
                         clock uncertainty           -0.140   103.084    
    SLICE_X77Y118        FDRE (Setup_fdre_C_D)        0.031   103.115    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                        103.115    
                         arrival time                         -91.901    
  -------------------------------------------------------------------
                         slack                                 11.214    

Slack (MET) :             11.279ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.607ns  (logic 0.609ns (37.887%)  route 0.998ns (62.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 103.226 - 100.000 ) 
    Source Clock Delay      (SCD):    10.275ns = ( 90.275 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.614    90.275    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDCE (Prop_fdce_C_Q)         0.456    90.731 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/Q
                         net (fo=1, routed)           0.998    91.729    tap/dmi_reg_rdata[4]
    SLICE_X77Y117        LUT3 (Prop_lut3_I0_O)        0.153    91.882 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000    91.882    tap/dtmcs[6]_i_1_n_0
    SLICE_X77Y117        FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.576   103.226    tap/dtmcs_tck
    SLICE_X77Y117        FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000   103.226    
                         clock uncertainty           -0.140   103.086    
    SLICE_X77Y117        FDRE (Setup_fdre_C_D)        0.075   103.161    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        103.161    
                         arrival time                         -91.882    
  -------------------------------------------------------------------
                         slack                                 11.279    

Slack (MET) :             11.299ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.547ns  (logic 0.671ns (43.369%)  route 0.876ns (56.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 103.231 - 100.000 ) 
    Source Clock Delay      (SCD):    10.363ns = ( 90.363 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.702    90.363    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X80Y116        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y116        FDCE (Prop_fdce_C_Q)         0.518    90.881 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/Q
                         net (fo=1, routed)           0.876    91.757    tap/dmi_reg_rdata[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.153    91.910 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000    91.910    tap/dtmcs[2]_i_1_n_0
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.581   103.231    tap/dtmcs_tck
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000   103.231    
                         clock uncertainty           -0.140   103.091    
    SLICE_X78Y115        FDRE (Setup_fdre_C_D)        0.118   103.209    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        103.209    
                         arrival time                         -91.910    
  -------------------------------------------------------------------
                         slack                                 11.299    

Slack (MET) :             11.305ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.459ns  (logic 0.642ns (43.998%)  route 0.817ns (56.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 103.226 - 100.000 ) 
    Source Clock Delay      (SCD):    10.353ns = ( 90.353 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.692    90.353    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y118        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y118        FDCE (Prop_fdce_C_Q)         0.518    90.871 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/Q
                         net (fo=1, routed)           0.817    91.688    tap/dmi_reg_rdata[16]
    SLICE_X77Y117        LUT3 (Prop_lut3_I0_O)        0.124    91.812 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000    91.812    tap/dtmcs[18]_i_1_n_0
    SLICE_X77Y117        FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.576   103.226    tap/dtmcs_tck
    SLICE_X77Y117        FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.000   103.226    
                         clock uncertainty           -0.140   103.086    
    SLICE_X77Y117        FDRE (Setup_fdre_C_D)        0.031   103.117    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                        103.117    
                         arrival time                         -91.812    
  -------------------------------------------------------------------
                         slack                                 11.305    

Slack (MET) :             11.338ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.472ns  (logic 0.642ns (43.609%)  route 0.830ns (56.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 103.231 - 100.000 ) 
    Source Clock Delay      (SCD):    10.360ns = ( 90.360 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.699    90.360    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y116        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDCE (Prop_fdce_C_Q)         0.518    90.878 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           0.830    91.708    tap/dmi_reg_rdata[14]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.124    91.832 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000    91.832    tap/dtmcs[16]_i_1_n_0
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.581   103.231    tap/dtmcs_tck
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000   103.231    
                         clock uncertainty           -0.140   103.091    
    SLICE_X78Y115        FDRE (Setup_fdre_C_D)        0.079   103.170    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                        103.170    
                         arrival time                         -91.832    
  -------------------------------------------------------------------
                         slack                                 11.338    

Slack (MET) :             11.376ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.436ns  (logic 0.642ns (44.702%)  route 0.794ns (55.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 103.231 - 100.000 ) 
    Source Clock Delay      (SCD):    10.360ns = ( 90.360 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.699    90.360    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y116        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDCE (Prop_fdce_C_Q)         0.518    90.878 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/Q
                         net (fo=1, routed)           0.794    91.672    tap/dmi_reg_rdata[9]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.124    91.796 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000    91.796    tap/dtmcs[11]_i_1_n_0
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.581   103.231    tap/dtmcs_tck
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.000   103.231    
                         clock uncertainty           -0.140   103.091    
    SLICE_X78Y115        FDRE (Setup_fdre_C_D)        0.081   103.172    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                        103.172    
                         arrival time                         -91.796    
  -------------------------------------------------------------------
                         slack                                 11.376    

Slack (MET) :             11.433ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.419ns  (logic 0.606ns (42.701%)  route 0.813ns (57.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 103.137 - 100.000 ) 
    Source Clock Delay      (SCD):    10.263ns = ( 90.263 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.602    90.263    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y122        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y122        FDCE (Prop_fdce_C_Q)         0.456    90.719 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/Q
                         net (fo=1, routed)           0.813    91.532    tap/dmi_reg_rdata[23]
    SLICE_X70Y121        LUT3 (Prop_lut3_I0_O)        0.150    91.682 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000    91.682    tap/dtmcs[25]_i_1_n_0
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.560   101.560    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.651 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.487   103.137    tap/dtmcs_tck
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.000   103.137    
                         clock uncertainty           -0.140   102.997    
    SLICE_X70Y121        FDRE (Setup_fdre_C_D)        0.118   103.115    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        103.115    
                         arrival time                         -91.682    
  -------------------------------------------------------------------
                         slack                                 11.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.597ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.409%)  route 0.138ns (42.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.555     3.202    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X68Y120        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y120        FDCE (Prop_fdce_C_Q)         0.141     3.343 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/Q
                         net (fo=1, routed)           0.138     3.481    tap/dmi_reg_rdata[21]
    SLICE_X70Y121        LUT3 (Prop_lut3_I0_O)        0.045     3.526 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000     3.526    tap/dtmcs[23]_i_1_n_0
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.824     1.668    tap/dtmcs_tck
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.000     1.668    
                         clock uncertainty            0.140     1.808    
    SLICE_X70Y121        FDRE (Hold_fdre_C_D)         0.121     1.929    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           3.526    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.602ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.164%)  route 0.145ns (43.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.581     3.228    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X75Y123        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y123        FDCE (Prop_fdce_C_Q)         0.141     3.369 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/Q
                         net (fo=1, routed)           0.145     3.515    tap/dmi_reg_rdata[28]
    SLICE_X74Y122        LUT3 (Prop_lut3_I0_O)        0.045     3.560 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000     3.560    tap/dtmcs[30]_i_1_n_0
    SLICE_X74Y122        FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.853     1.697    tap/dtmcs_tck
    SLICE_X74Y122        FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000     1.697    
                         clock uncertainty            0.140     1.837    
    SLICE_X74Y122        FDRE (Hold_fdre_C_D)         0.121     1.958    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.618ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.852%)  route 0.143ns (43.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.560     3.207    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X68Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y113        FDCE (Prop_fdce_C_Q)         0.141     3.348 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/Q
                         net (fo=1, routed)           0.143     3.492    tap/dmi_reg_rdata[6]
    SLICE_X67Y113        LUT3 (Prop_lut3_I0_O)        0.048     3.540 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     3.540    tap/dtmcs[8]_i_1_n_0
    SLICE_X67Y113        FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.675    tap/dtmcs_tck
    SLICE_X67Y113        FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.000     1.675    
                         clock uncertainty            0.140     1.815    
    SLICE_X67Y113        FDRE (Hold_fdre_C_D)         0.107     1.922    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.622ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.213ns (59.303%)  route 0.146ns (40.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.554     3.201    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y122        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y122        FDCE (Prop_fdce_C_Q)         0.164     3.365 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/Q
                         net (fo=1, routed)           0.146     3.512    tap/dmi_reg_rdata[24]
    SLICE_X70Y121        LUT3 (Prop_lut3_I0_O)        0.049     3.561 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000     3.561    tap/dtmcs[26]_i_1_n_0
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.824     1.668    tap/dtmcs_tck
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.000     1.668    
                         clock uncertainty            0.140     1.808    
    SLICE_X70Y121        FDRE (Hold_fdre_C_D)         0.131     1.939    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           3.561    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.212ns (60.889%)  route 0.136ns (39.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    3.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.585     3.232    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y119        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y119        FDCE (Prop_fdce_C_Q)         0.164     3.396 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/Q
                         net (fo=1, routed)           0.136     3.533    tap/dmi_reg_rdata[18]
    SLICE_X77Y118        LUT3 (Prop_lut3_I0_O)        0.048     3.581 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000     3.581    tap/dtmcs[20]_i_1_n_0
    SLICE_X77Y118        FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.701    tap/dtmcs_tck
    SLICE_X77Y118        FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.000     1.701    
                         clock uncertainty            0.140     1.841    
    SLICE_X77Y118        FDRE (Hold_fdre_C_D)         0.107     1.948    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.512%)  route 0.163ns (43.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.589     3.236    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y115        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y115        FDCE (Prop_fdce_C_Q)         0.164     3.400 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/Q
                         net (fo=1, routed)           0.163     3.564    tap/dmi_reg_rdata[7]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.048     3.612 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000     3.612    tap/dtmcs[9]_i_1_n_0
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.861     1.706    tap/dtmcs_tck
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000     1.706    
                         clock uncertainty            0.140     1.846    
    SLICE_X78Y115        FDRE (Hold_fdre_C_D)         0.131     1.977    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.655ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.189ns (47.757%)  route 0.207ns (52.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.589     3.236    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X77Y115        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDCE (Prop_fdce_C_Q)         0.141     3.377 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.207     3.584    tap/dmi_reg_rdata[11]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.048     3.632 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     3.632    tap/dtmcs[13]_i_1_n_0
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.861     1.706    tap/dtmcs_tck
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000     1.706    
                         clock uncertainty            0.140     1.846    
    SLICE_X78Y115        FDRE (Hold_fdre_C_D)         0.131     1.977    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           3.632    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.658ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.190ns (47.780%)  route 0.208ns (52.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.581     3.228    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y122        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y122        FDCE (Prop_fdce_C_Q)         0.141     3.369 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/Q
                         net (fo=1, routed)           0.208     3.577    tap/dmi_reg_rdata[31]
    SLICE_X74Y122        LUT3 (Prop_lut3_I0_O)        0.049     3.626 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     3.626    tap/dtmcs[33]_i_2_n_0
    SLICE_X74Y122        FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.853     1.697    tap/dtmcs_tck
    SLICE_X74Y122        FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.000     1.697    
                         clock uncertainty            0.140     1.837    
    SLICE_X74Y122        FDRE (Hold_fdre_C_D)         0.131     1.968    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.659ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.212ns (53.712%)  route 0.183ns (46.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.594     3.241    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X80Y115        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDCE (Prop_fdce_C_Q)         0.164     3.405 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/Q
                         net (fo=1, routed)           0.183     3.588    tap/dmi_reg_rdata[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.048     3.636 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000     3.636    tap/dtmcs[3]_i_1_n_0
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.861     1.706    tap/dtmcs_tck
    SLICE_X78Y115        FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000     1.706    
                         clock uncertainty            0.140     1.846    
    SLICE_X78Y115        FDRE (Hold_fdre_C_D)         0.131     1.977    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           3.636    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.660ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.811%)  route 0.203ns (52.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.581     3.228    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X73Y122        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDCE (Prop_fdce_C_Q)         0.141     3.369 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/Q
                         net (fo=1, routed)           0.203     3.572    tap/dmi_reg_rdata[26]
    SLICE_X74Y122        LUT3 (Prop_lut3_I0_O)        0.045     3.617 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000     3.617    tap/dtmcs[28]_i_1_n_0
    SLICE_X74Y122        FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.845 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.853     1.697    tap/dtmcs_tck
    SLICE_X74Y122        FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000     1.697    
                         clock uncertainty            0.140     1.837    
    SLICE_X74Y122        FDRE (Hold_fdre_C_D)         0.120     1.957    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  1.660    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ghrff/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.651ns  (logic 0.606ns (4.439%)  route 13.045ns (95.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.799ns = ( 29.799 - 20.000 ) 
    Source Clock Delay      (SCD):    10.455ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.793    10.455    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.456    10.911 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        4.040    14.950    clk_gen/rst_core
    SLICE_X81Y117        LUT2 (Prop_lut2_I0_O)        0.150    15.100 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9061, routed)        9.006    24.106    swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ghrff/dout_reg[0]_44
    SLICE_X4Y51          FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ghrff/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.601    29.799    swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ghrff/clk_core_BUFG
    SLICE_X4Y51          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ghrff/dout_reg[3]/C
                         clock pessimism              0.472    30.271    
                         clock uncertainty           -0.062    30.208    
    SLICE_X4Y51          FDCE (Recov_fdce_C_CLR)     -0.607    29.601    swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ghrff/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         29.601    
                         arrival time                         -24.106    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[16]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.700ns  (logic 0.606ns (4.423%)  route 13.094ns (95.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.883ns = ( 29.883 - 20.000 ) 
    Source Clock Delay      (SCD):    10.455ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.793    10.455    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.456    10.911 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        4.040    14.950    clk_gen/rst_core
    SLICE_X81Y117        LUT2 (Prop_lut2_I0_O)        0.150    15.100 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9061, routed)        9.054    24.155    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X22Y197        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.686    29.883    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X22Y197        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[16]/C
                         clock pessimism              0.464    30.347    
                         clock uncertainty           -0.062    30.285    
    SLICE_X22Y197        FDCE (Recov_fdce_C_CLR)     -0.607    29.678    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[16]
  -------------------------------------------------------------------
                         required time                         29.678    
                         arrival time                         -24.155    
  -------------------------------------------------------------------
                         slack                                  5.524    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[16]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.696ns  (logic 0.606ns (4.425%)  route 13.090ns (95.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.883ns = ( 29.883 - 20.000 ) 
    Source Clock Delay      (SCD):    10.455ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.793    10.455    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.456    10.911 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        4.040    14.950    clk_gen/rst_core
    SLICE_X81Y117        LUT2 (Prop_lut2_I0_O)        0.150    15.100 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9061, routed)        9.050    24.150    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[0]_4
    SLICE_X23Y197        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.686    29.883    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X23Y197        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[16]/C
                         clock pessimism              0.464    30.347    
                         clock uncertainty           -0.062    30.285    
    SLICE_X23Y197        FDCE (Recov_fdce_C_CLR)     -0.607    29.678    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[16]
  -------------------------------------------------------------------
                         required time                         29.678    
                         arrival time                         -24.150    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.590ns  (logic 0.606ns (4.459%)  route 12.984ns (95.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.798ns = ( 29.798 - 20.000 ) 
    Source Clock Delay      (SCD):    10.455ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.793    10.455    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.456    10.911 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        4.040    14.950    clk_gen/rst_core
    SLICE_X81Y117        LUT2 (Prop_lut2_I0_O)        0.150    15.100 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9061, routed)        8.944    24.044    swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/dout_reg[17]_1
    SLICE_X4Y56          FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.600    29.798    swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/clk_core_BUFG
    SLICE_X4Y56          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/dout_reg[7]/C
                         clock pessimism              0.472    30.270    
                         clock uncertainty           -0.062    30.207    
    SLICE_X4Y56          FDCE (Recov_fdce_C_CLR)     -0.607    29.600    swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         29.600    
                         arrival time                         -24.044    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[13]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.642ns  (logic 0.606ns (4.442%)  route 13.036ns (95.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.881ns = ( 29.881 - 20.000 ) 
    Source Clock Delay      (SCD):    10.455ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.793    10.455    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.456    10.911 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        4.040    14.950    clk_gen/rst_core
    SLICE_X81Y117        LUT2 (Prop_lut2_I0_O)        0.150    15.100 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9061, routed)        8.996    24.097    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X28Y197        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.684    29.881    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X28Y197        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[13]/C
                         clock pessimism              0.464    30.345    
                         clock uncertainty           -0.062    30.283    
    SLICE_X28Y197        FDCE (Recov_fdce_C_CLR)     -0.607    29.676    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         29.676    
                         arrival time                         -24.097    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[14]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.638ns  (logic 0.606ns (4.444%)  route 13.032ns (95.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.881ns = ( 29.881 - 20.000 ) 
    Source Clock Delay      (SCD):    10.455ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.793    10.455    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.456    10.911 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        4.040    14.950    clk_gen/rst_core
    SLICE_X81Y117        LUT2 (Prop_lut2_I0_O)        0.150    15.100 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9061, routed)        8.992    24.092    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X29Y197        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.684    29.881    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y197        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[14]/C
                         clock pessimism              0.464    30.345    
                         clock uncertainty           -0.062    30.283    
    SLICE_X29Y197        FDCE (Recov_fdce_C_CLR)     -0.607    29.676    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         29.676    
                         arrival time                         -24.092    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[26]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.638ns  (logic 0.606ns (4.444%)  route 13.032ns (95.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.881ns = ( 29.881 - 20.000 ) 
    Source Clock Delay      (SCD):    10.455ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.793    10.455    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.456    10.911 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        4.040    14.950    clk_gen/rst_core
    SLICE_X81Y117        LUT2 (Prop_lut2_I0_O)        0.150    15.100 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9061, routed)        8.992    24.092    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X29Y197        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.684    29.881    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y197        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[26]/C
                         clock pessimism              0.464    30.345    
                         clock uncertainty           -0.062    30.283    
    SLICE_X29Y197        FDCE (Recov_fdce_C_CLR)     -0.607    29.676    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         29.676    
                         arrival time                         -24.092    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dffs/dout_reg[26]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.594ns  (logic 0.606ns (4.458%)  route 12.988ns (95.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.880ns = ( 29.880 - 20.000 ) 
    Source Clock Delay      (SCD):    10.455ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.793    10.455    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.456    10.911 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        4.040    14.950    clk_gen/rst_core
    SLICE_X81Y117        LUT2 (Prop_lut2_I0_O)        0.150    15.100 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9061, routed)        8.948    24.049    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X31Y198        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dffs/dout_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.683    29.880    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X31Y198        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dffs/dout_reg[26]/C
                         clock pessimism              0.464    30.344    
                         clock uncertainty           -0.062    30.282    
    SLICE_X31Y198        FDCE (Recov_fdce_C_CLR)     -0.607    29.675    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dffs/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         29.675    
                         arrival time                         -24.049    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.603ns  (logic 0.606ns (4.455%)  route 12.997ns (95.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.800ns = ( 29.800 - 20.000 ) 
    Source Clock Delay      (SCD):    10.455ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.793    10.455    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.456    10.911 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        4.040    14.950    clk_gen/rst_core
    SLICE_X81Y117        LUT2 (Prop_lut2_I0_O)        0.150    15.100 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9061, routed)        8.957    24.057    swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/dout_reg[17]_1
    SLICE_X2Y56          FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.602    29.800    swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/clk_core_BUFG
    SLICE_X2Y56          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/dout_reg[6]/C
                         clock pessimism              0.472    30.272    
                         clock uncertainty           -0.062    30.209    
    SLICE_X2Y56          FDCE (Recov_fdce_C_CLR)     -0.521    29.688    swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         29.688    
                         arrival time                         -24.057    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dffs/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.531ns  (logic 0.606ns (4.478%)  route 12.925ns (95.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.881ns = ( 29.881 - 20.000 ) 
    Source Clock Delay      (SCD):    10.455ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.793    10.455    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.456    10.911 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        4.040    14.950    clk_gen/rst_core
    SLICE_X81Y117        LUT2 (Prop_lut2_I0_O)        0.150    15.100 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9061, routed)        8.886    23.986    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X20Y192        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dffs/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.684    29.881    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X20Y192        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dffs/dout_reg[8]/C
                         clock pessimism              0.464    30.345    
                         clock uncertainty           -0.062    30.283    
    SLICE_X20Y192        FDCE (Recov_fdce_C_CLR)     -0.607    29.676    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dffs/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         29.676    
                         arrival time                         -23.986    
  -------------------------------------------------------------------
                         slack                                  5.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.419%)  route 0.269ns (65.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.622     3.270    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     3.411 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.269     3.680    swervolf/uart16550_0/regs/transmitter/fifo_tx/rst_core
    SLICE_X55Y30         FDCE                                         f  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.892     4.153    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X55Y30         FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                         clock pessimism             -0.622     3.531    
    SLICE_X55Y30         FDCE (Remov_fdce_C_CLR)     -0.092     3.439    swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.680    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.419%)  route 0.269ns (65.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.622     3.270    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     3.411 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.269     3.680    swervolf/uart16550_0/regs/transmitter/fifo_tx/rst_core
    SLICE_X55Y30         FDCE                                         f  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.892     4.153    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X55Y30         FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[1]/C
                         clock pessimism             -0.622     3.531    
    SLICE_X55Y30         FDCE (Remov_fdce_C_CLR)     -0.092     3.439    swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.680    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.419%)  route 0.269ns (65.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.622     3.270    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     3.411 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.269     3.680    swervolf/uart16550_0/regs/transmitter/fifo_tx/rst_core
    SLICE_X55Y30         FDCE                                         f  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.892     4.153    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X55Y30         FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[2]/C
                         clock pessimism             -0.622     3.531    
    SLICE_X55Y30         FDCE (Remov_fdce_C_CLR)     -0.092     3.439    swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.680    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[3]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.419%)  route 0.269ns (65.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.622     3.270    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     3.411 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.269     3.680    swervolf/uart16550_0/regs/transmitter/fifo_tx/rst_core
    SLICE_X55Y30         FDCE                                         f  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.892     4.153    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X55Y30         FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[3]/C
                         clock pessimism             -0.622     3.531    
    SLICE_X55Y30         FDCE (Remov_fdce_C_CLR)     -0.092     3.439    swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.680    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.203%)  route 0.284ns (66.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.622     3.270    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     3.411 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.284     3.695    swervolf/uart16550_0/regs/transmitter/fifo_tx/rst_core
    SLICE_X53Y30         FDCE                                         f  swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.892     4.153    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X53Y30         FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom_reg[0]/C
                         clock pessimism             -0.622     3.531    
    SLICE_X53Y30         FDCE (Remov_fdce_C_CLR)     -0.092     3.439    swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.695    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.203%)  route 0.284ns (66.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.622     3.270    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     3.411 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.284     3.695    swervolf/uart16550_0/regs/transmitter/fifo_tx/rst_core
    SLICE_X53Y30         FDCE                                         f  swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.892     4.153    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X53Y30         FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom_reg[1]/C
                         clock pessimism             -0.622     3.531    
    SLICE_X53Y30         FDCE (Remov_fdce_C_CLR)     -0.092     3.439    swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.695    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom_reg[2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.203%)  route 0.284ns (66.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.622     3.270    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     3.411 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.284     3.695    swervolf/uart16550_0/regs/transmitter/fifo_tx/rst_core
    SLICE_X53Y30         FDCE                                         f  swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.892     4.153    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X53Y30         FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom_reg[2]/C
                         clock pessimism             -0.622     3.531    
    SLICE_X53Y30         FDCE (Remov_fdce_C_CLR)     -0.092     3.439    swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.695    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom_reg[3]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.203%)  route 0.284ns (66.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.622     3.270    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     3.411 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.284     3.695    swervolf/uart16550_0/regs/transmitter/fifo_tx/rst_core
    SLICE_X53Y30         FDCE                                         f  swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.892     4.153    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X53Y30         FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom_reg[3]/C
                         clock pessimism             -0.622     3.531    
    SLICE_X53Y30         FDCE (Remov_fdce_C_CLR)     -0.092     3.439    swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.695    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/bit_out_reg/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.674%)  route 0.369ns (72.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.152ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.622     3.270    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     3.411 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.369     3.779    swervolf/uart16550_0/regs/transmitter/rst_core
    SLICE_X54Y29         FDCE                                         f  swervolf/uart16550_0/regs/transmitter/bit_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.891     4.152    swervolf/uart16550_0/regs/transmitter/clk_core_BUFG
    SLICE_X54Y29         FDCE                                         r  swervolf/uart16550_0/regs/transmitter/bit_out_reg/C
                         clock pessimism             -0.622     3.530    
    SLICE_X54Y29         FDCE (Remov_fdce_C_CLR)     -0.067     3.463    swervolf/uart16550_0/regs/transmitter/bit_out_reg
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/tf_pop_reg/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.674%)  route 0.369ns (72.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.152ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.622     3.270    clk_gen/clk_core_BUFG
    SLICE_X48Y30         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     3.411 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.369     3.779    swervolf/uart16550_0/regs/transmitter/rst_core
    SLICE_X54Y29         FDCE                                         f  swervolf/uart16550_0/regs/transmitter/tf_pop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.891     4.152    swervolf/uart16550_0/regs/transmitter/clk_core_BUFG
    SLICE_X54Y29         FDCE                                         r  swervolf/uart16550_0/regs/transmitter/tf_pop_reg/C
                         clock pessimism             -0.622     3.530    
    SLICE_X54Y29         FDCE (Remov_fdce_C_CLR)     -0.067     3.463    swervolf/uart16550_0/regs/transmitter/tf_pop_reg
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  0.317    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        2.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[17]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 0.478ns (7.351%)  route 6.024ns (92.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.478     6.836 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.024    12.860    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X82Y93         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610    16.011    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X82Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[17]/C
                         clock pessimism              0.311    16.322    
                         clock uncertainty           -0.057    16.265    
    SLICE_X82Y93         FDCE (Recov_fdce_C_CLR)     -0.576    15.689    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.689    
                         arrival time                         -12.860    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[19]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 0.478ns (7.351%)  route 6.024ns (92.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.478     6.836 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.024    12.860    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X82Y93         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610    16.011    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X82Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[19]/C
                         clock pessimism              0.311    16.322    
                         clock uncertainty           -0.057    16.265    
    SLICE_X82Y93         FDCE (Recov_fdce_C_CLR)     -0.576    15.689    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.689    
                         arrival time                         -12.860    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[30]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 0.478ns (7.351%)  route 6.024ns (92.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.478     6.836 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.024    12.860    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X82Y93         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610    16.011    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X82Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[30]/C
                         clock pessimism              0.311    16.322    
                         clock uncertainty           -0.057    16.265    
    SLICE_X82Y93         FDCE (Recov_fdce_C_CLR)     -0.576    15.689    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.689    
                         arrival time                         -12.860    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[31]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 0.478ns (7.351%)  route 6.024ns (92.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.478     6.836 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.024    12.860    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X82Y93         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610    16.011    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X82Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[31]/C
                         clock pessimism              0.311    16.322    
                         clock uncertainty           -0.057    16.265    
    SLICE_X82Y93         FDCE (Recov_fdce_C_CLR)     -0.576    15.689    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.689    
                         arrival time                         -12.860    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 0.478ns (7.351%)  route 6.024ns (92.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.478     6.836 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.024    12.860    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X82Y93         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610    16.011    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X82Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/C
                         clock pessimism              0.311    16.322    
                         clock uncertainty           -0.057    16.265    
    SLICE_X82Y93         FDCE (Recov_fdce_C_CLR)     -0.576    15.689    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         15.689    
                         arrival time                         -12.860    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[37]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 0.478ns (7.351%)  route 6.024ns (92.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.478     6.836 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.024    12.860    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X82Y93         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610    16.011    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X82Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[37]/C
                         clock pessimism              0.311    16.322    
                         clock uncertainty           -0.057    16.265    
    SLICE_X82Y93         FDCE (Recov_fdce_C_CLR)     -0.576    15.689    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                         15.689    
                         arrival time                         -12.860    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[46]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 0.478ns (7.351%)  route 6.024ns (92.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.478     6.836 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.024    12.860    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X82Y93         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610    16.011    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X82Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[46]/C
                         clock pessimism              0.311    16.322    
                         clock uncertainty           -0.057    16.265    
    SLICE_X82Y93         FDCE (Recov_fdce_C_CLR)     -0.576    15.689    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         15.689    
                         arrival time                         -12.860    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 0.478ns (7.351%)  route 6.024ns (92.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.478     6.836 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.024    12.860    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X82Y93         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610    16.011    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X82Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]/C
                         clock pessimism              0.311    16.322    
                         clock uncertainty           -0.057    16.265    
    SLICE_X82Y93         FDCE (Recov_fdce_C_CLR)     -0.576    15.689    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         15.689    
                         arrival time                         -12.860    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[64]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 0.478ns (7.369%)  route 6.008ns (92.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.478     6.836 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.008    12.844    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X84Y96         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[64]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610    16.011    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X84Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[64]/C
                         clock pessimism              0.311    16.322    
                         clock uncertainty           -0.057    16.265    
    SLICE_X84Y96         FDCE (Recov_fdce_C_CLR)     -0.490    15.775    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         15.775    
                         arrival time                         -12.844    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 0.478ns (8.017%)  route 5.485ns (91.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 15.979 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.478     6.836 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        5.485    12.320    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X73Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.579    15.979    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X73Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism              0.232    16.211    
                         clock uncertainty           -0.057    16.154    
    SLICE_X73Y103        FDCE (Recov_fdce_C_CLR)     -0.576    15.578    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         15.578    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  3.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.154ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[44]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.148ns (14.222%)  route 0.893ns (85.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.148     2.030 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.893     2.923    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X77Y90         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X77Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[44]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X77Y90         FDCE (Remov_fdce_C_CLR)     -0.145     1.769    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.148ns (12.713%)  route 1.016ns (87.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.148     2.030 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.016     3.046    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X75Y91         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X75Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X75Y91         FDCE (Remov_fdce_C_CLR)     -0.145     1.769    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[37]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.148ns (12.713%)  route 1.016ns (87.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.148     2.030 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.016     3.046    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X75Y91         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X75Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[37]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X75Y91         FDCE (Remov_fdce_C_CLR)     -0.145     1.769    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[41]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.148ns (12.713%)  route 1.016ns (87.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.148     2.030 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.016     3.046    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X75Y91         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X75Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[41]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X75Y91         FDCE (Remov_fdce_C_CLR)     -0.145     1.769    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.148ns (12.713%)  route 1.016ns (87.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.148     2.030 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.016     3.046    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X75Y91         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X75Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X75Y91         FDCE (Remov_fdce_C_CLR)     -0.145     1.769    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[23]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.148ns (12.315%)  route 1.054ns (87.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.148     2.030 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.054     3.084    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X77Y92         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X77Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[23]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X77Y92         FDCE (Remov_fdce_C_CLR)     -0.145     1.769    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[25]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.148ns (12.315%)  route 1.054ns (87.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.148     2.030 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.054     3.084    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X77Y92         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X77Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[25]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X77Y92         FDCE (Remov_fdce_C_CLR)     -0.145     1.769    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.148ns (12.315%)  route 1.054ns (87.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.148     2.030 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.054     3.084    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X77Y92         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X77Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X77Y92         FDCE (Remov_fdce_C_CLR)     -0.145     1.769    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.148ns (12.315%)  route 1.054ns (87.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.148     2.030 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.054     3.084    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X77Y92         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X77Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X77Y92         FDCE (Remov_fdce_C_CLR)     -0.145     1.769    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[61]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.148ns (12.315%)  route 1.054ns (87.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X88Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDPE (Prop_fdpe_C_Q)         0.148     2.030 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.054     3.084    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X77Y92         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X77Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[61]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X77Y92         FDCE (Remov_fdce_C_CLR)     -0.145     1.769    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  1.315    





