#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c751060590 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x55c7510fd460_0 .var "CLK", 0 0;
v0x55c7510fd520_0 .net "MemtoRegOut", 63 0, L_0x55c7510fe1c0;  1 drivers
v0x55c7510fd630_0 .var "Reset_L", 0 0;
v0x55c7510fd6d0_0 .net "currentPC", 63 0, v0x55c7510fc1d0_0;  1 drivers
v0x55c7510fd770_0 .var "passed", 7 0;
v0x55c7510fd880_0 .var "startPC", 63 0;
v0x55c7510fd940_0 .var "watchdog", 15 0;
E_0x55c75106faf0 .event edge, v0x55c7510fd940_0;
S_0x55c751072760 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x55c751060590;
 .timescale -9 -12;
v0x55c7510d6580_0 .var "numTests", 7 0;
v0x55c7510d6720_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x55c7510d6720_0;
    %load/vec4 v0x55c7510d6580_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x55c7510d6720_0, v0x55c7510d6580_0 {0 0 0};
T_0.1 ;
    %end;
S_0x55c7510f5c50 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x55c751060590;
 .timescale -9 -12;
v0x55c7510d68c0_0 .var "actualOut", 63 0;
v0x55c7510d6d90_0 .var "expectedOut", 63 0;
v0x55c7510d7790_0 .var "passed", 7 0;
v0x55c7510d51b0_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x55c7510d68c0_0;
    %load/vec4 v0x55c7510d6d90_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x55c7510d51b0_0 {0 0 0};
    %load/vec4 v0x55c7510d7790_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55c7510d7790_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x55c7510d51b0_0, v0x55c7510d68c0_0, v0x55c7510d6d90_0 {0 0 0};
T_1.3 ;
    %end;
S_0x55c7510f5f20 .scope module, "uut" "singlecycle" 2 47, 3 2 0, S_0x55c751060590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl"
    .port_info 1 /INPUT 64 "startpc"
    .port_info 2 /OUTPUT 64 "currentpc"
    .port_info 3 /OUTPUT 64 "MemtoRegOut"
    .port_info 4 /INPUT 1 "CLK"
v0x55c7510fba20_0 .net "CLK", 0 0, v0x55c7510fd460_0;  1 drivers
v0x55c7510fbae0_0 .net "MemtoRegOut", 63 0, L_0x55c7510fe1c0;  alias, 1 drivers
v0x55c7510fbba0_0 .net "MuxToAlu", 63 0, L_0x55c7510fe080;  1 drivers
v0x55c7510fbca0_0 .net *"_s7", 4 0, L_0x55c7510fdd40;  1 drivers
v0x55c7510fbd40_0 .net *"_s9", 4 0, L_0x55c7510fde10;  1 drivers
v0x55c7510fbe70_0 .net "aluctrl", 3 0, v0x55c7510f7ff0_0;  1 drivers
v0x55c7510fbf80_0 .net "aluout", 63 0, v0x55c7510f7770_0;  1 drivers
v0x55c7510fc090_0 .net "alusrc", 0 0, v0x55c7510f80d0_0;  1 drivers
v0x55c7510fc130_0 .net "branch", 0 0, v0x55c7510f8170_0;  1 drivers
v0x55c7510fc1d0_0 .var "currentpc", 63 0;
v0x55c7510fc2c0_0 .net "extimm", 63 0, v0x55c7510f6e50_0;  1 drivers
v0x55c7510fc3d0_0 .net "extmem", 63 0, v0x55c7510f9420_0;  1 drivers
v0x55c7510fc490_0 .net "instruction", 31 0, v0x55c7510f9be0_0;  1 drivers
v0x55c7510fc530_0 .net "mem2reg", 0 0, v0x55c7510f8270_0;  1 drivers
v0x55c7510fc5d0_0 .net "memread", 0 0, v0x55c7510f8310_0;  1 drivers
v0x55c7510fc6c0_0 .net "memwrite", 0 0, v0x55c7510f8400_0;  1 drivers
v0x55c7510fc7b0_0 .net "nextpc", 63 0, v0x55c7510f65f0_0;  1 drivers
v0x55c7510fc960_0 .net "opcode", 10 0, L_0x55c7510fdc50;  1 drivers
v0x55c7510fca00_0 .net "rd", 4 0, L_0x55c7510fda00;  1 drivers
v0x55c7510fcaa0_0 .net "reg2loc", 0 0, v0x55c7510f85a0_0;  1 drivers
v0x55c7510fcb40_0 .net "regoutA", 63 0, L_0x55c75110ebd0;  1 drivers
v0x55c7510fcc30_0 .net "regoutB", 63 0, L_0x55c75110f580;  1 drivers
v0x55c7510fcd20_0 .net "regwrite", 0 0, v0x55c7510f8660_0;  1 drivers
v0x55c7510fce10_0 .net "resetl", 0 0, v0x55c7510fd630_0;  1 drivers
v0x55c7510fceb0_0 .net "rm", 4 0, L_0x55c7510fdb60;  1 drivers
v0x55c7510fcf70_0 .net "rn", 4 0, L_0x55c7510fdeb0;  1 drivers
v0x55c7510fd010_0 .net "signop", 2 0, v0x55c7510f8720_0;  1 drivers
v0x55c7510fd100_0 .net "startpc", 63 0, v0x55c7510fd880_0;  1 drivers
v0x55c7510fd1e0_0 .net "uncond_branch", 0 0, v0x55c7510f87e0_0;  1 drivers
v0x55c7510fd2d0_0 .net "zero", 0 0, L_0x55c75110e590;  1 drivers
L_0x55c7510fda00 .part v0x55c7510f9be0_0, 0, 5;
L_0x55c7510fdb60 .part v0x55c7510f9be0_0, 5, 5;
L_0x55c7510fdc50 .part v0x55c7510f9be0_0, 21, 11;
L_0x55c7510fdd40 .part v0x55c7510f9be0_0, 0, 5;
L_0x55c7510fde10 .part v0x55c7510f9be0_0, 16, 5;
L_0x55c7510fdeb0 .functor MUXZ 5, L_0x55c7510fde10, L_0x55c7510fdd40, v0x55c7510f85a0_0, C4<>;
L_0x55c7510fe080 .functor MUXZ 64, L_0x55c75110f580, v0x55c7510f6e50_0, v0x55c7510f80d0_0, C4<>;
L_0x55c7510fe1c0 .functor MUXZ 64, v0x55c7510f7770_0, v0x55c7510f9420_0, v0x55c7510f8270_0, C4<>;
L_0x55c75110f860 .part v0x55c7510f9be0_0, 0, 26;
S_0x55c7510f6170 .scope module, "NPC" "NextPClogic" 3 135, 4 2 0, S_0x55c7510f5f20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC"
    .port_info 1 /INPUT 64 "CurrentPC"
    .port_info 2 /INPUT 64 "SignExtImm64"
    .port_info 3 /INPUT 1 "Branch"
    .port_info 4 /INPUT 1 "ALUZero"
    .port_info 5 /INPUT 1 "Uncondbranch"
v0x55c7510f6390_0 .net "ALUZero", 0 0, L_0x55c75110e590;  alias, 1 drivers
v0x55c7510f6470_0 .net "Branch", 0 0, v0x55c7510f8170_0;  alias, 1 drivers
v0x55c7510f6530_0 .net "CurrentPC", 63 0, v0x55c7510fc1d0_0;  alias, 1 drivers
v0x55c7510f65f0_0 .var "NextPC", 63 0;
v0x55c7510f66d0_0 .net "SignExtImm64", 63 0, v0x55c7510f6e50_0;  alias, 1 drivers
v0x55c7510f6800_0 .net "Tmpimm", 63 0, L_0x55c75110fa30;  1 drivers
v0x55c7510f68e0_0 .net "Uncondbranch", 0 0, v0x55c7510f87e0_0;  alias, 1 drivers
v0x55c7510f69a0_0 .net *"_s2", 61 0, L_0x55c75110f900;  1 drivers
L_0x7f48585ed3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c7510f6a80_0 .net *"_s4", 1 0, L_0x7f48585ed3c0;  1 drivers
E_0x55c75106f8b0/0 .event edge, v0x55c7510f68e0_0, v0x55c7510f6530_0, v0x55c7510f6800_0, v0x55c7510f6470_0;
E_0x55c75106f8b0/1 .event edge, v0x55c7510f6390_0;
E_0x55c75106f8b0 .event/or E_0x55c75106f8b0/0, E_0x55c75106f8b0/1;
L_0x55c75110f900 .part v0x55c7510f6e50_0, 0, 62;
L_0x55c75110fa30 .concat [ 2 62 0 0], L_0x7f48585ed3c0, L_0x55c75110f900;
S_0x55c7510f6c20 .scope module, "SignExtend" "SignExtender" 3 117, 5 1 0, S_0x55c7510f5f20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm"
    .port_info 1 /INPUT 26 "Imm26"
    .port_info 2 /INPUT 3 "Ctrl"
v0x55c7510f6e50_0 .var "BusImm", 63 0;
v0x55c7510f6f30_0 .net "Ctrl", 2 0, v0x55c7510f8720_0;  alias, 1 drivers
v0x55c7510f6ff0_0 .net "Imm26", 25 0, L_0x55c75110f860;  1 drivers
v0x55c7510f70b0_0 .var "extBit", 0 0;
E_0x55c75106f770 .event edge, v0x55c7510f6ff0_0, v0x55c7510f6f30_0;
S_0x55c7510f71f0 .scope module, "alu" "ALU" 3 97, 6 7 0, S_0x55c7510f5f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "BusW"
    .port_info 1 /INPUT 64 "BusA"
    .port_info 2 /INPUT 64 "BusB"
    .port_info 3 /INPUT 4 "ALUCtrl"
    .port_info 4 /OUTPUT 1 "Zero"
v0x55c7510f74c0_0 .net "ALUCtrl", 3 0, v0x55c7510f7ff0_0;  alias, 1 drivers
v0x55c7510f75a0_0 .net "BusA", 63 0, L_0x55c75110ebd0;  alias, 1 drivers
v0x55c7510f7680_0 .net "BusB", 63 0, L_0x55c7510fe080;  alias, 1 drivers
v0x55c7510f7770_0 .var "BusW", 63 0;
v0x55c7510f7850_0 .net "Zero", 0 0, L_0x55c75110e590;  alias, 1 drivers
L_0x7f48585ed018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c7510f7940_0 .net/2u *"_s0", 63 0, L_0x7f48585ed018;  1 drivers
v0x55c7510f7a00_0 .net *"_s2", 0 0, L_0x55c75110e360;  1 drivers
L_0x7f48585ed060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c7510f7ac0_0 .net/2s *"_s4", 1 0, L_0x7f48585ed060;  1 drivers
L_0x7f48585ed0a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55c7510f7ba0_0 .net/2s *"_s6", 1 0, L_0x7f48585ed0a8;  1 drivers
v0x55c7510f7c80_0 .net *"_s8", 1 0, L_0x55c75110e400;  1 drivers
E_0x55c75106fc00 .event edge, v0x55c7510f7680_0, v0x55c7510f75a0_0, v0x55c7510f74c0_0;
L_0x55c75110e360 .cmp/ne 64, v0x55c7510f7770_0, L_0x7f48585ed018;
L_0x55c75110e400 .functor MUXZ 2, L_0x7f48585ed0a8, L_0x7f48585ed060, L_0x55c75110e360, C4<>;
L_0x55c75110e590 .part L_0x55c75110e400, 0, 1;
S_0x55c7510f7e30 .scope module, "control" "control" 3 83, 7 19 0, S_0x55c7510f5f20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc"
    .port_info 1 /OUTPUT 1 "alusrc"
    .port_info 2 /OUTPUT 1 "mem2reg"
    .port_info 3 /OUTPUT 1 "regwrite"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "uncond_branch"
    .port_info 8 /OUTPUT 4 "aluop"
    .port_info 9 /OUTPUT 3 "signop"
    .port_info 10 /INPUT 11 "opcode"
v0x55c7510f7ff0_0 .var "aluop", 3 0;
v0x55c7510f80d0_0 .var "alusrc", 0 0;
v0x55c7510f8170_0 .var "branch", 0 0;
v0x55c7510f8270_0 .var "mem2reg", 0 0;
v0x55c7510f8310_0 .var "memread", 0 0;
v0x55c7510f8400_0 .var "memwrite", 0 0;
v0x55c7510f84c0_0 .net "opcode", 10 0, L_0x55c7510fdc50;  alias, 1 drivers
v0x55c7510f85a0_0 .var "reg2loc", 0 0;
v0x55c7510f8660_0 .var "regwrite", 0 0;
v0x55c7510f8720_0 .var "signop", 2 0;
v0x55c7510f87e0_0 .var "uncond_branch", 0 0;
E_0x55c7510d9600 .event edge, v0x55c7510f84c0_0;
S_0x55c7510f89d0 .scope module, "dmem" "DataMemory" 3 126, 8 5 0, S_0x55c7510f5f20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData"
    .port_info 1 /INPUT 64 "Address"
    .port_info 2 /INPUT 64 "WriteData"
    .port_info 3 /INPUT 1 "MemoryRead"
    .port_info 4 /INPUT 1 "MemoryWrite"
    .port_info 5 /INPUT 1 "Clock"
v0x55c7510f90d0_0 .net "Address", 63 0, v0x55c7510f7770_0;  alias, 1 drivers
v0x55c7510f91b0_0 .net "Clock", 0 0, v0x55c7510fd460_0;  alias, 1 drivers
v0x55c7510f9250_0 .net "MemoryRead", 0 0, v0x55c7510f8310_0;  alias, 1 drivers
v0x55c7510f9350_0 .net "MemoryWrite", 0 0, v0x55c7510f8400_0;  alias, 1 drivers
v0x55c7510f9420_0 .var "ReadData", 63 0;
v0x55c7510f9510_0 .net "WriteData", 63 0, L_0x55c75110f580;  alias, 1 drivers
v0x55c7510f95d0 .array "memBank", 0 1023, 7 0;
E_0x55c7510f8c80 .event posedge, v0x55c7510f91b0_0;
S_0x55c7510f8d00 .scope task, "initset" "initset" 8 16, 8 16 0, S_0x55c7510f89d0;
 .timescale -9 -12;
v0x55c7510f8ef0_0 .var "addr", 63 0;
v0x55c7510f8ff0_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.dmem.initset ;
    %load/vec4 v0x55c7510f8ff0_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x55c7510f8ef0_0;
    %store/vec4a v0x55c7510f95d0, 4, 0;
    %load/vec4 v0x55c7510f8ff0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x55c7510f8ef0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55c7510f95d0, 4, 0;
    %load/vec4 v0x55c7510f8ff0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x55c7510f8ef0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55c7510f95d0, 4, 0;
    %load/vec4 v0x55c7510f8ff0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x55c7510f8ef0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55c7510f95d0, 4, 0;
    %load/vec4 v0x55c7510f8ff0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55c7510f8ef0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55c7510f95d0, 4, 0;
    %load/vec4 v0x55c7510f8ff0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55c7510f8ef0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55c7510f95d0, 4, 0;
    %load/vec4 v0x55c7510f8ff0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55c7510f8ef0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55c7510f95d0, 4, 0;
    %load/vec4 v0x55c7510f8ff0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55c7510f8ef0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55c7510f95d0, 4, 0;
    %end;
S_0x55c7510f9790 .scope module, "imem" "InstructionMemory" 3 74, 9 8 0, S_0x55c7510f5f20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data"
    .port_info 1 /INPUT 64 "Address"
P_0x55c7510c9fe0 .param/l "MemSize" 0 9 13, +C4<00000000000000000000000000101000>;
P_0x55c7510ca020 .param/l "T_rd" 0 9 12, +C4<00000000000000000000000000010100>;
v0x55c7510f9ad0_0 .net "Address", 63 0, v0x55c7510fc1d0_0;  alias, 1 drivers
v0x55c7510f9be0_0 .var "Data", 31 0;
E_0x55c7510f9a50 .event edge, v0x55c7510f6530_0;
S_0x55c7510f9d00 .scope module, "regFile" "RegisterFile" 3 105, 10 3 0, S_0x55c7510f5f20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA"
    .port_info 1 /OUTPUT 64 "BusB"
    .port_info 2 /INPUT 64 "BusW"
    .port_info 3 /INPUT 5 "RA"
    .port_info 4 /INPUT 5 "RB"
    .port_info 5 /INPUT 5 "RW"
    .port_info 6 /INPUT 1 "RegWr"
    .port_info 7 /INPUT 1 "Clk"
v0x55c7510fa050_0 .net "BusA", 63 0, L_0x55c75110ebd0;  alias, 1 drivers
v0x55c7510fa160_0 .net "BusB", 63 0, L_0x55c75110f580;  alias, 1 drivers
v0x55c7510fa230_0 .net "BusW", 63 0, L_0x55c7510fe1c0;  alias, 1 drivers
v0x55c7510fa300_0 .net "Clk", 0 0, v0x55c7510fd460_0;  alias, 1 drivers
v0x55c7510fa3d0_0 .net "RA", 4 0, L_0x55c7510fdb60;  alias, 1 drivers
v0x55c7510fa4e0_0 .net "RB", 4 0, L_0x55c7510fdeb0;  alias, 1 drivers
v0x55c7510fa5c0_0 .net "RW", 4 0, L_0x55c7510fda00;  alias, 1 drivers
v0x55c7510fa6a0_0 .net "RegWr", 0 0, v0x55c7510f8660_0;  alias, 1 drivers
v0x55c7510fa740_0 .net *"_s0", 31 0, L_0x55c75110e680;  1 drivers
v0x55c7510fa800_0 .net *"_s10", 31 0, L_0x55c75110e900;  1 drivers
v0x55c7510fa8e0_0 .net *"_s12", 7 0, L_0x55c75110e9a0;  1 drivers
L_0x7f48585ed1c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55c7510fa9c0_0 .net *"_s15", 2 0, L_0x7f48585ed1c8;  1 drivers
v0x55c7510faaa0_0 .net *"_s16", 63 0, L_0x55c75110ea90;  1 drivers
L_0x7f48585ed210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c7510fab80_0 .net *"_s19", 31 0, L_0x7f48585ed210;  1 drivers
v0x55c7510fac60_0 .net *"_s22", 31 0, L_0x55c75110ef50;  1 drivers
L_0x7f48585ed258 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c7510fad40_0 .net *"_s25", 26 0, L_0x7f48585ed258;  1 drivers
L_0x7f48585ed2a0 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x55c7510fae20_0 .net/2u *"_s26", 31 0, L_0x7f48585ed2a0;  1 drivers
v0x55c7510faf00_0 .net *"_s28", 0 0, L_0x55c75110f0d0;  1 drivers
L_0x7f48585ed0f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c7510fafc0_0 .net *"_s3", 26 0, L_0x7f48585ed0f0;  1 drivers
L_0x7f48585ed2e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c7510fb0a0_0 .net/2u *"_s30", 63 0, L_0x7f48585ed2e8;  1 drivers
v0x55c7510fb180_0 .net *"_s32", 31 0, L_0x55c75110f210;  1 drivers
v0x55c7510fb260_0 .net *"_s34", 7 0, L_0x55c75110f2b0;  1 drivers
L_0x7f48585ed330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55c7510fb340_0 .net *"_s37", 2 0, L_0x7f48585ed330;  1 drivers
v0x55c7510fb420_0 .net *"_s38", 63 0, L_0x55c75110f490;  1 drivers
L_0x7f48585ed138 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x55c7510fb500_0 .net/2u *"_s4", 31 0, L_0x7f48585ed138;  1 drivers
L_0x7f48585ed378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c7510fb5e0_0 .net *"_s41", 31 0, L_0x7f48585ed378;  1 drivers
v0x55c7510fb6c0_0 .net *"_s6", 0 0, L_0x55c75110e7c0;  1 drivers
L_0x7f48585ed180 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c7510fb780_0 .net/2u *"_s8", 63 0, L_0x7f48585ed180;  1 drivers
v0x55c7510fb860 .array "registers", 0 63, 31 0;
E_0x55c7510f9ff0 .event negedge, v0x55c7510f91b0_0;
L_0x55c75110e680 .concat [ 5 27 0 0], L_0x55c7510fdb60, L_0x7f48585ed0f0;
L_0x55c75110e7c0 .cmp/eq 32, L_0x55c75110e680, L_0x7f48585ed138;
L_0x55c75110e900 .array/port v0x55c7510fb860, L_0x55c75110e9a0;
L_0x55c75110e9a0 .concat [ 5 3 0 0], L_0x55c7510fdb60, L_0x7f48585ed1c8;
L_0x55c75110ea90 .concat [ 32 32 0 0], L_0x55c75110e900, L_0x7f48585ed210;
L_0x55c75110ebd0 .delay 64 (2000,2000,2000) L_0x55c75110ebd0/d;
L_0x55c75110ebd0/d .functor MUXZ 64, L_0x55c75110ea90, L_0x7f48585ed180, L_0x55c75110e7c0, C4<>;
L_0x55c75110ef50 .concat [ 5 27 0 0], L_0x55c7510fdeb0, L_0x7f48585ed258;
L_0x55c75110f0d0 .cmp/eq 32, L_0x55c75110ef50, L_0x7f48585ed2a0;
L_0x55c75110f210 .array/port v0x55c7510fb860, L_0x55c75110f2b0;
L_0x55c75110f2b0 .concat [ 5 3 0 0], L_0x55c7510fdeb0, L_0x7f48585ed330;
L_0x55c75110f490 .concat [ 32 32 0 0], L_0x55c75110f210, L_0x7f48585ed378;
L_0x55c75110f580 .delay 64 (2000,2000,2000) L_0x55c75110f580/d;
L_0x55c75110f580/d .functor MUXZ 64, L_0x55c75110f490, L_0x7f48585ed2e8, L_0x55c75110f0d0, C4<>;
    .scope S_0x55c7510f9790;
T_3 ;
    %wait E_0x55c7510f9a50;
    %load/vec4 v0x55c7510f9ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55c7510f9be0_0, 0, 32;
    %jmp T_3.8;
T_3.0 ;
    %pushi/vec4 3538044553, 0, 32;
    %store/vec4 v0x55c7510f9be0_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %pushi/vec4 3536506634, 0, 32;
    %store/vec4 v0x55c7510f9be0_0, 0, 32;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 2884239657, 2699034624, 32;
    %store/vec4 v0x55c7510f9be0_0, 0, 32;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 3534968714, 0, 32;
    %store/vec4 v0x55c7510f9be0_0, 0, 32;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 2884239657, 2699034624, 32;
    %store/vec4 v0x55c7510f9be0_0, 0, 32;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 3533430282, 0, 32;
    %store/vec4 v0x55c7510f9be0_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 2884239657, 2699034624, 32;
    %store/vec4 v0x55c7510f9be0_0, 0, 32;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55c7510f7e30;
T_4 ;
    %wait E_0x55c7510d9600;
    %load/vec4 v0x55c7510f84c0_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 1986, 0, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c7510f85a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c7510f80d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f8270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f87e0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55c7510f7ff0_0, 0;
    %pushi/vec4 3, 3, 3;
    %assign/vec4 v0x55c7510f8720_0, 0;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f85a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f80d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f8660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f87e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c7510f7ff0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55c7510f8720_0, 0;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f85a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f80d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f8660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f87e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55c7510f7ff0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55c7510f8720_0, 0;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f85a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f80d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f8660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f87e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55c7510f7ff0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55c7510f8720_0, 0;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f85a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f80d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f8660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f87e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c7510f7ff0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55c7510f8720_0, 0;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c7510f85a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f80d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f8660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f87e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55c7510f7ff0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c7510f8720_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c7510f85a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f80d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f8660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f87e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c7510f7ff0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c7510f8720_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c7510f85a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f80d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c7510f8270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f87e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55c7510f7ff0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55c7510f8720_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f85a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f80d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c7510f8270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f8170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f87e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55c7510f7ff0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c7510f8720_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c7510f85a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f80d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f8270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f8660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f8310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8170_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c7510f87e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55c7510f7ff0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55c7510f8720_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f85a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f80d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c7510f8270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f8400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f87e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55c7510f7ff0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55c7510f8720_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f85a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f80d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c7510f8660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f8170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c7510f87e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55c7510f7ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c7510f84c0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c7510f8720_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c7510f71f0;
T_5 ;
    %wait E_0x55c75106fc00;
    %load/vec4 v0x55c7510f74c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x55c7510f75a0_0;
    %load/vec4 v0x55c7510f7680_0;
    %and;
    %store/vec4 v0x55c7510f7770_0, 0, 64;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x55c7510f75a0_0;
    %load/vec4 v0x55c7510f7680_0;
    %or;
    %store/vec4 v0x55c7510f7770_0, 0, 64;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x55c7510f75a0_0;
    %load/vec4 v0x55c7510f7680_0;
    %add;
    %store/vec4 v0x55c7510f7770_0, 0, 64;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x55c7510f75a0_0;
    %load/vec4 v0x55c7510f7680_0;
    %sub;
    %store/vec4 v0x55c7510f7770_0, 0, 64;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55c7510f7680_0;
    %store/vec4 v0x55c7510f7770_0, 0, 64;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %vpi_call 6 35 "$display", "ALUOUT:%h", v0x55c7510f7770_0 {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55c7510f9d00;
T_6 ;
    %wait E_0x55c7510f9ff0;
    %load/vec4 v0x55c7510fa6a0_0;
    %load/vec4 v0x55c7510fa5c0_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55c7510fa230_0;
    %pad/u 32;
    %load/vec4 v0x55c7510fa5c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55c7510fb860, 0, 4;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55c7510fb860, 0, 4;
    %vpi_call 10 22 "$display", "Ra:%d", v0x55c7510fa3d0_0 {0 0 0};
    %vpi_call 10 23 "$display", "Rb:%d", v0x55c7510fa4e0_0 {0 0 0};
    %vpi_call 10 24 "$display", "BusA:%h", v0x55c7510fa050_0 {0 0 0};
    %vpi_call 10 25 "$display", "BusB:%h", v0x55c7510fa160_0 {0 0 0};
    %vpi_call 10 26 "$display", "BusW:%h", v0x55c7510fa230_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c7510f6c20;
T_7 ;
    %wait E_0x55c75106f770;
    %load/vec4 v0x55c7510f6f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c7510f70b0_0, 0, 1;
    %load/vec4 v0x55c7510f70b0_0;
    %replicate 52;
    %load/vec4 v0x55c7510f6ff0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c7510f6e50_0, 0, 64;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v0x55c7510f6ff0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x55c7510f70b0_0, 0, 1;
    %load/vec4 v0x55c7510f70b0_0;
    %replicate 55;
    %load/vec4 v0x55c7510f6ff0_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c7510f6e50_0, 0, 64;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v0x55c7510f6ff0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x55c7510f70b0_0, 0, 1;
    %load/vec4 v0x55c7510f70b0_0;
    %replicate 38;
    %load/vec4 v0x55c7510f6ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c7510f6e50_0, 0, 64;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55c7510f6ff0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %store/vec4 v0x55c7510f6e50_0, 0, 64;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c7510f70b0_0, 0, 1;
    %load/vec4 v0x55c7510f70b0_0;
    %replicate 48;
    %load/vec4 v0x55c7510f6ff0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c7510f6e50_0, 0, 64;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c7510f70b0_0, 0, 1;
    %load/vec4 v0x55c7510f70b0_0;
    %replicate 32;
    %load/vec4 v0x55c7510f6ff0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c7510f70b0_0;
    %replicate 16;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c7510f6e50_0, 0, 64;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c7510f70b0_0, 0, 1;
    %load/vec4 v0x55c7510f70b0_0;
    %replicate 16;
    %load/vec4 v0x55c7510f6ff0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c7510f70b0_0;
    %replicate 32;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c7510f6e50_0, 0, 64;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c7510f70b0_0, 0, 1;
    %load/vec4 v0x55c7510f6ff0_0;
    %parti/s 16, 5, 4;
    %load/vec4 v0x55c7510f70b0_0;
    %replicate 48;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c7510f6e50_0, 0, 64;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c7510f89d0;
T_8 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55c7510f8ef0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x55c7510f8ff0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x55c7510f8d00;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x55c7510f8ef0_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x55c7510f8ff0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x55c7510f8d00;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x55c7510f8ef0_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x55c7510f8ff0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x55c7510f8d00;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x55c7510f8ef0_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x55c7510f8ff0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x55c7510f8d00;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x55c7510f8ef0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55c7510f8ff0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x55c7510f8d00;
    %join;
    %end;
    .thread T_8;
    .scope S_0x55c7510f89d0;
T_9 ;
    %wait E_0x55c7510f8c80;
    %load/vec4 v0x55c7510f9250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %ix/getv 4, v0x55c7510f90d0_0;
    %load/vec4a v0x55c7510f95d0, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c7510f9420_0, 4, 5;
    %load/vec4 v0x55c7510f90d0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55c7510f95d0, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c7510f9420_0, 4, 5;
    %load/vec4 v0x55c7510f90d0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55c7510f95d0, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c7510f9420_0, 4, 5;
    %load/vec4 v0x55c7510f90d0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55c7510f95d0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c7510f9420_0, 4, 5;
    %load/vec4 v0x55c7510f90d0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55c7510f95d0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c7510f9420_0, 4, 5;
    %load/vec4 v0x55c7510f90d0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55c7510f95d0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c7510f9420_0, 4, 5;
    %load/vec4 v0x55c7510f90d0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55c7510f95d0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c7510f9420_0, 4, 5;
    %load/vec4 v0x55c7510f90d0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55c7510f95d0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c7510f9420_0, 4, 5;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55c7510f89d0;
T_10 ;
    %wait E_0x55c7510f8c80;
    %load/vec4 v0x55c7510f9350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55c7510f9510_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x55c7510f90d0_0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55c7510f95d0, 0, 4;
    %load/vec4 v0x55c7510f9510_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x55c7510f90d0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55c7510f95d0, 0, 4;
    %load/vec4 v0x55c7510f9510_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x55c7510f90d0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55c7510f95d0, 0, 4;
    %load/vec4 v0x55c7510f9510_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x55c7510f90d0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55c7510f95d0, 0, 4;
    %load/vec4 v0x55c7510f9510_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55c7510f90d0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55c7510f95d0, 0, 4;
    %load/vec4 v0x55c7510f9510_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55c7510f90d0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55c7510f95d0, 0, 4;
    %load/vec4 v0x55c7510f9510_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55c7510f90d0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55c7510f95d0, 0, 4;
    %load/vec4 v0x55c7510f9510_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55c7510f90d0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55c7510f95d0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55c7510f6170;
T_11 ;
    %wait E_0x55c75106f8b0;
    %load/vec4 v0x55c7510f68e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55c7510f6530_0;
    %load/vec4 v0x55c7510f6800_0;
    %add;
    %assign/vec4 v0x55c7510f65f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55c7510f6470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55c7510f6390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x55c7510f6530_0;
    %load/vec4 v0x55c7510f6800_0;
    %add;
    %assign/vec4 v0x55c7510f65f0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x55c7510f6530_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x55c7510f65f0_0, 0;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55c7510f6530_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x55c7510f65f0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55c7510f5f20;
T_12 ;
    %wait E_0x55c7510f9ff0;
    %load/vec4 v0x55c7510fce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55c7510fc7b0_0;
    %assign/vec4 v0x55c7510fc1d0_0, 3000;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55c7510fd100_0;
    %assign/vec4 v0x55c7510fc1d0_0, 3000;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55c751060590;
T_13 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x55c751060590;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c7510fd630_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55c7510fd880_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c7510fd770_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c7510fd940_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c7510fd630_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55c7510fd880_0, 0, 64;
    %wait E_0x55c7510f8c80;
    %wait E_0x55c7510f9ff0;
    %wait E_0x55c7510f8c80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c7510fd630_0, 0, 1;
T_14.0 ;
    %load/vec4 v0x55c7510fd6d0_0;
    %cmpi/u 28, 0, 64;
    %jmp/0xz T_14.1, 5;
    %wait E_0x55c7510f8c80;
    %vpi_call 2 86 "$display", "CurrentPC:%h\012MemtoRegOut:%h", v0x55c7510fd6d0_0, v0x55c7510fd520_0 {0 0 0};
    %wait E_0x55c7510f9ff0;
    %jmp T_14.0;
T_14.1 ;
    %load/vec4 v0x55c7510fd520_0;
    %store/vec4 v0x55c7510d68c0_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v0x55c7510d6d90_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x55c7510d51b0_0, 0, 257;
    %load/vec4 v0x55c7510fd770_0;
    %store/vec4 v0x55c7510d7790_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x55c7510f5c50;
    %join;
    %load/vec4 v0x55c7510d7790_0;
    %store/vec4 v0x55c7510fd770_0, 0, 8;
    %load/vec4 v0x55c7510fd770_0;
    %store/vec4 v0x55c7510d6720_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55c7510d6580_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x55c751072760;
    %join;
    %vpi_call 2 101 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x55c751060590;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c7510fd460_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x55c751060590;
T_16 ;
    %delay 60000, 0;
    %load/vec4 v0x55c7510fd460_0;
    %inv;
    %store/vec4 v0x55c7510fd460_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x55c7510fd460_0;
    %inv;
    %store/vec4 v0x55c7510fd460_0, 0, 1;
    %load/vec4 v0x55c7510fd940_0;
    %addi 1, 0, 16;
    %store/vec4 v0x55c7510fd940_0, 0, 16;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55c751060590;
T_17 ;
    %wait E_0x55c75106faf0;
    %load/vec4 v0x55c7510fd940_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 120 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 121 "$finish" {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "NextPClogic.v";
    "SignExtender.v";
    "ALU.v";
    "SingleCycleControl.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "RegisterFile.v";
