; ModuleID = '8j91a4irphqtbz3f9iloik4di'
source_filename = "8j91a4irphqtbz3f9iloik4di"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@alloc_0ed0763d8bf93ac79247e07858374e35 = private unnamed_addr constant [210 x i8] c"unsafe precondition(s) violated: ptr::offset requires the address calculation to not overflow\0A\0AThis indicates a bug in the program. This Undefined Behavior check is optional, and cannot be relied on for safety.", align 1
@alloc_f5ffd2fd1476bab43ad89fb40c72d0c5 = private unnamed_addr constant [10 x i8] c"src/lib.rs", align 1
@alloc_dcc748d41eacb52c9e67159d5024c0c6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00 \00\00\00\19\00\00\00" }>, align 8
@alloc_628e37eba0fc498b7c3dd45f913fbea3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00L\00\00\00\09\00\00\00" }>, align 8
@alloc_c46180624254066a3d21b12d5168805e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\000\00\00\00\15\00\00\00" }>, align 8
@alloc_4ed608c88c36042330bf2865ae2a713e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\003\00\00\00\0D\00\00\00" }>, align 8
@alloc_46df392ea07edd81a33e408b823981d3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\008\00\00\00\0C\00\00\00" }>, align 8
@alloc_07a5823ff1caf85113fdbc97edbbb664 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00G\00\00\00\0A\00\00\00" }>, align 8
@alloc_728aa173be55b60e2d7bc38148f90be4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00G\00\00\00\09\00\00\00" }>, align 8
@alloc_eabddca413febd66784fd12fd87e6959 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00C\00\00\00?\00\00\00" }>, align 8
@alloc_bb865b7668da4a59e9e7b3b92e144481 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00C\00\00\00\0E\00\00\00" }>, align 8
@alloc_bf5dfb4d7285c31b1f5b7878a2814726 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00C\00\00\00\0D\00\00\00" }>, align 8
@alloc_e82fd855ac96b49e3592a653eef137bf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00<\00\00\00\16\00\00\00" }>, align 8
@alloc_2f8e4e32c40ce37b4912ff93bb8d1f9f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00V\00\00\00\0B\00\00\00" }>, align 8
@alloc_7087e34b98f9be50510bda6eaf1aa12a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00W\00\00\00\0C\00\00\00" }>, align 8
@alloc_5888ea11a73c8ff3ab7a006d2174f210 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00g\00\00\00\0B\00\00\00" }>, align 8
@alloc_60dcf813f2d80f6e8c115e089ba964b6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00h\00\00\00\15\00\00\00" }>, align 8
@alloc_17000828dbee564795dd9779cc56798d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00n\00\00\000\00\00\00" }>, align 8
@alloc_e96e2f977011d56a47498e2a50db8414 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00~\00\00\00\0B\00\00\00" }>, align 8
@alloc_ed2a2aca3584af3c4acdd8e2b538dcb5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\7F\00\00\00\15\00\00\00" }>, align 8
@alloc_187eabbcefbb65f3674ca202c512c7d1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\92\00\00\00\0B\00\00\00" }>, align 8
@alloc_48da3a68d537097c5655611dcf9a694e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\93\00\00\00\15\00\00\00" }>, align 8

; core::intrinsics::cold_path
; Function Attrs: cold nounwind nonlazybind
define internal void @_ZN4core10intrinsics9cold_path17hcec02ef90b060898E() unnamed_addr #0 {
start:
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
; Function Attrs: inlinehint nounwind nonlazybind
define internal void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %this, i64 %count, i64 %size) unnamed_addr #1 {
start:
  %0 = call { i64, i1 } @llvm.smul.with.overflow.i64(i64 %count, i64 %size)
  %_10.0 = extractvalue { i64, i1 } %0, 0
  %_10.1 = extractvalue { i64, i1 } %0, 1
  br i1 %_10.1, label %bb3, label %bb5

bb5:                                              ; preds = %start
  %self = ptrtoint ptr %this to i64
  %1 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %_10.0)
  %_19.0 = extractvalue { i64, i1 } %1, 0
  %_19.1 = extractvalue { i64, i1 } %1, 1
  %_17 = icmp slt i64 %_10.0, 0
  %overflow = xor i1 %_19.1, %_17
  %_4 = xor i1 %overflow, true
  br i1 %_4, label %bb1, label %bb2

bb3:                                              ; preds = %start
  br label %bb2

bb2:                                              ; preds = %bb3, %bb5
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1 @alloc_0ed0763d8bf93ac79247e07858374e35, i64 210) #6
  unreachable

bb1:                                              ; preds = %bb5
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint nounwind nonlazybind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h5e0dd5b1dc64c4dfE"(ptr %self) unnamed_addr #1 {
start:
  %_3 = ptrtoint ptr %self to i64
  %_0 = icmp eq i64 %_3, 0
  ret i1 %_0
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint nounwind nonlazybind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hb1be81dba1477ceeE"(ptr %self) unnamed_addr #1 {
start:
  %_3 = ptrtoint ptr %self to i64
  %_0 = icmp eq i64 %_3, 0
  ret i1 %_0
}

; Function Attrs: nounwind nonlazybind
define ptr @strtow(ptr %0, ptr %delims) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  %n = alloca [4 x i8], align 4
  %wordLen = alloca [4 x i8], align 4
  %wc = alloca [4 x i8], align 4
  %words = alloca [8 x i8], align 8
  %_0 = alloca [8 x i8], align 8
  %str = alloca [8 x i8], align 8
  store ptr %0, ptr %str, align 8
  store ptr null, ptr %words, align 8
  store i32 0, ptr %wc, align 4
  store i32 0, ptr %wordLen, align 4
  store i32 0, ptr %n, align 4
  store i32 0, ptr %i, align 4
  %_9 = load ptr, ptr %str, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h5e0dd5b1dc64c4dfE"(ptr %_9) #7
  br i1 %_8, label %bb3, label %bb2

bb2:                                              ; preds = %start
  %_184 = load ptr, ptr %str, align 8
  %_185 = ptrtoint ptr %_184 to i64
  %_188 = icmp eq i64 %_185, 0
  %_189 = and i1 %_188, true
  %_190 = xor i1 %_189, true
  br i1 %_190, label %bb58, label %panic

bb3:                                              ; preds = %bb58, %start
  store ptr null, ptr %_0, align 8
  br label %bb43

bb58:                                             ; preds = %bb2
  %1 = load ptr, ptr %str, align 8
  %_10 = load i8, ptr %1, align 1
  %2 = icmp eq i8 %_10, 0
  br i1 %2, label %bb3, label %bb4

panic:                                            ; preds = %bb2
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_dcc748d41eacb52c9e67159d5024c0c6) #6
  unreachable

bb4:                                              ; preds = %bb58
  %_12 = load ptr, ptr %str, align 8
  %_11 = call i32 @get_word_count(ptr %_12, ptr %delims) #7
  store i32 %_11, ptr %wc, align 4
  %_13 = load i32, ptr %wc, align 4
  %3 = icmp eq i32 %_13, 0
  br i1 %3, label %bb6, label %bb7

bb6:                                              ; preds = %bb4
  store ptr null, ptr %_0, align 8
  br label %bb43

bb7:                                              ; preds = %bb4
  %_18 = load i32, ptr %wc, align 4
  %_17 = add i32 %_18, 1
  %_16 = sext i32 %_17 to i64
  %_0.i = mul i64 %_16, 8
  %_14 = call ptr @malloc(i64 %_0.i) #7
  store ptr %_14, ptr %words, align 8
  %_22 = load ptr, ptr %words, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_21 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hb1be81dba1477ceeE"(ptr %_22) #7
  br i1 %_21, label %bb12, label %bb13

bb43:                                             ; preds = %bb3, %bb12, %bb29, %bb52, %bb6
  %4 = load ptr, ptr %_0, align 8
  ret ptr %4

bb13:                                             ; preds = %bb53, %bb7
  %_24 = load i32, ptr %i, align 4
  %_25 = load i32, ptr %wc, align 4
  %_23 = icmp slt i32 %_24, %_25
  br i1 %_23, label %bb14, label %bb41

bb12:                                             ; preds = %bb7
  store ptr null, ptr %_0, align 8
  br label %bb43

bb41:                                             ; preds = %bb13
  %_91 = load ptr, ptr %words, align 8
  %_93 = load i32, ptr %i, align 4
  %_92 = sext i32 %_93 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %_91, i64 %_92, i64 8) #7
  %_0.i20 = getelementptr inbounds ptr, ptr %_91, i64 %_92
  %_147 = ptrtoint ptr %_0.i20 to i64
  %_148 = icmp eq i64 %_147, 0
  %_149 = and i1 %_148, true
  %_150 = xor i1 %_149, true
  br i1 %_150, label %bb52, label %panic1

bb14:                                             ; preds = %bb13
  %_27 = load ptr, ptr %str, align 8
  %_26 = call i32 @get_word_length(ptr %_27, ptr %delims) #7
  store i32 %_26, ptr %wordLen, align 4
  %_177 = load ptr, ptr %str, align 8
  %_178 = ptrtoint ptr %_177 to i64
  %_181 = icmp eq i64 %_178, 0
  %_182 = and i1 %_181, true
  %_183 = xor i1 %_182, true
  br i1 %_183, label %bb57, label %panic2

bb52:                                             ; preds = %bb41
  store ptr null, ptr %_0.i20, align 8
  %5 = load ptr, ptr %words, align 8
  store ptr %5, ptr %_0, align 8
  br label %bb43

panic1:                                           ; preds = %bb41
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_628e37eba0fc498b7c3dd45f913fbea3) #6
  unreachable

bb57:                                             ; preds = %bb14
  %6 = load ptr, ptr %str, align 8
  %_29 = load i8, ptr %6, align 1
  %_28 = call i32 @is_delim(i8 signext %_29, ptr %delims) #7
  %7 = icmp eq i32 %_28, 0
  br i1 %7, label %bb19, label %bb17

panic2:                                           ; preds = %bb14
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_c46180624254066a3d21b12d5168805e) #6
  unreachable

bb19:                                             ; preds = %bb17, %bb57
  %_34 = load ptr, ptr %words, align 8
  %_36 = load i32, ptr %i, align 4
  %_35 = sext i32 %_36 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %_34, i64 %_35, i64 8) #7
  %_0.i19 = getelementptr inbounds ptr, ptr %_34, i64 %_35
  %_173 = ptrtoint ptr %_0.i19 to i64
  %_174 = icmp eq i64 %_173, 0
  %_175 = and i1 %_174, true
  %_176 = xor i1 %_175, true
  br i1 %_176, label %bb56, label %panic3

bb17:                                             ; preds = %bb57
  %_31 = load ptr, ptr %str, align 8
  %_30 = call ptr @get_next_word(ptr %_31, ptr %delims) #7
  store ptr %_30, ptr %str, align 8
  br label %bb19

bb56:                                             ; preds = %bb19
  %_41 = load i32, ptr %wordLen, align 4
  %_40 = add i32 %_41, 1
  %_39 = sext i32 %_40 to i64
  %_37 = call ptr @malloc(i64 %_39) #7
  store ptr %_37, ptr %_0.i19, align 8
  %_47 = load ptr, ptr %words, align 8
  %_49 = load i32, ptr %i, align 4
  %_48 = sext i32 %_49 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %_47, i64 %_48, i64 8) #7
  %_0.i18 = getelementptr inbounds ptr, ptr %_47, i64 %_48
  %_113 = ptrtoint ptr %_0.i18 to i64
  %_116 = and i64 %_113, 7
  %_117 = icmp eq i64 %_116, 0
  br i1 %_117, label %bb47, label %panic4

panic3:                                           ; preds = %bb19
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_4ed608c88c36042330bf2865ae2a713e) #6
  unreachable

bb47:                                             ; preds = %bb56
  %_119 = ptrtoint ptr %_0.i18 to i64
  %_122 = icmp eq i64 %_119, 0
  %_123 = and i1 %_122, true
  %_124 = xor i1 %_123, true
  br i1 %_124, label %bb48, label %panic5

panic4:                                           ; preds = %bb56
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_113, ptr align 8 @alloc_46df392ea07edd81a33e408b823981d3) #6
  unreachable

bb48:                                             ; preds = %bb47
  %_45 = load ptr, ptr %_0.i18, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_44 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h5e0dd5b1dc64c4dfE"(ptr %_45) #7
  br i1 %_44, label %bb26, label %bb31

panic5:                                           ; preds = %bb47
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_46df392ea07edd81a33e408b823981d3) #6
  unreachable

bb31:                                             ; preds = %bb48
  store i32 0, ptr %n, align 4
  br label %bb32

bb26:                                             ; preds = %bb49, %bb48
  %_51 = load i32, ptr %i, align 4
  %_50 = icmp sge i32 %_51, 0
  br i1 %_50, label %bb27, label %bb29

bb32:                                             ; preds = %bb54, %bb31
  %_63 = load i32, ptr %n, align 4
  %_64 = load i32, ptr %wordLen, align 4
  %_62 = icmp slt i32 %_63, %_64
  br i1 %_62, label %bb33, label %bb37

bb37:                                             ; preds = %bb32
  %_82 = load ptr, ptr %words, align 8
  %_84 = load i32, ptr %i, align 4
  %_83 = sext i32 %_84 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %_82, i64 %_83, i64 8) #7
  %_0.i17 = getelementptr inbounds ptr, ptr %_82, i64 %_83
  %_95 = ptrtoint ptr %_0.i17 to i64
  %_98 = and i64 %_95, 7
  %_99 = icmp eq i64 %_98, 0
  br i1 %_99, label %bb44, label %panic6

bb33:                                             ; preds = %bb32
  %_67 = load ptr, ptr %str, align 8
  %_69 = load i32, ptr %n, align 4
  %_68 = sext i32 %_69 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %_67, i64 %_68, i64 1) #7
  %_0.i22 = getelementptr inbounds i8, ptr %_67, i64 %_68
  %_166 = ptrtoint ptr %_0.i22 to i64
  %_169 = icmp eq i64 %_166, 0
  %_170 = and i1 %_169, true
  %_171 = xor i1 %_170, true
  br i1 %_171, label %bb55, label %panic9

bb44:                                             ; preds = %bb37
  %_140 = ptrtoint ptr %_0.i17 to i64
  %_143 = icmp eq i64 %_140, 0
  %_144 = and i1 %_143, true
  %_145 = xor i1 %_144, true
  br i1 %_145, label %bb51, label %panic7

panic6:                                           ; preds = %bb37
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_95, ptr align 8 @alloc_07a5823ff1caf85113fdbc97edbbb664) #6
  unreachable

bb51:                                             ; preds = %bb44
  %_80 = load ptr, ptr %_0.i17, align 8
  %_86 = load i32, ptr %n, align 4
  %_85 = sext i32 %_86 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %_80, i64 %_85, i64 1) #7
  %_0.i23 = getelementptr inbounds i8, ptr %_80, i64 %_85
  %_152 = ptrtoint ptr %_0.i23 to i64
  %_155 = icmp eq i64 %_152, 0
  %_156 = and i1 %_155, true
  %_157 = xor i1 %_156, true
  br i1 %_157, label %bb53, label %panic8

panic7:                                           ; preds = %bb44
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_07a5823ff1caf85113fdbc97edbbb664) #6
  unreachable

bb53:                                             ; preds = %bb51
  store i8 0, ptr %_0.i23, align 1
  %_88 = load ptr, ptr %str, align 8
  %_87 = call ptr @get_next_word(ptr %_88, ptr %delims) #7
  store ptr %_87, ptr %str, align 8
  %8 = load i32, ptr %i, align 4
  %9 = add i32 %8, 1
  store i32 %9, ptr %i, align 4
  br label %bb13

panic8:                                           ; preds = %bb51
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_728aa173be55b60e2d7bc38148f90be4) #6
  unreachable

bb55:                                             ; preds = %bb33
  %_65 = load i8, ptr %_0.i22, align 1
  %_73 = load ptr, ptr %words, align 8
  %_75 = load i32, ptr %i, align 4
  %_74 = sext i32 %_75 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %_73, i64 %_74, i64 8) #7
  %_0.i16 = getelementptr inbounds ptr, ptr %_73, i64 %_74
  %_101 = ptrtoint ptr %_0.i16 to i64
  %_104 = and i64 %_101, 7
  %_105 = icmp eq i64 %_104, 0
  br i1 %_105, label %bb45, label %panic10

panic9:                                           ; preds = %bb33
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_eabddca413febd66784fd12fd87e6959) #6
  unreachable

bb45:                                             ; preds = %bb55
  %_133 = ptrtoint ptr %_0.i16 to i64
  %_136 = icmp eq i64 %_133, 0
  %_137 = and i1 %_136, true
  %_138 = xor i1 %_137, true
  br i1 %_138, label %bb50, label %panic11

panic10:                                          ; preds = %bb55
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_101, ptr align 8 @alloc_bb865b7668da4a59e9e7b3b92e144481) #6
  unreachable

bb50:                                             ; preds = %bb45
  %_71 = load ptr, ptr %_0.i16, align 8
  %_77 = load i32, ptr %n, align 4
  %_76 = sext i32 %_77 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %_71, i64 %_76, i64 1) #7
  %_0.i21 = getelementptr inbounds i8, ptr %_71, i64 %_76
  %_159 = ptrtoint ptr %_0.i21 to i64
  %_162 = icmp eq i64 %_159, 0
  %_163 = and i1 %_162, true
  %_164 = xor i1 %_163, true
  br i1 %_164, label %bb54, label %panic12

panic11:                                          ; preds = %bb45
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_bb865b7668da4a59e9e7b3b92e144481) #6
  unreachable

bb54:                                             ; preds = %bb50
  store i8 %_65, ptr %_0.i21, align 1
  %10 = load i32, ptr %n, align 4
  %11 = add i32 %10, 1
  store i32 %11, ptr %n, align 4
  br label %bb32

panic12:                                          ; preds = %bb50
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_bf5dfb4d7285c31b1f5b7878a2814726) #6
  unreachable

bb29:                                             ; preds = %bb26
  %_61 = load ptr, ptr %words, align 8
  call void @free(ptr %_61) #7
  store ptr null, ptr %_0, align 8
  br label %bb43

bb27:                                             ; preds = %bb26
  %12 = load i32, ptr %i, align 4
  %13 = sub i32 %12, 1
  store i32 %13, ptr %i, align 4
  %_56 = load ptr, ptr %words, align 8
  %_58 = load i32, ptr %i, align 4
  %_57 = sext i32 %_58 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %_56, i64 %_57, i64 8) #7
  %_0.i15 = getelementptr inbounds ptr, ptr %_56, i64 %_57
  %_107 = ptrtoint ptr %_0.i15 to i64
  %_110 = and i64 %_107, 7
  %_111 = icmp eq i64 %_110, 0
  br i1 %_111, label %bb46, label %panic13

bb46:                                             ; preds = %bb27
  %_126 = ptrtoint ptr %_0.i15 to i64
  %_129 = icmp eq i64 %_126, 0
  %_130 = and i1 %_129, true
  %_131 = xor i1 %_130, true
  br i1 %_131, label %bb49, label %panic14

panic13:                                          ; preds = %bb27
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_107, ptr align 8 @alloc_e82fd855ac96b49e3592a653eef137bf) #6
  unreachable

bb49:                                             ; preds = %bb46
  %_54 = load ptr, ptr %_0.i15, align 8
  call void @free(ptr %_54) #7
  br label %bb26

panic14:                                          ; preds = %bb46
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_e82fd855ac96b49e3592a653eef137bf) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define i32 @is_delim(i8 signext %ch, ptr %delims) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  %_0 = alloca [4 x i8], align 4
  store i32 0, ptr %i, align 4
  br label %bb1

bb1:                                              ; preds = %bb6, %start
  %_7 = load i32, ptr %i, align 4
  %_6 = sext i32 %_7 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %delims, i64 %_6, i64 1) #7
  %_0.i2 = getelementptr inbounds i8, ptr %delims, i64 %_6
  %_23 = ptrtoint ptr %_0.i2 to i64
  %_26 = icmp eq i64 %_23, 0
  %_27 = and i1 %_26, true
  %_28 = xor i1 %_27, true
  br i1 %_28, label %bb10, label %panic

bb10:                                             ; preds = %bb1
  %_4 = load i8, ptr %_0.i2, align 1
  %0 = icmp eq i8 %_4, 0
  br i1 %0, label %bb7, label %bb3

panic:                                            ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_2f8e4e32c40ce37b4912ff93bb8d1f9f) #6
  unreachable

bb7:                                              ; preds = %bb10
  store i32 0, ptr %_0, align 4
  br label %bb8

bb3:                                              ; preds = %bb10
  %_13 = load i32, ptr %i, align 4
  %_12 = sext i32 %_13 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %delims, i64 %_12, i64 1) #7
  %_0.i = getelementptr inbounds i8, ptr %delims, i64 %_12
  %_16 = ptrtoint ptr %_0.i to i64
  %_19 = icmp eq i64 %_16, 0
  %_20 = and i1 %_19, true
  %_21 = xor i1 %_20, true
  br i1 %_21, label %bb9, label %panic1

bb8:                                              ; preds = %bb5, %bb7
  %1 = load i32, ptr %_0, align 4
  ret i32 %1

bb9:                                              ; preds = %bb3
  %_10 = load i8, ptr %_0.i, align 1
  %_9 = sext i8 %_10 to i32
  %_14 = sext i8 %ch to i32
  %_8 = icmp eq i32 %_9, %_14
  br i1 %_8, label %bb5, label %bb6

panic1:                                           ; preds = %bb3
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_7087e34b98f9be50510bda6eaf1aa12a) #6
  unreachable

bb6:                                              ; preds = %bb9
  %2 = load i32, ptr %i, align 4
  %3 = add i32 %2, 1
  store i32 %3, ptr %i, align 4
  br label %bb1

bb5:                                              ; preds = %bb9
  store i32 1, ptr %_0, align 4
  br label %bb8
}

; Function Attrs: nounwind nonlazybind
define i32 @get_word_length(ptr %str, ptr %delims) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  %pending = alloca [4 x i8], align 4
  %wLen = alloca [4 x i8], align 4
  store i32 0, ptr %wLen, align 4
  store i32 1, ptr %pending, align 4
  store i32 0, ptr %i, align 4
  br label %bb1

bb1:                                              ; preds = %bb13, %start
  %_9 = load i32, ptr %i, align 4
  %_8 = sext i32 %_9 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %str, i64 %_8, i64 1) #7
  %_0.i4 = getelementptr inbounds i8, ptr %str, i64 %_8
  %_38 = ptrtoint ptr %_0.i4 to i64
  %_41 = icmp eq i64 %_38, 0
  %_42 = and i1 %_41, true
  %_43 = xor i1 %_42, true
  br i1 %_43, label %bb17, label %panic

bb17:                                             ; preds = %bb1
  %_6 = load i8, ptr %_0.i4, align 1
  %0 = icmp eq i8 %_6, 0
  br i1 %0, label %bb14, label %bb3

panic:                                            ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_5888ea11a73c8ff3ab7a006d2174f210) #6
  unreachable

bb14:                                             ; preds = %bb15, %bb17
  %_0 = load i32, ptr %wLen, align 4
  ret i32 %_0

bb3:                                              ; preds = %bb17
  %_14 = load i32, ptr %i, align 4
  %_13 = sext i32 %_14 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %str, i64 %_13, i64 1) #7
  %_0.i3 = getelementptr inbounds i8, ptr %str, i64 %_13
  %_31 = ptrtoint ptr %_0.i3 to i64
  %_34 = icmp eq i64 %_31, 0
  %_35 = and i1 %_34, true
  %_36 = xor i1 %_35, true
  br i1 %_36, label %bb16, label %panic1

bb16:                                             ; preds = %bb3
  %_11 = load i8, ptr %_0.i3, align 1
  %_10 = call i32 @is_delim(i8 signext %_11, ptr %delims) #7
  %1 = icmp eq i32 %_10, 0
  br i1 %1, label %bb7, label %bb6

panic1:                                           ; preds = %bb3
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_60dcf813f2d80f6e8c115e089ba964b6) #6
  unreachable

bb7:                                              ; preds = %bb16
  %_15 = load i32, ptr %pending, align 4
  %2 = icmp eq i32 %_15, 0
  br i1 %2, label %bb9, label %bb8

bb6:                                              ; preds = %bb16
  store i32 1, ptr %pending, align 4
  br label %bb9

bb9:                                              ; preds = %bb6, %bb8, %bb7
  %_17 = load i32, ptr %wLen, align 4
  %_16 = icmp sgt i32 %_17, 0
  br i1 %_16, label %bb10, label %bb13

bb8:                                              ; preds = %bb7
  %3 = load i32, ptr %wLen, align 4
  %4 = add i32 %3, 1
  store i32 %4, ptr %wLen, align 4
  br label %bb9

bb13:                                             ; preds = %bb15, %bb9
  %5 = load i32, ptr %i, align 4
  %6 = add i32 %5, 1
  store i32 %6, ptr %i, align 4
  br label %bb1

bb10:                                             ; preds = %bb9
  %_22 = load i32, ptr %i, align 4
  %_21 = sext i32 %_22 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %str, i64 %_21, i64 1) #7
  %_0.i = getelementptr inbounds i8, ptr %str, i64 %_21
  %_24 = ptrtoint ptr %_0.i to i64
  %_27 = icmp eq i64 %_24, 0
  %_28 = and i1 %_27, true
  %_29 = xor i1 %_28, true
  br i1 %_29, label %bb15, label %panic2

bb15:                                             ; preds = %bb10
  %_19 = load i8, ptr %_0.i, align 1
  %_18 = call i32 @is_delim(i8 signext %_19, ptr %delims) #7
  %7 = icmp eq i32 %_18, 0
  br i1 %7, label %bb13, label %bb14

panic2:                                           ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_17000828dbee564795dd9779cc56798d) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define i32 @get_word_count(ptr %str, ptr %delims) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  %pending = alloca [4 x i8], align 4
  %wc = alloca [4 x i8], align 4
  store i32 0, ptr %wc, align 4
  store i32 1, ptr %pending, align 4
  store i32 0, ptr %i, align 4
  br label %bb1

bb1:                                              ; preds = %bb9, %start
  %_9 = load i32, ptr %i, align 4
  %_8 = sext i32 %_9 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %str, i64 %_8, i64 1) #7
  %_0.i2 = getelementptr inbounds i8, ptr %str, i64 %_8
  %_24 = ptrtoint ptr %_0.i2 to i64
  %_27 = icmp eq i64 %_24, 0
  %_28 = and i1 %_27, true
  %_29 = xor i1 %_28, true
  br i1 %_29, label %bb12, label %panic

bb12:                                             ; preds = %bb1
  %_6 = load i8, ptr %_0.i2, align 1
  %0 = icmp eq i8 %_6, 0
  br i1 %0, label %bb10, label %bb3

panic:                                            ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_e96e2f977011d56a47498e2a50db8414) #6
  unreachable

bb10:                                             ; preds = %bb12
  %_0 = load i32, ptr %wc, align 4
  ret i32 %_0

bb3:                                              ; preds = %bb12
  %_14 = load i32, ptr %i, align 4
  %_13 = sext i32 %_14 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %str, i64 %_13, i64 1) #7
  %_0.i = getelementptr inbounds i8, ptr %str, i64 %_13
  %_17 = ptrtoint ptr %_0.i to i64
  %_20 = icmp eq i64 %_17, 0
  %_21 = and i1 %_20, true
  %_22 = xor i1 %_21, true
  br i1 %_22, label %bb11, label %panic1

bb11:                                             ; preds = %bb3
  %_11 = load i8, ptr %_0.i, align 1
  %_10 = call i32 @is_delim(i8 signext %_11, ptr %delims) #7
  %1 = icmp eq i32 %_10, 0
  br i1 %1, label %bb7, label %bb6

panic1:                                           ; preds = %bb3
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ed2a2aca3584af3c4acdd8e2b538dcb5) #6
  unreachable

bb7:                                              ; preds = %bb11
  %_15 = load i32, ptr %pending, align 4
  %2 = icmp eq i32 %_15, 0
  br i1 %2, label %bb9, label %bb8

bb6:                                              ; preds = %bb11
  store i32 1, ptr %pending, align 4
  br label %bb9

bb9:                                              ; preds = %bb6, %bb8, %bb7
  %3 = load i32, ptr %i, align 4
  %4 = add i32 %3, 1
  store i32 %4, ptr %i, align 4
  br label %bb1

bb8:                                              ; preds = %bb7
  store i32 0, ptr %pending, align 4
  %5 = load i32, ptr %wc, align 4
  %6 = add i32 %5, 1
  store i32 %6, ptr %wc, align 4
  br label %bb9
}

; Function Attrs: nounwind nonlazybind
define ptr @get_next_word(ptr %str, ptr %delims) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  %pending = alloca [4 x i8], align 4
  store i32 0, ptr %pending, align 4
  store i32 0, ptr %i, align 4
  br label %bb1

bb1:                                              ; preds = %bb8, %start
  %_8 = load i32, ptr %i, align 4
  %_7 = sext i32 %_8 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %str, i64 %_7, i64 1) #7
  %_0.i3 = getelementptr inbounds i8, ptr %str, i64 %_7
  %_25 = ptrtoint ptr %_0.i3 to i64
  %_28 = icmp eq i64 %_25, 0
  %_29 = and i1 %_28, true
  %_30 = xor i1 %_29, true
  br i1 %_30, label %bb12, label %panic

bb12:                                             ; preds = %bb1
  %_5 = load i8, ptr %_0.i3, align 1
  %0 = icmp eq i8 %_5, 0
  br i1 %0, label %bb9, label %bb3

panic:                                            ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_187eabbcefbb65f3674ca202c512c7d1) #6
  unreachable

bb9:                                              ; preds = %bb7, %bb12
  %_16 = load i32, ptr %i, align 4
  %_15 = sext i32 %_16 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %str, i64 %_15, i64 1) #7
  %_0.i = getelementptr inbounds i8, ptr %str, i64 %_15
  ret ptr %_0.i

bb3:                                              ; preds = %bb12
  %_13 = load i32, ptr %i, align 4
  %_12 = sext i32 %_13 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h90422bb8d1693f9bE"(ptr %str, i64 %_12, i64 1) #7
  %_0.i2 = getelementptr inbounds i8, ptr %str, i64 %_12
  %_18 = ptrtoint ptr %_0.i2 to i64
  %_21 = icmp eq i64 %_18, 0
  %_22 = and i1 %_21, true
  %_23 = xor i1 %_22, true
  br i1 %_23, label %bb11, label %panic1

bb11:                                             ; preds = %bb3
  %_10 = load i8, ptr %_0.i2, align 1
  %_9 = call i32 @is_delim(i8 signext %_10, ptr %delims) #7
  %1 = icmp eq i32 %_9, 0
  br i1 %1, label %bb7, label %bb6

panic1:                                           ; preds = %bb3
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_48da3a68d537097c5655611dcf9a694e) #6
  unreachable

bb7:                                              ; preds = %bb11
  %_14 = load i32, ptr %pending, align 4
  %2 = icmp eq i32 %_14, 0
  br i1 %2, label %bb8, label %bb9

bb6:                                              ; preds = %bb11
  store i32 1, ptr %pending, align 4
  br label %bb8

bb8:                                              ; preds = %bb6, %bb7
  %3 = load i32, ptr %i, align 4
  %4 = add i32 %3, 1
  store i32 %4, ptr %i, align 4
  br label %bb1
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.smul.with.overflow.i64(i64, i64) #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #3

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1, i64) unnamed_addr #4

; core::panicking::panic_null_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8) unnamed_addr #5

; Function Attrs: nounwind nonlazybind
declare ptr @malloc(i64) unnamed_addr #2

; core::panicking::panic_misaligned_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64, i64, ptr align 8) unnamed_addr #5

; Function Attrs: nounwind nonlazybind
declare void @free(ptr) unnamed_addr #2

attributes #0 = { cold nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #1 = { inlinehint nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #2 = { nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #3 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #4 = { cold noinline noreturn nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #5 = { cold minsize noinline noreturn nounwind nonlazybind optsize "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #6 = { noreturn nounwind }
attributes #7 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.ident = !{!2}

!0 = !{i32 8, !"PIC Level", i32 2}
!1 = !{i32 2, !"RtLibUseGOT", i32 1}
!2 = !{!"rustc version 1.88.0-nightly (0b45675cf 2025-03-31)"}
