WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2596486 heartbeat IPC: 3.851 cumulative IPC: 3.851 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5137387 heartbeat IPC: 3.936 cumulative IPC: 3.893 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6402607 cumulative IPC: 3.905 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6402607 cumulative IPC: 3.905 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 7739167 heartbeat IPC: 3.844 cumulative IPC: 3.741 (Simulation time: 00 hr 00 min 52 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_25.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000003 cycles: 10956624 heartbeat IPC: 3.108 cumulative IPC: 3.294 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 14131833 heartbeat IPC: 3.149 cumulative IPC: 3.234 (Simulation time: 00 hr 01 min 35 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 16755418 heartbeat IPC: 3.812 cumulative IPC: 3.381 (Simulation time: 00 hr 01 min 54 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_25.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 19584538 heartbeat IPC: 3.535 cumulative IPC: 3.414 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 23106667 heartbeat IPC: 2.839 cumulative IPC: 3.293 (Simulation time: 00 hr 02 min 38 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 25738882 heartbeat IPC: 3.799 cumulative IPC: 3.362 (Simulation time: 00 hr 02 min 57 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 28385683 heartbeat IPC: 3.778 cumulative IPC: 3.412 (Simulation time: 00 hr 03 min 16 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_25.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 31690628 heartbeat IPC: 3.026 cumulative IPC: 3.361 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 34705899 heartbeat IPC: 3.316 cumulative IPC: 3.356 (Simulation time: 00 hr 04 min 00 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 29614433 cumulative IPC: 3.377 (Simulation time: 00 hr 04 min 09 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 29614433 cumulative IPC: 3.377 (Simulation time: 00 hr 04 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_25.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.377 instructions: 100000002 cycles: 29614433
CPU 0 Branch Prediction Accuracy: 99.28% MPKI: 1.666 Average ROB Occupancy at Mispredict: 26.52
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.762
BRANCH_CONDITIONAL: 0.634
BRANCH_DIRECT_CALL: 6e-05
BRANCH_INDIRECT_CALL: 0.231
BRANCH_RETURN: 0.0398

L1D TOTAL        ACCESS:   20185392 HIT:   11347157 MISS:    8838235
L1D LOAD         ACCESS:   19120734 HIT:   10671576 MISS:    8449158
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    1063532 HIT:     675578 MISS:     387954
L1D TRANSLATION  ACCESS:       1126 HIT:          3 MISS:       1123
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 1.608 cycles
L1I TOTAL        ACCESS:     775786 HIT:     750219 MISS:      25567
L1I LOAD         ACCESS:     775786 HIT:     750219 MISS:      25567
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 11.24 cycles
L2C TOTAL        ACCESS:    2015421 HIT:    1907876 MISS:     107545
L2C LOAD         ACCESS:    1818633 HIT:    1793559 MISS:      25074
L2C RFO          ACCESS:      90142 HIT:      12121 MISS:      78021
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     105538 HIT:     102051 MISS:       3487
L2C TRANSLATION  ACCESS:       1108 HIT:        145 MISS:        963
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 44.44 cycles
LLC TOTAL        ACCESS:     192868 HIT:     174484 MISS:      18384
LLC LOAD         ACCESS:      25074 HIT:      20428 MISS:       4646
LLC RFO          ACCESS:      78021 HIT:      70651 MISS:       7370
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      88810 HIT:      82924 MISS:       5886
LLC TRANSLATION  ACCESS:        963 HIT:        481 MISS:        482
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 145.7 cycles
cpu0_DTLB TOTAL        ACCESS:   19389843 HIT:   19188178 MISS:     201665
cpu0_DTLB LOAD         ACCESS:   19389843 HIT:   19188178 MISS:     201665
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 3.174 cycles
cpu0_ITLB TOTAL        ACCESS:     679822 HIT:     648839 MISS:      30983
cpu0_ITLB LOAD         ACCESS:     679822 HIT:     648839 MISS:      30983
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.15 cycles
cpu0_STLB TOTAL        ACCESS:      98112 HIT:      97285 MISS:        827
cpu0_STLB LOAD         ACCESS:      98112 HIT:      97285 MISS:        827
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 237.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4065
  ROW_BUFFER_MISS:       8432
 AVG DBUS CONGESTED CYCLE: 3.884
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        698
  FULL:       8081
