<h1 align="center">âš¡ Hi, I'm Siddhesh Parag Uttawar âš¡</h1>
<h3 align="center">ECE Engineer | VLSI Designer | Researcher | Developer</h3>

---

## ğŸ”¬ About Me  

- ğŸ“ Masterâ€™s in **Electrical & Computer Engineering (Electronics & Photonics) @ UCSB**  
- ğŸ§  Passionate about **VLSI, Low Power Systems, RF/Microwave Circuits, SoC & Embedded Systems**  
- ğŸ›  Strong background in **chip design + coding + system optimization**  
- ğŸ† **Patent holder & IEEE author** in VLSI Design & Reversible Logic  
- ğŸŒ± Exploring **AI + Hardware co-design** for next-gen semiconductor systems  

---

## ğŸ›  Core Skill Set  

<p align="center">
  <!-- Hardware -->
  <img src="https://img.shields.io/badge/Verilog-8A2BE2?style=for-the-badge&logoColor=white"/>
  <img src="https://img.shields.io/badge/VLSI-FF5733?style=for-the-badge&logo=chip&logoColor=white"/>
  <img src="https://img.shields.io/badge/FPGA-00979D?style=for-the-badge&logo=intel&logoColor=white"/>
  <img src="https://img.shields.io/badge/Embedded C-00599C?style=for-the-badge&logo=arduino&logoColor=white"/>
  <br/>
  <!-- Software -->
  <img src="https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white"/>
  <img src="https://img.shields.io/badge/C++-004482?style=for-the-badge&logo=cplusplus&logoColor=white"/>
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white"/>
  <img src="https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=Mathworks&logoColor=white"/>
  <br/>
  <!-- Frameworks -->
  <img src="https://img.shields.io/badge/React-61DAFB?style=for-the-badge&logo=react&logoColor=black"/>
  <img src="https://img.shields.io/badge/Angular-DD0031?style=for-the-badge&logo=angular&logoColor=white"/>
  <img src="https://img.shields.io/badge/SpringBoot-6DB33F?style=for-the-badge&logo=springboot&logoColor=white"/>
  <img src="https://img.shields.io/badge/Docker-2496ED?style=for-the-badge&logo=docker&logoColor=white"/>
</p>

---

## ğŸ“¡ Projects & Research  

- âš¡ **Double Precision Floating Point Vedic Multiplier**  
  Optimized using Verilog + Vivado for **low delay & power efficiency**  

- ğŸ“Š **8-bit High-Speed Multiplier (Brent Kung Adder)**  
  Leveraged Vedic Math + parallelism for **DSP acceleration**  

- ğŸªª **RFID Smart ID Card**  
  Hardware + Python for **attendance, payments & email alerts**  

- ğŸŒ **JP Morgan Chase Code for Good (Hackathon)**  
  React + Django platform for **policy feedback gamification**  

---

## ğŸ† Achievements  

- ğŸ¥ˆ **GYSC Innovation Award (Silver)** â€“ RFID Email project  
- ğŸ“ **IISc Research Internship** â€“ RESPIN: AI for speech recognition in agriculture/finance  
- ğŸ“„ **Patent Holder** â€“ Efficient Prime Bit Vedic Multiplier for Floating Point Systems  
- ğŸ“š **IEEE Publications**:  
  - Universal Shift Registers (ICESC 2024)  
  - High-Speed 8-bit Multiplier (ICCNT 2022)  
  - Comparator Tree (IACIS 2024)  

---


## ğŸ¸ Beyond Engineering  

- ğŸ¶ Play musical instruments (fusion of **logic + rhythm**)  
- ğŸ“ Table Tennis player (precision like clock cycles ğŸ•’)  
- âœï¸ Sketching & Hindi Literature lover  

---

## ğŸŒ Connect with Me  

<p align="center">
  <a href="https://www.linkedin.com/in/siddhesh-uttarwar-11ba651b5"><img src="https://img.shields.io/badge/-LinkedIn-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white"/></a>
  <a href="mailto:uttarwarsiddhesh@gmail.com"><img src="https://img.shields.io/badge/-Email-D14836?style=for-the-badge&logo=gmail&logoColor=white"/></a>
  <a href="https://github.com/SiddheshUttarwar"><img src="https://img.shields.io/badge/-GitHub-181717?style=for-the-badge&logo=github&logoColor=white"/></a>
</p>
