[2025-09-16 17:57:57] START suite=gap trace=605.mcf_s-1536B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-1536B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3593032 heartbeat IPC: 2.783 cumulative IPC: 2.783 (Simulation time: 00 hr 00 min 49 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6994071 cumulative IPC: 2.86 (Simulation time: 00 hr 01 min 36 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6994071 cumulative IPC: 2.86 (Simulation time: 00 hr 01 min 36 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 6994072 heartbeat IPC: 2.94 cumulative IPC: 5 (Simulation time: 00 hr 01 min 36 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 22159927 heartbeat IPC: 0.6594 cumulative IPC: 0.6594 (Simulation time: 00 hr 04 min 04 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 38031365 heartbeat IPC: 0.6301 cumulative IPC: 0.6444 (Simulation time: 00 hr 06 min 34 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 53331883 heartbeat IPC: 0.6536 cumulative IPC: 0.6474 (Simulation time: 00 hr 08 min 55 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 68712785 heartbeat IPC: 0.6502 cumulative IPC: 0.6481 (Simulation time: 00 hr 11 min 18 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 84071604 heartbeat IPC: 0.6511 cumulative IPC: 0.6487 (Simulation time: 00 hr 13 min 36 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 99455372 heartbeat IPC: 0.65 cumulative IPC: 0.6489 (Simulation time: 00 hr 16 min 01 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 114892157 heartbeat IPC: 0.6478 cumulative IPC: 0.6488 (Simulation time: 00 hr 18 min 26 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 130408654 heartbeat IPC: 0.6445 cumulative IPC: 0.6482 (Simulation time: 00 hr 20 min 56 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 145769786 heartbeat IPC: 0.651 cumulative IPC: 0.6485 (Simulation time: 00 hr 23 min 20 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 154442930 cumulative IPC: 0.6475 (Simulation time: 00 hr 25 min 53 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 154442930 cumulative IPC: 0.6475 (Simulation time: 00 hr 25 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6475 instructions: 100000002 cycles: 154442930
CPU 0 Branch Prediction Accuracy: 99.97% MPKI: 0.03996 Average ROB Occupancy at Mispredict: 175.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.03996
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 129718234
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 100.94171
REPLAY_LOAD: 91.471634
NON_REPLAY_LOAD: 28.479475

== Total ==
ADDR_TRANS: 16679507
REPLAY_LOAD: 46964921
NON_REPLAY_LOAD: 66073806

== Counts ==
ADDR_TRANS: 165239
REPLAY_LOAD: 513437
NON_REPLAY_LOAD: 2320050

cpu0->cpu0_STLB TOTAL        ACCESS:    2506109 HIT:     266870 MISS:    2239239 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2506109 HIT:     266870 MISS:    2239239 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 111.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   11875381 HIT:    5068604 MISS:    6806777 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    5165702 HIT:    2081861 MISS:    3083841 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     287363 HIT:      73271 MISS:     214092 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    2227411 HIT:    2227409 MISS:          2 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    4194905 HIT:     686063 MISS:    3508842 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 75.46 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   19506255 HIT:   19506255 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   19506255 HIT:   19506255 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27566740 HIT:   15730409 MISS:   11836331 MSHR_MERGE:    2188234
cpu0->cpu0_L1D LOAD         ACCESS:   18160338 HIT:   11082330 MISS:    7078008 MSHR_MERGE:    1912306
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4434381 HIT:    4141573 MISS:     292808 MSHR_MERGE:       5318
cpu0->cpu0_L1D TRANSLATION  ACCESS:    4972021 HIT:     506506 MISS:    4465515 MSHR_MERGE:     270610
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 61.53 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   18592919 HIT:   18592919 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   18592919 HIT:   18592919 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22342588 HIT:   17319136 MISS:    5023452 MSHR_MERGE:    2517344
cpu0->cpu0_DTLB LOAD         ACCESS:   22342588 HIT:   17319136 MISS:    5023452 MSHR_MERGE:    2517344
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 102.4 cycles
cpu0->LLC TOTAL        ACCESS:    9024254 HIT:    6027105 MISS:    2997149 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    3083837 HIT:     526798 MISS:    2557039 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     214092 HIT:     214074 MISS:         18 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:    2217483 HIT:    2217483 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    3508842 HIT:    3068750 MISS:     440092 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2543
  ROW_BUFFER_MISS:    2994605
  AVG DBUS CONGESTED CYCLE: 3.109
Channel 0 WQ ROW_BUFFER_HIT:     385867
  ROW_BUFFER_MISS:    1833495
  FULL:          0
Channel 0 REFRESHES ISSUED:      12871

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        36426       295422       267255       399380
---------------------------------------------------------------
  STLB miss resolved @ L1D                0        18304       244941       528747       457395
  STLB miss resolved @ L2C                0          226        68947       158954       579084
  STLB miss resolved @ LLC                0          147       354853      1184388      1866561
  STLB miss resolved @ MEM                0           25        76236       338559       403364

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 18:23:50] END   suite=gap trace=605.mcf_s-1536B (rc=0)
