strict digraph "" {
	node [label="\N"];
	"630:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f702a6519d0>",
		clk_sens=True,
		fillcolor=gold,
		label="630:AL",
		sens="['ck', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'rx_config_cnt', 'rx_config_cnt_m_inc', 'rx_config_cnt_m_rst']"];
	"631:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f702a651b50>",
		fillcolor=springgreen,
		label="631:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"630:AL" -> "631:IF"	 [cond="[]",
		lineno=None];
	"636:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a651c50>",
		fillcolor=firebrick,
		label="636:NS
rx_config_cnt <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a651c50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_630:AL"	 [def_var="['rx_config_cnt']",
		label="Leaf_630:AL"];
	"636:NS" -> "Leaf_630:AL"	 [cond="[]",
		lineno=None];
	"634:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f702a651b90>",
		fillcolor=turquoise,
		label="634:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"635:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f702a651bd0>",
		fillcolor=springgreen,
		label="635:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"634:BL" -> "635:IF"	 [cond="[]",
		lineno=None];
	"635:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a651e10>",
		fillcolor=firebrick,
		label="635:NS
rx_config_cnt <= rx_config_cnt + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a651e10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"635:NS" -> "Leaf_630:AL"	 [cond="[]",
		lineno=None];
	"636:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f702a651c10>",
		fillcolor=springgreen,
		label="636:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"636:IF" -> "636:NS"	 [cond="['rx_config_cnt_m_rst']",
		label=rx_config_cnt_m_rst,
		lineno=636];
	"635:IF" -> "635:NS"	 [cond="['rx_config_cnt_m_inc']",
		label=rx_config_cnt_m_inc,
		lineno=635];
	"635:IF" -> "636:IF"	 [cond="['rx_config_cnt_m_inc']",
		label="!(rx_config_cnt_m_inc)",
		lineno=635];
	"631:IF" -> "634:BL"	 [cond="['reset']",
		label="!(reset)",
		lineno=631];
	"632:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a65d090>",
		fillcolor=firebrick,
		label="632:NS
rx_config_cnt <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a65d090>]",
		style=filled,
		typ=NonblockingSubstitution];
	"631:IF" -> "632:NS"	 [cond="['reset']",
		label=reset,
		lineno=631];
	"632:NS" -> "Leaf_630:AL"	 [cond="[]",
		lineno=None];
}
