
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1327.828 ; gain = 0.023 ; free physical = 4138 ; free virtual = 13003
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sxy/new-vol/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18522
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2042.988 ; gain = 403.629 ; free physical = 3141 ; free virtual = 12026
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_control_s_axi' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_control_s_axi.v:255]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_control_s_axi' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_store' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_srl' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_srl' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo__parameterized0' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_srl__parameterized0' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_srl__parameterized0' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo__parameterized0' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo__parameterized1' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_mem' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_mem' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo__parameterized1' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo__parameterized2' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_srl__parameterized1' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_srl__parameterized1' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo__parameterized2' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo__parameterized3' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_srl__parameterized2' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_srl__parameterized2' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo__parameterized3' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_store' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_load' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo__parameterized4' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_srl__parameterized3' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_srl__parameterized3' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo__parameterized4' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo__parameterized5' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_mem__parameterized0' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_mem__parameterized0' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo__parameterized5' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_load' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_write' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_burst_converter' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_reg_slice' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_reg_slice' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_burst_converter' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo__parameterized6' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_srl__parameterized4' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_srl__parameterized4' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo__parameterized6' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_throttle' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_reg_slice__parameterized0' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_reg_slice__parameterized0' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo__parameterized7' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_srl__parameterized5' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_srl__parameterized5' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo__parameterized7' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo__parameterized8' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_srl__parameterized6' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_srl__parameterized6' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_fifo__parameterized8' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_throttle' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_reg_slice__parameterized1' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_reg_slice__parameterized1' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_write' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_read' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem1_m_axi_reg_slice__parameterized2' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_reg_slice__parameterized2' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi_read' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem1_m_axi' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_store' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_srl' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_srl' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo__parameterized0' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_srl__parameterized0' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_srl__parameterized0' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo__parameterized0' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo__parameterized1' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_mem' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_mem' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo__parameterized1' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo__parameterized2' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_srl__parameterized1' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_srl__parameterized1' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo__parameterized2' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo__parameterized3' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_srl__parameterized2' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_srl__parameterized2' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo__parameterized3' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_store' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_load' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo__parameterized4' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_srl__parameterized3' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_srl__parameterized3' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo__parameterized4' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo__parameterized5' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_mem__parameterized0' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_mem__parameterized0' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo__parameterized5' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_load' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_write' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_burst_converter' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_reg_slice' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_reg_slice' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_burst_converter' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo__parameterized6' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_srl__parameterized4' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_srl__parameterized4' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo__parameterized6' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_throttle' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_reg_slice__parameterized0' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_reg_slice__parameterized0' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo__parameterized7' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_srl__parameterized5' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_srl__parameterized5' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo__parameterized7' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo__parameterized8' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_srl__parameterized6' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_srl__parameterized6' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_fifo__parameterized8' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_throttle' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_reg_slice__parameterized1' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_reg_slice__parameterized1' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_write' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_read' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem2_m_axi_reg_slice__parameterized2' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_reg_slice__parameterized2' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi_read' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem2_m_axi' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_store' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_srl' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_srl' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo__parameterized0' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_srl__parameterized0' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_srl__parameterized0' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo__parameterized0' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo__parameterized1' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_mem' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_mem' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo__parameterized1' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo__parameterized2' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_srl__parameterized1' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_srl__parameterized1' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo__parameterized2' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo__parameterized3' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_srl__parameterized2' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_srl__parameterized2' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo__parameterized3' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_store' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_load' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo__parameterized4' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_srl__parameterized3' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_srl__parameterized3' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo__parameterized4' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo__parameterized5' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_mem__parameterized0' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_mem__parameterized0' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo__parameterized5' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_load' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_write' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_burst_converter' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_reg_slice' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_reg_slice' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_burst_converter' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo__parameterized6' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_srl__parameterized4' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_srl__parameterized4' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo__parameterized6' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_throttle' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_reg_slice__parameterized0' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_reg_slice__parameterized0' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo__parameterized7' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_srl__parameterized5' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_srl__parameterized5' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo__parameterized7' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo__parameterized8' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_srl__parameterized6' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_srl__parameterized6' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_fifo__parameterized8' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_throttle' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_reg_slice__parameterized1' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_reg_slice__parameterized1' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_write' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_read' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_gmem3_m_axi_reg_slice__parameterized2' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_reg_slice__parameterized2' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi_read' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_gmem3_m_axi' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_gmem3_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_entry_proc13' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_entry_proc13.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_entry_proc13' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_entry_proc13.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_Block_entry1_proc' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_Block_entry1_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_Block_entry1_proc' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_Block_entry1_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_resize_accel_Axi2Mat' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_Axi2Mat.v:9]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_flow_control_loop_pipe_sequential_init' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_mul_15s_15s_15_3_1' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_mul_15s_15s_15_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sobel_resize_accel_Axi2AxiStream' (0#1) [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_Axi2AxiStream.v:9]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'reset' of module 'sobel_resize_accel_fifo_w32_d3_S_ShiftReg' is unconnected for instance 'U_sobel_resize_accel_fifo_w32_d3_S_ShiftReg' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w32_d3_S.v:53]
WARNING: [Synth 8-7023] instance 'U_sobel_resize_accel_fifo_w32_d3_S_ShiftReg' of module 'sobel_resize_accel_fifo_w32_d3_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w32_d3_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'sobel_resize_accel_fifo_w4_d2_S_ShiftReg' is unconnected for instance 'U_sobel_resize_accel_fifo_w4_d2_S_ShiftReg' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w4_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_sobel_resize_accel_fifo_w4_d2_S_ShiftReg' of module 'sobel_resize_accel_fifo_w4_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w4_d2_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'sobel_resize_accel_fifo_w8_d2_S_ShiftReg' is unconnected for instance 'U_sobel_resize_accel_fifo_w8_d2_S_ShiftReg' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w8_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_sobel_resize_accel_fifo_w8_d2_S_ShiftReg' of module 'sobel_resize_accel_fifo_w8_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w8_d2_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'sobel_resize_accel_fifo_w32_d2_S_ShiftReg' is unconnected for instance 'U_sobel_resize_accel_fifo_w32_d2_S_ShiftReg' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w32_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_sobel_resize_accel_fifo_w32_d2_S_ShiftReg' of module 'sobel_resize_accel_fifo_w32_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w32_d2_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'sobel_resize_accel_start_for_AxiStream2Mat_U0_ShiftReg' is unconnected for instance 'U_sobel_resize_accel_start_for_AxiStream2Mat_U0_ShiftReg' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_start_for_AxiStream2Mat_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_sobel_resize_accel_start_for_AxiStream2Mat_U0_ShiftReg' of module 'sobel_resize_accel_start_for_AxiStream2Mat_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_start_for_AxiStream2Mat_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'sobel_resize_accel_fifo_w16_d3_S_ShiftReg' is unconnected for instance 'U_sobel_resize_accel_fifo_w16_d3_S_ShiftReg' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w16_d3_S.v:53]
WARNING: [Synth 8-7023] instance 'U_sobel_resize_accel_fifo_w16_d3_S_ShiftReg' of module 'sobel_resize_accel_fifo_w16_d3_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w16_d3_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'sobel_resize_accel_fifo_w32_d3_S_x_ShiftReg' is unconnected for instance 'U_sobel_resize_accel_fifo_w32_d3_S_x_ShiftReg' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w32_d3_S_x.v:53]
WARNING: [Synth 8-7023] instance 'U_sobel_resize_accel_fifo_w32_d3_S_x_ShiftReg' of module 'sobel_resize_accel_fifo_w32_d3_S_x_ShiftReg' has 6 connections declared, but only 5 given [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w32_d3_S_x.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'sobel_resize_accel_fifo_w4_d2_S_x_ShiftReg' is unconnected for instance 'U_sobel_resize_accel_fifo_w4_d2_S_x_ShiftReg' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w4_d2_S_x.v:53]
WARNING: [Synth 8-7023] instance 'U_sobel_resize_accel_fifo_w4_d2_S_x_ShiftReg' of module 'sobel_resize_accel_fifo_w4_d2_S_x_ShiftReg' has 6 connections declared, but only 5 given [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w4_d2_S_x.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'sobel_resize_accel_fifo_w64_d4_S_ShiftReg' is unconnected for instance 'U_sobel_resize_accel_fifo_w64_d4_S_ShiftReg' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w64_d4_S.v:53]
WARNING: [Synth 8-7023] instance 'U_sobel_resize_accel_fifo_w64_d4_S_ShiftReg' of module 'sobel_resize_accel_fifo_w64_d4_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w64_d4_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'sobel_resize_accel_fifo_w13_d2_S_ShiftReg' is unconnected for instance 'U_sobel_resize_accel_fifo_w13_d2_S_ShiftReg' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w13_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_sobel_resize_accel_fifo_w13_d2_S_ShiftReg' of module 'sobel_resize_accel_fifo_w13_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w13_d2_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'sobel_resize_accel_fifo_w8_d2_S_x_ShiftReg' is unconnected for instance 'U_sobel_resize_accel_fifo_w8_d2_S_x_ShiftReg' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w8_d2_S_x.v:53]
WARNING: [Synth 8-7023] instance 'U_sobel_resize_accel_fifo_w8_d2_S_x_ShiftReg' of module 'sobel_resize_accel_fifo_w8_d2_S_x_ShiftReg' has 6 connections declared, but only 5 given [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w8_d2_S_x.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'sobel_resize_accel_fifo_w64_d6_S_ShiftReg' is unconnected for instance 'U_sobel_resize_accel_fifo_w64_d6_S_ShiftReg' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w64_d6_S.v:53]
WARNING: [Synth 8-7023] instance 'U_sobel_resize_accel_fifo_w64_d6_S_ShiftReg' of module 'sobel_resize_accel_fifo_w64_d6_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w64_d6_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg' is unconnected for instance 'U_sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w32_d2_S_x.v:53]
WARNING: [Synth 8-7023] instance 'U_sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg' of module 'sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg' has 6 connections declared, but only 5 given [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w32_d2_S_x.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'sobel_resize_accel_fifo_w32_d3_S_x0_ShiftReg' is unconnected for instance 'U_sobel_resize_accel_fifo_w32_d3_S_x0_ShiftReg' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w32_d3_S_x0.v:53]
WARNING: [Synth 8-7023] instance 'U_sobel_resize_accel_fifo_w32_d3_S_x0_ShiftReg' of module 'sobel_resize_accel_fifo_w32_d3_S_x0_ShiftReg' has 6 connections declared, but only 5 given [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w32_d3_S_x0.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'sobel_resize_accel_fifo_w8_d2_S_x0_ShiftReg' is unconnected for instance 'U_sobel_resize_accel_fifo_w8_d2_S_x0_ShiftReg' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w8_d2_S_x0.v:53]
WARNING: [Synth 8-7023] instance 'U_sobel_resize_accel_fifo_w8_d2_S_x0_ShiftReg' of module 'sobel_resize_accel_fifo_w8_d2_S_x0_ShiftReg' has 6 connections declared, but only 5 given [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w8_d2_S_x0.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'sobel_resize_accel_fifo_w32_d5_S_ShiftReg' is unconnected for instance 'U_sobel_resize_accel_fifo_w32_d5_S_ShiftReg' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w32_d5_S.v:53]
WARNING: [Synth 8-7023] instance 'U_sobel_resize_accel_fifo_w32_d5_S_ShiftReg' of module 'sobel_resize_accel_fifo_w32_d5_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w32_d5_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0_ShiftReg' is unconnected for instance 'U_sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0_ShiftReg' [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0_ShiftReg' of module 'sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0.v:50]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_control_s_axi.v:349]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1.v:150]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred839_state10_reg was removed.  [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.v:1033]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred851_state10_reg was removed.  [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.v:1034]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred855_state10_reg was removed.  [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.v:1035]
WARNING: [Synth 8-7129] Port reset in module sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sobel_resize_accel_fifo_w8_d2_S_x0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module sobel_resize_accel_fifo_w8_d2_S_x0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sobel_resize_accel_fifo_w32_d5_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sobel_resize_accel_fifo_w32_d3_S_x0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sobel_resize_accel_fifo_w64_d6_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sobel_resize_accel_fifo_w8_d2_S_x_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module sobel_resize_accel_fifo_w8_d2_S_x_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sobel_resize_accel_fifo_w13_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module sobel_resize_accel_fifo_w13_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sobel_resize_accel_fifo_w64_d4_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port ldata_num_data_valid[2] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ldata_num_data_valid[1] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ldata_num_data_valid[0] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ldata_fifo_cap[2] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ldata_fifo_cap[1] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ldata_fifo_cap[0] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_AWREADY in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_ARREADY in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RVALID in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[7] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[6] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[5] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[4] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[3] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[2] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[1] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[0] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RLAST in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RID[0] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[10] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[9] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[8] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[7] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[6] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[5] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[4] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[3] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[2] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[1] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[0] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RUSER[0] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RRESP[1] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RRESP[0] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_BVALID in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_BRESP[1] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_BRESP[0] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_BID[0] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_BUSER[0] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[63] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[62] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[61] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[60] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[59] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[58] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[57] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[56] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[55] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[54] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[53] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[52] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[51] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[50] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[49] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[48] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[47] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[46] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[45] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[44] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[43] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[42] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[41] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[40] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[39] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[38] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[37] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[36] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[35] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[34] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[33] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[32] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[31] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[30] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[29] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[28] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[27] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[26] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[25] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[24] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[23] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[22] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[21] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[20] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[19] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[18] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[17] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[16] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_load[15] in module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2246.926 ; gain = 607.566 ; free physical = 2922 ; free virtual = 11802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2264.738 ; gain = 625.379 ; free physical = 2922 ; free virtual = 11802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2264.738 ; gain = 625.379 ; free physical = 2922 ; free virtual = 11802
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2264.738 ; gain = 0.000 ; free physical = 2922 ; free virtual = 11802
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/sobel_resize_accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/sobel_resize_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.488 ; gain = 0.000 ; free physical = 2897 ; free virtual = 11779
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2412.523 ; gain = 0.000 ; free physical = 2897 ; free virtual = 11779
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2412.523 ; gain = 773.164 ; free physical = 2907 ; free virtual = 11785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2412.523 ; gain = 773.164 ; free physical = 2907 ; free virtual = 11785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2412.523 ; gain = 773.164 ; free physical = 2907 ; free virtual = 11785
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'sobel_resize_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'sobel_resize_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_resize_accel_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_resize_accel_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_resize_accel_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_resize_accel_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_resize_accel_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_resize_accel_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_resize_accel_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_resize_accel_gmem2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_resize_accel_gmem3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_resize_accel_gmem3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_resize_accel_gmem3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_resize_accel_gmem3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'currindex_int_reg_reg' and it is trimmed from '32' to '20' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s.v:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_1_reg_1272_pp0_iter8_reg_reg' and it is trimmed from '8' to '7' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.v:1094]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_1_reg_1272_pp0_iter7_reg_reg' and it is trimmed from '8' to '7' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.v:1093]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_1_reg_1272_pp0_iter6_reg_reg' and it is trimmed from '8' to '7' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.v:1092]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_1_reg_1272_pp0_iter5_reg_reg' and it is trimmed from '8' to '7' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.v:1091]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_1_reg_1272_pp0_iter4_reg_reg' and it is trimmed from '8' to '7' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.v:1090]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_1_reg_1272_pp0_iter3_reg_reg' and it is trimmed from '8' to '7' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.v:1089]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_1_reg_1272_pp0_iter2_reg_reg' and it is trimmed from '8' to '7' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.v:1088]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_1_reg_1272_pp0_iter1_reg_reg' and it is trimmed from '8' to '7' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.v:1131]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_1_reg_1272_reg' and it is trimmed from '8' to '7' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.v:1130]
WARNING: [Synth 8-3936] Found unconnected internal register 'idx_2_reg_1339_reg' and it is trimmed from '17' to '7' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.v:1086]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln360_reg_146_reg' and it is trimmed from '13' to '6' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop.v:158]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'sobel_resize_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'sobel_resize_accel_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_resize_accel_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_resize_accel_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_resize_accel_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_resize_accel_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_resize_accel_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_resize_accel_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_resize_accel_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_resize_accel_gmem2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_resize_accel_gmem3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_resize_accel_gmem3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_resize_accel_gmem3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_resize_accel_gmem3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2412.523 ; gain = 773.164 ; free physical = 2915 ; free virtual = 11796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   74 Bit       Adders := 1     
	   3 Input   65 Bit       Adders := 1     
	   2 Input   52 Bit       Adders := 6     
	   2 Input   43 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 25    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 1     
	   3 Input   24 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 5     
	   2 Input   12 Bit       Adders := 12    
	   2 Input   11 Bit       Adders := 6     
	   4 Input   11 Bit       Adders := 4     
	   3 Input   10 Bit       Adders := 4     
	   5 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 12    
	   3 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 12    
	   2 Input    7 Bit       Adders := 7     
	   2 Input    6 Bit       Adders := 12    
	   2 Input    5 Bit       Adders := 70    
	   2 Input    4 Bit       Adders := 47    
	   2 Input    3 Bit       Adders := 91    
	   3 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 24    
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 47    
+---Registers : 
	               96 Bit    Registers := 18    
	               74 Bit    Registers := 4     
	               72 Bit    Registers := 9     
	               68 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 28    
	               52 Bit    Registers := 6     
	               48 Bit    Registers := 4     
	               42 Bit    Registers := 4     
	               38 Bit    Registers := 1     
	               37 Bit    Registers := 3     
	               34 Bit    Registers := 6     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 74    
	               24 Bit    Registers := 2     
	               22 Bit    Registers := 4     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 9     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 15    
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 22    
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 27    
	                9 Bit    Registers := 18    
	                8 Bit    Registers := 123   
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 34    
	                4 Bit    Registers := 70    
	                3 Bit    Registers := 96    
	                2 Bit    Registers := 48    
	                1 Bit    Registers := 728   
+---Multipliers : 
	              42x49  Multipliers := 1     
	              32x32  Multipliers := 1     
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 3     
	             1024 Bit	(128 X 8 bit)          RAMs := 3     
	              567 Bit	(63 X 9 bit)          RAMs := 3     
	              512 Bit	(64 X 8 bit)          RAMs := 3     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 6     
	   2 Input   72 Bit        Muxes := 3     
	  69 Input   68 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 26    
	   2 Input   63 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 6     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 3     
	   2 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 43    
	   2 Input   20 Bit        Muxes := 6     
	   2 Input   17 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 2     
	  17 Input   16 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 13    
	  14 Input   13 Bit        Muxes := 1     
	   4 Input   13 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 6     
	   4 Input   11 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 19    
	   2 Input    9 Bit        Muxes := 9     
	  10 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 70    
	   4 Input    8 Bit        Muxes := 9     
	   2 Input    7 Bit        Muxes := 14    
	   2 Input    6 Bit        Muxes := 22    
	   2 Input    5 Bit        Muxes := 60    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 56    
	   3 Input    4 Bit        Muxes := 3     
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 7     
	   2 Input    3 Bit        Muxes := 45    
	   5 Input    3 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 344   
	   5 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 46    
	   4 Input    2 Bit        Muxes := 19    
	   2 Input    1 Bit        Muxes := 689   
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_rows_cols_reg_153_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_15s_15s_15_3_1_U13/din1_reg_reg is absorbed into DSP mul_rows_cols_reg_153_reg.
DSP Report: register mul_15s_15s_15_3_1_U13/din0_reg_reg is absorbed into DSP mul_rows_cols_reg_153_reg.
DSP Report: register mul_rows_cols_reg_153_reg is absorbed into DSP mul_rows_cols_reg_153_reg.
DSP Report: register mul_15s_15s_15_3_1_U13/buff0_reg is absorbed into DSP mul_rows_cols_reg_153_reg.
DSP Report: operator mul_15s_15s_15_3_1_U13/tmp_product is absorbed into DSP mul_rows_cols_reg_153_reg.
DSP Report: Generating DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product, operation Mode is: A2*B.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product.
DSP Report: operator AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product.
DSP Report: operator AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product.
DSP Report: Generating DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg.
DSP Report: operator AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg.
DSP Report: operator AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg.
DSP Report: Generating DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product, operation Mode is: A2*B2.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product.
DSP Report: operator AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product.
DSP Report: operator AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product.
DSP Report: Generating DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg.
DSP Report: operator AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg.
DSP Report: operator AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg.
DSP Report: Generating DSP grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg is absorbed into DSP grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg.
DSP Report: register grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg is absorbed into DSP grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg.
DSP Report: register grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg is absorbed into DSP grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg.
DSP Report: operator grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_1_1_U220/tmp_product is absorbed into DSP grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg.
DSP Report: Generating DSP grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register trunc_ln1557_reg_87_reg is absorbed into DSP grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/buff0_reg.
DSP Report: register grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/din1_reg_reg is absorbed into DSP grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/buff0_reg.
DSP Report: register grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/din0_reg_reg is absorbed into DSP grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/buff0_reg.
DSP Report: register grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/buff0_reg is absorbed into DSP grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/buff0_reg.
DSP Report: operator grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/tmp_product is absorbed into DSP grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/buff0_reg.
DSP Report: Generating DSP grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg is absorbed into DSP grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg.
DSP Report: register grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg is absorbed into DSP grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg.
DSP Report: register grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg is absorbed into DSP grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg.
DSP Report: operator grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_1_1_U220/tmp_product is absorbed into DSP grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg.
DSP Report: Generating DSP grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register trunc_ln1557_reg_87_reg is absorbed into DSP grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/buff0_reg.
DSP Report: register grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/din1_reg_reg is absorbed into DSP grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/buff0_reg.
DSP Report: register grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/din0_reg_reg is absorbed into DSP grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/buff0_reg.
DSP Report: register grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/buff0_reg is absorbed into DSP grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/buff0_reg.
DSP Report: operator grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/tmp_product is absorbed into DSP grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/buff0_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'udiv_64ns_16ns_64_68_seq_1_U71/sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '64' to '63' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1.v:40]
WARNING: [Synth 8-6014] Unused sequential element mul_48ns_42s_74_5_0_U75/buff0_reg was removed.  [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_mul_48ns_42s_74_5_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_48ns_42s_74_5_0_U75/buff0_reg was removed.  [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_mul_48ns_42s_74_5_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_48ns_42s_74_5_0_U75/buff0_reg was removed.  [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_mul_48ns_42s_74_5_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_48ns_42s_74_5_0_U75/buff1_reg was removed.  [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_mul_48ns_42s_74_5_0.v:59]
WARNING: [Synth 8-6014] Unused sequential element mul_48ns_42s_74_5_0_U75/buff0_reg was removed.  [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_mul_48ns_42s_74_5_0.v:53]
DSP Report: Generating DSP mul_48ns_42s_74_5_0_U75/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff0_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff0_reg.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff0_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff0_reg.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff0_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff0_reg.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff0_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff0_reg.
DSP Report: operator mul_48ns_42s_74_5_0_U75/tmp_product is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff0_reg.
DSP Report: operator mul_48ns_42s_74_5_0_U75/tmp_product is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff0_reg.
DSP Report: Generating DSP mul_48ns_42s_74_5_0_U75/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff1_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff1_reg.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff1_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff1_reg.
DSP Report: register mul_48ns_42s_74_5_0_U75/din1_reg_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff1_reg.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff1_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff1_reg.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff0_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff1_reg.
DSP Report: operator mul_48ns_42s_74_5_0_U75/tmp_product is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff1_reg.
DSP Report: operator mul_48ns_42s_74_5_0_U75/tmp_product is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff1_reg.
DSP Report: Generating DSP mul_48ns_42s_74_5_0_U75/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_48ns_42s_74_5_0_U75/tmp_product is absorbed into DSP mul_48ns_42s_74_5_0_U75/tmp_product.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff0_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/tmp_product.
DSP Report: register mul_48ns_42s_74_5_0_U75/tmp_product is absorbed into DSP mul_48ns_42s_74_5_0_U75/tmp_product.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff0_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/tmp_product.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff1_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/tmp_product.
DSP Report: operator mul_48ns_42s_74_5_0_U75/tmp_product is absorbed into DSP mul_48ns_42s_74_5_0_U75/tmp_product.
DSP Report: operator mul_48ns_42s_74_5_0_U75/tmp_product is absorbed into DSP mul_48ns_42s_74_5_0_U75/tmp_product.
DSP Report: Generating DSP mul_48ns_42s_74_5_0_U75/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff2_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff2_reg.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff0_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff2_reg.
DSP Report: register mul_48ns_42s_74_5_0_U75/din1_reg_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff2_reg.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff0_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff2_reg.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff2_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff2_reg.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff1_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff2_reg.
DSP Report: operator mul_48ns_42s_74_5_0_U75/tmp_product is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff2_reg.
DSP Report: operator mul_48ns_42s_74_5_0_U75/tmp_product is absorbed into DSP mul_48ns_42s_74_5_0_U75/buff2_reg.
DSP Report: Generating DSP mul_48ns_42s_74_5_0_U75/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff0_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/tmp_product.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff1_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/tmp_product.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff0_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/tmp_product.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff1_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/tmp_product.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff2_reg is absorbed into DSP mul_48ns_42s_74_5_0_U75/tmp_product.
DSP Report: operator mul_48ns_42s_74_5_0_U75/tmp_product is absorbed into DSP mul_48ns_42s_74_5_0_U75/tmp_product.
DSP Report: operator mul_48ns_42s_74_5_0_U75/tmp_product is absorbed into DSP mul_48ns_42s_74_5_0_U75/tmp_product.
DSP Report: Generating DSP mul_ln199_reg_91_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff0_reg is absorbed into DSP mul_ln199_reg_91_reg.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff0_reg is absorbed into DSP mul_ln199_reg_91_reg.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff1_reg is absorbed into DSP mul_ln199_reg_91_reg.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff1_reg is absorbed into DSP mul_ln199_reg_91_reg.
DSP Report: register mul_ln199_reg_91_reg is absorbed into DSP mul_ln199_reg_91_reg.
DSP Report: register mul_48ns_42s_74_5_0_U75/buff2_reg is absorbed into DSP mul_ln199_reg_91_reg.
DSP Report: operator mul_48ns_42s_74_5_0_U75/tmp_product is absorbed into DSP mul_ln199_reg_91_reg.
DSP Report: operator mul_48ns_42s_74_5_0_U75/tmp_product is absorbed into DSP mul_ln199_reg_91_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12ns_10s_22s_23_4_1_U82/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '23' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12ns_10s_22s_23_4_1_U82/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '23' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12ns_9s_21s_22_4_1_U81/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '22' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12ns_9s_21s_22_4_1_U81/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '22' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12ns_10s_22s_23_4_1_U82/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '23' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12ns_9s_21s_22_4_1_U81/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '22' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1.v:33]
DSP Report: Generating DSP P2_reg_1462_reg, operation Mode is: (A2*B2)'.
DSP Report: register sub_ln53_reg_1442_reg is absorbed into DSP P2_reg_1462_reg.
DSP Report: register P2_reg_1462_reg is absorbed into DSP P2_reg_1462_reg.
DSP Report: register P2_reg_1462_reg is absorbed into DSP P2_reg_1462_reg.
DSP Report: operator mul_12ns_9s_21_1_1_U80/tmp_product is absorbed into DSP P2_reg_1462_reg.
DSP Report: Generating DSP mac_muladd_12ns_9s_21s_22_4_1_U81/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U81/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U81/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U81/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U81/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U81/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U81/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U81/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U81/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U81/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U81/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12ns_9s_21s_22_4_1_U81/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U81/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12ns_9s_21s_22_4_1_U81/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U81/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_12ns_12ns_24_1_1_U79/tmp_product, operation Mode is: A''*B2.
DSP Report: register mul_12ns_12ns_24_1_1_U79/tmp_product is absorbed into DSP mul_12ns_12ns_24_1_1_U79/tmp_product.
DSP Report: register mul_12ns_12ns_24_1_1_U79/tmp_product is absorbed into DSP mul_12ns_12ns_24_1_1_U79/tmp_product.
DSP Report: register mul_12ns_12ns_24_1_1_U79/tmp_product is absorbed into DSP mul_12ns_12ns_24_1_1_U79/tmp_product.
DSP Report: operator mul_12ns_12ns_24_1_1_U79/tmp_product is absorbed into DSP mul_12ns_12ns_24_1_1_U79/tmp_product.
DSP Report: Generating DSP mac_muladd_12ns_10s_22s_23_4_1_U82/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U82/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U82/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U82/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U82/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U82/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U82/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U82/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U82/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U82/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U82/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12ns_10s_22s_23_4_1_U82/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U82/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12ns_10s_22s_23_4_1_U82/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U82/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'out_resize_mat_rows_c_U/U_sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[1]' and it is trimmed from '32' to '16' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w32_d2_S_x.v:150]
WARNING: [Synth 8-3936] Found unconnected internal register 'out_resize_mat_rows_c_U/U_sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[0]' and it is trimmed from '32' to '16' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w32_d2_S_x.v:150]
WARNING: [Synth 8-3936] Found unconnected internal register 'out_resize_mat_cols_c_U/U_sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[1]' and it is trimmed from '32' to '16' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w32_d2_S_x.v:150]
WARNING: [Synth 8-3936] Found unconnected internal register 'out_resize_mat_cols_c_U/U_sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[0]' and it is trimmed from '32' to '16' bits. [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c11/hdl/verilog/sobel_resize_accel_fifo_w32_d2_S_x.v:150]
INFO: [Synth 8-5784] Optimized 9 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 9 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal Sobel_0_3_0_0_64_64_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46/buf_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal Sobel_0_3_0_0_64_64_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46/buf_1_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal Sobel_0_3_0_0_64_64_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46/buf_2_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module sobel_resize_accel_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module sobel_resize_accel_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module sobel_resize_accel_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module sobel_resize_accel_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module sobel_resize_accel_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module sobel_resize_accel_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module sobel_resize_accel_gmem2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module sobel_resize_accel_gmem2_m_axi.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[47]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[46]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[45]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[44]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[43]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[42]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[41]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[40]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[39]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[38]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[37]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[36]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[35]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[34]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[33]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[32]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[31]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[30]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[29]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[28]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[27]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[26]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[25]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[24]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[23]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[22]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[21]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[20]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[19]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[18]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[17]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[16]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[15]) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[47]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[46]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[45]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[44]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[43]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[42]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[41]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[40]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[39]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[38]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[37]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[36]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[35]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[34]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[33]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[32]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[31]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[30]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[29]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[28]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[27]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[26]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[25]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[24]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[23]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[22]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[21]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[20]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[19]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[18]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/buff0_reg[17]__0) is unused and will be removed from module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[47]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[46]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[45]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[44]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[43]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[42]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[41]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[40]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[39]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[38]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[37]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[36]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[35]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[34]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[33]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[32]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[31]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[30]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[29]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[28]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[27]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[26]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[25]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[24]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[23]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[22]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[21]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
WARNING: [Synth 8-3332] Sequential element (grp_scaleCompute_17_42_20_48_16_1_s_fu_203/mul_48ns_42s_74_5_0_U75/buff1_reg[20]) is unused and will be removed from module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2412.523 ; gain = 773.164 ; free physical = 2885 ; free virtual = 11779
---------------------------------------------------------------------------------
 Sort Area is sobel_resize_accel__GB0 mul_rows_cols_reg_153_reg_0 : 0 0 : 1771 1771 : Used 1 time 100
 Sort Area is sobel_resize_accel__GB0 grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/buff0_reg_a : 0 0 : 1322 1322 : Used 1 time 100
 Sort Area is sobel_resize_accel__GB0 grp_Mat2Axi_fu_62/addrbound_U0/mul_13s_13s_13_3_1_U200/buff0_reg_d : 0 0 : 1322 1322 : Used 1 time 100
 Sort Area is sobel_resize_accel__GB1 mul_48ns_42s_74_5_0_U75/buff0_reg_e : 0 0 : 3203 19895 : Used 1 time 0
 Sort Area is sobel_resize_accel__GB1 mul_48ns_42s_74_5_0_U75/buff0_reg_e : 0 1 : 3742 19895 : Used 1 time 0
 Sort Area is sobel_resize_accel__GB1 mul_48ns_42s_74_5_0_U75/buff0_reg_e : 0 2 : 3221 19895 : Used 1 time 0
 Sort Area is sobel_resize_accel__GB1 mul_48ns_42s_74_5_0_U75/buff0_reg_e : 0 3 : 3767 19895 : Used 1 time 0
 Sort Area is sobel_resize_accel__GB1 mul_48ns_42s_74_5_0_U75/buff0_reg_e : 0 4 : 2748 19895 : Used 1 time 0
 Sort Area is sobel_resize_accel__GB1 mul_48ns_42s_74_5_0_U75/buff0_reg_e : 0 5 : 3214 19895 : Used 1 time 0
 Sort Area is sobel_resize_accel__GB0 AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product_2 : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is sobel_resize_accel__GB0 AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product_2 : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is sobel_resize_accel__GB0 AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product_5 : 0 0 : 2652 5185 : Used 1 time 0
 Sort Area is sobel_resize_accel__GB0 AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U36/tmp_product_5 : 0 1 : 2533 5185 : Used 1 time 0
 Sort Area is sobel_resize_accel__GB0 grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg_8 : 0 0 : 2330 2330 : Used 1 time 0
 Sort Area is sobel_resize_accel__GB0 grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg_c : 0 0 : 2330 2330 : Used 1 time 0
 Sort Area is sobel_resize_accel__GB1 mac_muladd_12ns_10s_22s_23_4_1_U82/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U/p_reg_reg_1b : 0 0 : 1844 1844 : Used 1 time 0
 Sort Area is sobel_resize_accel__GB1 mac_muladd_12ns_9s_21s_22_4_1_U81/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U/p_reg_reg_19 : 0 0 : 1555 1555 : Used 1 time 0
 Sort Area is sobel_resize_accel__GB1 mul_12ns_12ns_24_1_1_U79/tmp_product_15 : 0 0 : 1306 1306 : Used 1 time 0
 Sort Area is sobel_resize_accel__GB1 P2_reg_1462_reg_17 : 0 0 : 838 838 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                         | RTL Object                                                                                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/i_4_0/gmem1_m_axi_U                                                                                            | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                                                | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_4_0/gmem2_m_axi_U                                                                                            | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                                               | 63 x 9(READ_FIRST)     | W |   | 63 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst                                                                                                                | Sobel_0_3_0_0_64_64_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46/buf_U/ram_reg   | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst                                                                                                                | Sobel_0_3_0_0_64_64_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46/buf_1_U/ram_reg | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst                                                                                                                | Sobel_0_3_0_0_64_64_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46/buf_2_U/ram_reg | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst/i_4_1/\resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84  | line_buffer_U/ram_reg                                                                                                  | 128 x 8(READ_FIRST)    | W | R | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_4_1/\resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84  | line_buffer_1_U/ram_reg                                                                                                | 128 x 8(READ_FIRST)    | W | R | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_4_1/\resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84  | line_buffer_2_U/ram_reg                                                                                                | 128 x 8(READ_FIRST)    | W | R | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_4_1/gmem3_m_axi_U                                                                                            | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                                               | 63 x 9(READ_FIRST)     | W |   | 63 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                   | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sobel_resize_accel_mul_15s_15s_15_3_1                         | (A2*B2)'              | 15     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|sobel_resize_accel_AxiStream2Mat                              | A2*B                  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_resize_accel_AxiStream2Mat                              | (PCIN>>17)+A*B        | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|sobel_resize_accel_AxiStream2Mat                              | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|sobel_resize_accel_AxiStream2Mat                              | (PCIN>>17)+A2*B       | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_s              | (A2*B2)'              | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_s              | (A2*B'')'             | 13     | 13     | -      | -      | 26     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_1              | (A2*B2)'              | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_1              | (A2*B'')'             | 13     | 13     | -      | -      | 26     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s            | (A''*B2)'             | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s            | (PCIN>>17)+(A2*B'')'  | 25     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s            | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s            | (PCIN>>17)+(A''*B'')' | 25     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s            | PCIN+(A''*B'')'       | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s            | (PCIN>>17)+(A''*B'')' | 25     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 | (A2*B2)'              | 13     | 9      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 | (C+(A''*B2)')'        | 22     | 10     | 21     | -      | 22     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 | A''*B2                | 13     | 13     | -      | -      | 26     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 | (C+(A2*B'')')'        | 23     | 11     | 22     | -      | 23     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
+--------------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:52 . Memory (MB): peak = 2412.523 ; gain = 773.164 ; free physical = 2837 ; free virtual = 11769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:01 . Memory (MB): peak = 2412.523 ; gain = 773.164 ; free physical = 2867 ; free virtual = 11757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                         | RTL Object                                                                                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/i_4_0/gmem1_m_axi_U                                                                                            | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                                                | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_4_0/gmem2_m_axi_U                                                                                            | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                                               | 63 x 9(READ_FIRST)     | W |   | 63 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst                                                                                                                | Sobel_0_3_0_0_64_64_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46/buf_U/ram_reg   | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst                                                                                                                | Sobel_0_3_0_0_64_64_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46/buf_1_U/ram_reg | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst                                                                                                                | Sobel_0_3_0_0_64_64_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46/buf_2_U/ram_reg | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst/i_4_1/\resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84  | line_buffer_U/ram_reg                                                                                                  | 128 x 8(READ_FIRST)    | W | R | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_4_1/\resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84  | line_buffer_1_U/ram_reg                                                                                                | 128 x 8(READ_FIRST)    | W | R | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_4_1/\resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84  | line_buffer_2_U/ram_reg                                                                                                | 128 x 8(READ_FIRST)    | W | R | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_4_1/gmem3_m_axi_U                                                                                            | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                                               | 63 x 9(READ_FIRST)     | W |   | 63 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/line_buffer_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/line_buffer_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/line_buffer_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/line_buffer_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/line_buffer_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/line_buffer_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 2412.523 ; gain = 773.164 ; free physical = 2820 ; free virtual = 11728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 2412.523 ; gain = 773.164 ; free physical = 2823 ; free virtual = 11725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 2412.523 ; gain = 773.164 ; free physical = 2823 ; free virtual = 11725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 2412.523 ; gain = 773.164 ; free physical = 2802 ; free virtual = 11719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 2412.523 ; gain = 773.164 ; free physical = 2802 ; free virtual = 11719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 2412.523 ; gain = 773.164 ; free physical = 2802 ; free virtual = 11719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 2412.523 ; gain = 773.164 ; free physical = 2801 ; free virtual = 11719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sobel_resize_accel | Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/icmp_ln1084_reg_705_pp0_iter4_reg_reg[0]            | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|sobel_resize_accel | Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/ap_loop_exit_ready_pp0_iter4_reg_reg                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_resize_accel | resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228/and_ln509_reg_1303_pp0_iter15_reg_reg[0]   | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_resize_accel | resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228/and_ln508_reg_1315_pp0_iter15_reg_reg[0]   | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_resize_accel | resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228/icmp_ln511_reg_1307_pp0_iter7_reg_reg[0]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_resize_accel | resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228/icmp_ln511_reg_1307_pp0_iter15_reg_reg[0]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_resize_accel | resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228/icmp_ln411_reg_1278_pp0_iter7_reg_reg[0]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_resize_accel | resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228/and_ln428_reg_1324_pp0_iter7_reg_reg[0]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_resize_accel | resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228/icmp_ln509_reg_1297_pp0_iter7_reg_reg[0]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_resize_accel | resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228/icmp_ln509_reg_1297_pp0_iter10_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_resize_accel | resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228/A0_reg_1432_pp0_iter14_reg_reg[7]          | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sobel_resize_accel | resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228/trunc_ln251_reg_1287_pp0_iter10_reg_reg[1] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|sobel_resize_accel | resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228/icmp_ln510_reg_1311_pp0_iter7_reg_reg[0]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_resize_accel | resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228/j_1_reg_1272_pp0_iter8_reg_reg[6]          | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|sobel_resize_accel | resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228/ap_loop_exit_ready_pp0_iter15_reg_reg      | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_resize_accel | Sobel_0_3_0_0_64_64_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159/icmp_ln250_reg_640_pp0_iter5_reg_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_resize_accel | Sobel_0_3_0_0_64_64_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159/icmp_ln225_reg_621_pp0_iter3_reg_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_resize_accel | Sobel_0_3_0_0_64_64_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159/ap_loop_exit_ready_pp0_iter5_reg_reg               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_resize_accel | resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228/ap_enable_reg_pp0_iter8_reg                | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|sobel_resize_accel | resize_1_0_128_128_64_64_1_false_2_2_2_U0/grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84/grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228/ap_enable_reg_pp0_iter16_reg               | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[14]    | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[5]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[5]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14]    | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[14]    | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[2]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[2]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[14]    | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__16    | mem_reg[14]    | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[2]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__18    | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__19    | mem_reg[2]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | mem_reg[14]    | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__21    | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__22    | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__23    | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__24    | SRL_SIG_reg[2] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__25    | SRL_SIG_reg[2] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__26    | SRL_SIG_reg[2] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__27    | SRL_SIG_reg[3] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__28    | SRL_SIG_reg[5] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__29    | SRL_SIG_reg[2] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__30    | SRL_SIG_reg[4] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                   | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sobel_resize_accel_mul_15s_15s_15_3_1                         | ((A'*B')')'            | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|sobel_resize_accel_AxiStream2Mat                              | (A'*B')'               | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|sobel_resize_accel_AxiStream2Mat                              | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|sobel_resize_accel_AxiStream2Mat                              | (PCIN>>17+A'*B')'      | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 | (A'*B')'               | 12     | 18     | -      | -      | 21     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 | (C+(A'*B'')')'         | 12     | 18     | 48     | -      | 23     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 | (C+(A''*B')')'         | 10     | 18     | 48     | -      | 22     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 | A''*B'                 | 10     | 12     | -      | -      | 26     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s            | (PCIN>>17+(A''*B'')')' | 30     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s            | (A''*B')'              | 17     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s            | (PCIN>>17+(A'*B'')')'  | 30     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 1    | 1    | 
|sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s            | PCIN+(A''*B'')'        | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s            | (PCIN>>17+(A''*B'')')' | 30     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s            | PCIN+(A''*B'')'        | 0      | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_1              | (A'*B')'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_1              | (A'*B'')'              | 30     | 18     | -      | -      | 13     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_s              | (A'*B')'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_s              | (A'*B'')'              | 30     | 18     | -      | -      | 13     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+--------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   621|
|2     |DSP48E1  |    18|
|14    |LUT1     |   503|
|15    |LUT2     |   752|
|16    |LUT3     |  1914|
|17    |LUT4     |  1599|
|18    |LUT5     |   936|
|19    |LUT6     |  1280|
|20    |MUXF7    |     5|
|21    |RAMB18E1 |     9|
|24    |SRL16E   |  1134|
|25    |FDRE     |  7682|
|26    |FDSE     |   226|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 2412.523 ; gain = 773.164 ; free physical = 2801 ; free virtual = 11719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 371 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 2412.523 ; gain = 625.379 ; free physical = 2801 ; free virtual = 11719
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 2412.523 ; gain = 773.164 ; free physical = 2801 ; free virtual = 11719
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2412.523 ; gain = 0.000 ; free physical = 3094 ; free virtual = 12003
INFO: [Netlist 29-17] Analyzing 653 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2423.457 ; gain = 0.000 ; free physical = 3072 ; free virtual = 12002
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f736d812
INFO: [Common 17-83] Releasing license: Synthesis
286 Infos, 278 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:17 . Memory (MB): peak = 2423.492 ; gain = 1095.664 ; free physical = 3079 ; free virtual = 12010
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2041.938; main = 1711.396; forked = 378.144
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3386.746; main = 2423.461; forked = 998.270
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2447.469 ; gain = 0.000 ; free physical = 3078 ; free virtual = 12010
INFO: [Common 17-1381] The checkpoint '/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 5d7f3341dc9c36b3
INFO: [Coretcl 2-1174] Renamed 227 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2447.469 ; gain = 0.000 ; free physical = 3084 ; free virtual = 12000
INFO: [Common 17-1381] The checkpoint '/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 19:08:01 2024...
