Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Feb 24 02:20:13 2025
| Host         : bipe_surface_v2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   3           
TIMING-9   Warning   Unknown CDC Logic              1           
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.142        0.000                      0                 7808        0.025        0.000                      0                 7808        3.000        0.000                       0                  2964  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                              ------------         ----------      --------------
clk_100MHz                                                                                         {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0                                                                    {0.000 5.000}        10.000          100.000         
    clk_125_design_6_clk_wiz_0_0                                                                   {0.000 4.000}        8.000           125.000         
    clk_25_design_6_clk_wiz_0_0                                                                    {0.000 20.000}       40.000          25.000          
    clkfbout_design_6_clk_wiz_0_0                                                                  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_1_0                                                                    {0.000 5.000}        10.000          100.000         
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                            {0.000 16.666}       33.333          30.000          
  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {0.000 33.333}       66.666          15.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                         {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                                                          1.142        0.000                      0                 6567        0.025        0.000                      0                 6567        3.000        0.000                       0                  2180  
    clk_125_design_6_clk_wiz_0_0                                                                                                                                                                                                                     5.845        0.000                       0                    10  
    clk_25_design_6_clk_wiz_0_0                                                                         33.351        0.000                      0                  726        0.144        0.000                      0                  726       19.020        0.000                       0                   386  
    clkfbout_design_6_clk_wiz_0_0                                                                                                                                                                                                                    7.845        0.000                       0                     3  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                                                                      7.845        0.000                       0                     3  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                                  8.588        0.000                      0                  427        0.163        0.000                      0                  427       15.686        0.000                       0                   282  
  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O       58.897        0.000                      0                   88        0.225        0.000                      0                   88       32.833        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25_design_6_clk_wiz_0_0    clk_out1_design_1_clk_wiz_1_0        5.511        0.000                      0                   25        0.121        0.000                      0                   25  
clk_out1_design_1_clk_wiz_1_0  clk_25_design_6_clk_wiz_0_0          6.244        0.000                      0                   95        0.177        0.000                      0                   95  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                       From Clock                                                                                       To Clock                                                                                       
----------                                                                                       ----------                                                                                       --------                                                                                       
(none)                                                                                                                                                                                            clk_out1_design_1_clk_wiz_1_0                                                                    
(none)                                                                                           clk_out1_design_1_clk_wiz_1_0                                                                    clk_out1_design_1_clk_wiz_1_0                                                                    
(none)                                                                                           design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  clk_out1_design_1_clk_wiz_1_0                                                                    
(none)                                                                                           design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          clk_out1_design_1_clk_wiz_1_0                                                                    
(none)                                                                                           clk_out1_design_1_clk_wiz_1_0                                                                    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  
(none)                                                                                           design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  
(none)                                                                                                                                                                                            design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                           clk_out1_design_1_clk_wiz_1_0                                                                    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                           design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                           design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                       design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                               From Clock                                               To Clock                                               
----------                                               ----------                                               --------                                               
(none)                                                   clk_125_design_6_clk_wiz_0_0                                                                                      
(none)                                                   clk_out1_design_1_clk_wiz_1_0                                                                                     
(none)                                                   clkfbout_design_1_clk_wiz_1_0                                                                                     
(none)                                                   clkfbout_design_6_clk_wiz_0_0                                                                                     
(none)                                                                                                            clk_25_design_6_clk_wiz_0_0                              
(none)                                                                                                            clk_out1_design_1_clk_wiz_1_0                            
(none)                                                                                                            design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.940ns  (logic 2.197ns (27.668%)  route 5.743ns (72.332%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.551    -0.978    <hidden>
    SLICE_X34Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.460 r  <hidden>
                         net (fo=18, routed)          1.153     0.693    <hidden>
    SLICE_X39Y18         LUT4 (Prop_lut4_I0_O)        0.124     0.817 r  <hidden>
                         net (fo=1, routed)           0.000     0.817    <hidden>
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.349 r  <hidden>
                         net (fo=1, routed)           0.000     1.349    <hidden>
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  <hidden>
                         net (fo=1, routed)           0.000     1.463    <hidden>
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  <hidden>
                         net (fo=1, routed)           0.000     1.577    <hidden>
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.691 r  <hidden>
                         net (fo=1, routed)           0.000     1.691    <hidden>
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.805 r  <hidden>
                         net (fo=1, routed)           0.000     1.805    <hidden>
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.044 r  <hidden>
                         net (fo=38, routed)          1.335     3.380    <hidden>
    SLICE_X39Y8          LUT3 (Prop_lut3_I1_O)        0.328     3.708 r  <hidden>
                         net (fo=33, routed)          3.255     6.963    <hidden>
    RAMB36_X0Y11         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.482     8.471    <hidden>
    RAMB36_X0Y11         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.482     8.953    
                         clock uncertainty           -0.074     8.879    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     8.105    <hidden>
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.944ns  (logic 1.839ns (23.150%)  route 6.105ns (76.850%))
  Logic Levels:           5  (CARRY4=1 LUT2=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.547    -0.982    design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X35Y27         FDRE                                         r  design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.563 r  design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.433    -0.129    design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.299     0.170 r  design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=34, routed)          0.474     0.644    <hidden>
    SLICE_X36Y28         LUT2 (Prop_lut2_I1_O)        0.124     0.768 r  <hidden>
                         net (fo=1, routed)           0.969     1.737    <hidden>
    SLICE_X34Y12         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.546     2.283 r  <hidden>
                         net (fo=59, routed)          1.118     3.400    <hidden>
    SLICE_X34Y27         LUT2 (Prop_lut2_I0_O)        0.332     3.732 r  <hidden>
                         net (fo=5, routed)           1.108     4.840    <hidden>
    SLICE_X33Y42         LUT2 (Prop_lut2_I1_O)        0.119     4.959 r  <hidden>
                         net (fo=10, routed)          2.003     6.962    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.491     8.480    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.490     8.970    
                         clock uncertainty           -0.074     8.895    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651     8.244    <hidden>
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 2.166ns (27.787%)  route 5.629ns (72.213%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.551    -0.978    <hidden>
    SLICE_X34Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.460 r  <hidden>
                         net (fo=18, routed)          1.153     0.693    <hidden>
    SLICE_X39Y18         LUT4 (Prop_lut4_I0_O)        0.124     0.817 r  <hidden>
                         net (fo=1, routed)           0.000     0.817    <hidden>
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.349 r  <hidden>
                         net (fo=1, routed)           0.000     1.349    <hidden>
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  <hidden>
                         net (fo=1, routed)           0.000     1.463    <hidden>
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  <hidden>
                         net (fo=1, routed)           0.000     1.577    <hidden>
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.691 r  <hidden>
                         net (fo=1, routed)           0.000     1.691    <hidden>
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.805 r  <hidden>
                         net (fo=1, routed)           0.000     1.805    <hidden>
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.044 r  <hidden>
                         net (fo=38, routed)          1.247     3.291    <hidden>
    SLICE_X41Y7          LUT3 (Prop_lut3_I1_O)        0.297     3.588 r  <hidden>
                         net (fo=33, routed)          3.229     6.817    <hidden>
    RAMB36_X0Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.483     8.472    <hidden>
    RAMB36_X0Y10         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.482     8.954    
                         clock uncertainty           -0.074     8.880    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.774     8.106    <hidden>
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 1.839ns (23.209%)  route 6.085ns (76.791%))
  Logic Levels:           5  (CARRY4=1 LUT2=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.547    -0.982    design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X35Y27         FDRE                                         r  design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.563 r  design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.433    -0.129    design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.299     0.170 r  design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=34, routed)          0.474     0.644    <hidden>
    SLICE_X36Y28         LUT2 (Prop_lut2_I1_O)        0.124     0.768 r  <hidden>
                         net (fo=1, routed)           0.969     1.737    <hidden>
    SLICE_X34Y12         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.546     2.283 r  <hidden>
                         net (fo=59, routed)          1.118     3.400    <hidden>
    SLICE_X34Y27         LUT2 (Prop_lut2_I0_O)        0.332     3.732 r  <hidden>
                         net (fo=5, routed)           1.108     4.840    <hidden>
    SLICE_X33Y42         LUT2 (Prop_lut2_I1_O)        0.119     4.959 r  <hidden>
                         net (fo=10, routed)          1.983     6.942    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.493     8.482    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.490     8.972    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651     8.246    <hidden>
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.763ns  (logic 2.138ns (27.541%)  route 5.625ns (72.459%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.556    -0.973    <hidden>
    SLICE_X37Y17         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDSE (Prop_fdse_C_Q)         0.419    -0.554 f  <hidden>
                         net (fo=18, routed)          1.194     0.640    <hidden>
    SLICE_X39Y19         LUT5 (Prop_lut5_I4_O)        0.327     0.967 r  <hidden>
                         net (fo=1, routed)           0.000     0.967    <hidden>
    SLICE_X39Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     1.450 r  <hidden>
                         net (fo=1, routed)           0.000     1.450    <hidden>
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.564 r  <hidden>
                         net (fo=1, routed)           0.000     1.564    <hidden>
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.678 r  <hidden>
                         net (fo=1, routed)           0.000     1.678    <hidden>
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.792 r  <hidden>
                         net (fo=1, routed)           0.000     1.792    <hidden>
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.031 r  <hidden>
                         net (fo=38, routed)          1.335     3.366    <hidden>
    SLICE_X39Y8          LUT3 (Prop_lut3_I1_O)        0.328     3.694 r  <hidden>
                         net (fo=33, routed)          3.096     6.790    <hidden>
    RAMB36_X0Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.493     8.482    <hidden>
    RAMB36_X0Y9          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.490     8.972    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     8.123    <hidden>
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 1.334ns (16.723%)  route 6.643ns (83.277%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.551    -0.978    <hidden>
    SLICE_X34Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.460 r  <hidden>
                         net (fo=18, routed)          1.156     0.696    <hidden>
    SLICE_X37Y16         LUT4 (Prop_lut4_I1_O)        0.124     0.820 f  <hidden>
                         net (fo=2, routed)           0.416     1.236    <hidden>
    SLICE_X37Y16         LUT6 (Prop_lut6_I0_O)        0.124     1.360 f  <hidden>
                         net (fo=5, routed)           0.737     2.097    <hidden>
    SLICE_X38Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.221 f  <hidden>
                         net (fo=1, routed)           0.425     2.646    <hidden>
    SLICE_X38Y12         LUT3 (Prop_lut3_I2_O)        0.116     2.762 r  <hidden>
                         net (fo=5, routed)           1.575     4.337    design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_WriteStrobe
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.328     4.665 r  design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=8, routed)           2.335     6.999    <hidden>
    RAMB36_X0Y11         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.481     8.470    <hidden>
    RAMB36_X0Y11         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.482     8.952    
                         clock uncertainty           -0.074     8.878    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.346    <hidden>
  -------------------------------------------------------------------
                         required time                          8.346    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 2.166ns (28.075%)  route 5.549ns (71.925%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.551    -0.978    <hidden>
    SLICE_X34Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.460 r  <hidden>
                         net (fo=18, routed)          1.153     0.693    <hidden>
    SLICE_X39Y18         LUT4 (Prop_lut4_I0_O)        0.124     0.817 r  <hidden>
                         net (fo=1, routed)           0.000     0.817    <hidden>
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.349 r  <hidden>
                         net (fo=1, routed)           0.000     1.349    <hidden>
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  <hidden>
                         net (fo=1, routed)           0.000     1.463    <hidden>
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  <hidden>
                         net (fo=1, routed)           0.000     1.577    <hidden>
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.691 r  <hidden>
                         net (fo=1, routed)           0.000     1.691    <hidden>
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.805 r  <hidden>
                         net (fo=1, routed)           0.000     1.805    <hidden>
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.044 r  <hidden>
                         net (fo=38, routed)          1.247     3.291    <hidden>
    SLICE_X41Y7          LUT3 (Prop_lut3_I1_O)        0.297     3.588 r  <hidden>
                         net (fo=33, routed)          3.149     6.737    <hidden>
    RAMB36_X0Y11         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.482     8.471    <hidden>
    RAMB36_X0Y11         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.482     8.953    
                         clock uncertainty           -0.074     8.879    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.774     8.105    <hidden>
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 1.923ns (24.972%)  route 5.778ns (75.028%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.562    -0.967    <hidden>
    SLICE_X36Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  <hidden>
                         net (fo=60, routed)          1.210     0.700    <hidden>
    SLICE_X40Y17         LUT5 (Prop_lut5_I1_O)        0.124     0.824 r  <hidden>
                         net (fo=1, routed)           0.000     0.824    <hidden>
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.374 r  <hidden>
                         net (fo=1, routed)           0.000     1.374    <hidden>
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.488 r  <hidden>
                         net (fo=1, routed)           0.000     1.488    <hidden>
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.836 r  <hidden>
                         net (fo=35, routed)          1.420     3.256    <hidden>
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.331     3.587 r  <hidden>
                         net (fo=33, routed)          3.147     6.734    <hidden>
    RAMB36_X0Y11         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.482     8.471    <hidden>
    RAMB36_X0Y11         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.482     8.953    
                         clock uncertainty           -0.074     8.879    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774     8.105    <hidden>
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.082ns  (logic 1.844ns (22.816%)  route 6.238ns (77.184%))
  Logic Levels:           5  (CARRY4=1 LUT2=4)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.547    -0.982    design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X35Y27         FDRE                                         r  design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.563 r  design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.433    -0.129    design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.299     0.170 r  design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=34, routed)          0.474     0.644    <hidden>
    SLICE_X36Y28         LUT2 (Prop_lut2_I1_O)        0.124     0.768 r  <hidden>
                         net (fo=1, routed)           0.969     1.737    <hidden>
    SLICE_X34Y12         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.546     2.283 r  <hidden>
                         net (fo=59, routed)          1.118     3.400    <hidden>
    SLICE_X34Y27         LUT2 (Prop_lut2_I0_O)        0.332     3.732 r  <hidden>
                         net (fo=5, routed)           0.986     4.718    <hidden>
    SLICE_X33Y42         LUT2 (Prop_lut2_I1_O)        0.124     4.842 r  <hidden>
                         net (fo=10, routed)          2.258     7.100    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.493     8.482    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.562     9.044    
                         clock uncertainty           -0.074     8.969    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.526    <hidden>
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 1.844ns (23.172%)  route 6.114ns (76.828%))
  Logic Levels:           5  (CARRY4=1 LUT2=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.547    -0.982    design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X35Y27         FDRE                                         r  design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.563 r  design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.433    -0.129    design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.299     0.170 r  design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=34, routed)          0.474     0.644    <hidden>
    SLICE_X36Y28         LUT2 (Prop_lut2_I1_O)        0.124     0.768 r  <hidden>
                         net (fo=1, routed)           0.969     1.737    <hidden>
    SLICE_X34Y12         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.546     2.283 r  <hidden>
                         net (fo=59, routed)          1.118     3.400    <hidden>
    SLICE_X34Y27         LUT2 (Prop_lut2_I0_O)        0.332     3.732 r  <hidden>
                         net (fo=5, routed)           0.986     4.718    <hidden>
    SLICE_X33Y42         LUT2 (Prop_lut2_I1_O)        0.124     4.842 r  <hidden>
                         net (fo=10, routed)          2.134     6.976    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.495     8.484    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.490     8.974    
                         clock uncertainty           -0.074     8.899    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.456    <hidden>
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  1.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.181%)  route 0.245ns (56.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.557    -0.642    <hidden>
    SLICE_X36Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  <hidden>
                         net (fo=1, routed)           0.117    -0.384    <hidden>
    SLICE_X35Y17         LUT4 (Prop_lut4_I3_O)        0.045    -0.339 r  <hidden>
                         net (fo=6, routed)           0.127    -0.211    <hidden>
    SLICE_X34Y16         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.824    -0.883    <hidden>
    SLICE_X34Y16         RAMS32                                       r  <hidden>
                         clock pessimism              0.503    -0.380    
    SLICE_X34Y16         RAMS32 (Hold_rams32_CLK_I)
                                                      0.144    -0.236    <hidden>
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.181%)  route 0.245ns (56.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.557    -0.642    <hidden>
    SLICE_X36Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  <hidden>
                         net (fo=1, routed)           0.117    -0.384    <hidden>
    SLICE_X35Y17         LUT4 (Prop_lut4_I3_O)        0.045    -0.339 r  <hidden>
                         net (fo=6, routed)           0.127    -0.211    <hidden>
    SLICE_X34Y16         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.824    -0.883    <hidden>
    SLICE_X34Y16         RAMD32                                       r  <hidden>
                         clock pessimism              0.503    -0.380    
    SLICE_X34Y16         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.118    -0.262    <hidden>
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.181%)  route 0.245ns (56.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.557    -0.642    <hidden>
    SLICE_X36Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  <hidden>
                         net (fo=1, routed)           0.117    -0.384    <hidden>
    SLICE_X35Y17         LUT4 (Prop_lut4_I3_O)        0.045    -0.339 r  <hidden>
                         net (fo=6, routed)           0.127    -0.211    <hidden>
    SLICE_X34Y16         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.824    -0.883    <hidden>
    SLICE_X34Y16         RAMD32                                       r  <hidden>
                         clock pessimism              0.503    -0.380    
    SLICE_X34Y16         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.117    -0.263    <hidden>
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.259%)  route 0.248ns (63.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    <hidden>
    SLICE_X35Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  <hidden>
                         net (fo=3, routed)           0.248    -0.261    <hidden>
    SLICE_X36Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.816    -0.891    <hidden>
    SLICE_X36Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.388    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.070    -0.318    <hidden>
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.972%)  route 0.236ns (59.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.553    -0.646    <hidden>
    SLICE_X42Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.482 r  <hidden>
                         net (fo=1, routed)           0.236    -0.246    <hidden>
    SLICE_X35Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.820    -0.887    <hidden>
    SLICE_X35Y29         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.384    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.066    -0.318    <hidden>
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.671%)  route 0.278ns (66.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.555    -0.644    <hidden>
    SLICE_X31Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.503 r  <hidden>
                         net (fo=4, routed)           0.278    -0.225    <hidden>
    SLICE_X36Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.827    -0.880    <hidden>
    SLICE_X36Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.377    
    SLICE_X36Y14         FDRE (Hold_fdre_C_D)         0.070    -0.307    <hidden>
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.847%)  route 0.258ns (58.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.554    -0.645    <hidden>
    SLICE_X35Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  <hidden>
                         net (fo=1, routed)           0.258    -0.246    <hidden>
    SLICE_X37Y29         LUT3 (Prop_lut3_I0_O)        0.045    -0.201 r  <hidden>
                         net (fo=1, routed)           0.000    -0.201    <hidden>
    SLICE_X37Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.821    -0.886    <hidden>
    SLICE_X37Y29         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.383    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.092    -0.291    <hidden>
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.070%)  route 0.267ns (61.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.553    -0.646    <hidden>
    SLICE_X30Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.482 r  <hidden>
                         net (fo=2, routed)           0.267    -0.215    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_wdata[14]
    SLICE_X39Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.822    -0.885    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                         clock pessimism              0.503    -0.382    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.075    -0.307    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[14]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.560%)  route 0.262ns (58.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.554    -0.645    <hidden>
    SLICE_X35Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  <hidden>
                         net (fo=1, routed)           0.262    -0.243    <hidden>
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.045    -0.198 r  <hidden>
                         net (fo=1, routed)           0.000    -0.198    <hidden>
    SLICE_X39Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.821    -0.886    <hidden>
    SLICE_X39Y29         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.383    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.091    -0.292    <hidden>
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.483%)  route 0.262ns (61.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.553    -0.646    <hidden>
    SLICE_X30Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.482 r  <hidden>
                         net (fo=2, routed)           0.262    -0.220    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_wdata[10]
    SLICE_X39Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.822    -0.885    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                         clock pessimism              0.503    -0.382    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.057    -0.325    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[10]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      <hidden>
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24     <hidden>
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24     <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_125_design_6_clk_wiz_0_0
  To Clock:  clk_125_design_6_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125_design_6_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_design_6_clk_wiz_0_0
  To Clock:  clk_25_design_6_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.351ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 1.346ns (22.083%)  route 4.749ns (77.917%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.562    -0.967    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X55Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.548 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/Q
                         net (fo=3, routed)           1.136     0.588    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[15]
    SLICE_X56Y30         LUT4 (Prop_lut4_I3_O)        0.325     0.913 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_6/O
                         net (fo=1, routed)           0.652     1.565    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_6_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.328     1.893 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_4/O
                         net (fo=1, routed)           0.948     2.841    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_4_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.965 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_2/O
                         net (fo=3, routed)           1.244     4.209    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_2_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I3_O)        0.150     4.359 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y[4]_i_1/O
                         net (fo=5, routed)           0.770     5.129    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/sel
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.437    38.426    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[0]/C
                         clock pessimism              0.562    38.988    
                         clock uncertainty           -0.101    38.887    
    SLICE_X36Y32         FDRE (Setup_fdre_C_CE)      -0.407    38.480    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[0]
  -------------------------------------------------------------------
                         required time                         38.480    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                 33.351    

Slack (MET) :             33.351ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 1.346ns (22.083%)  route 4.749ns (77.917%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.562    -0.967    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X55Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.548 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/Q
                         net (fo=3, routed)           1.136     0.588    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[15]
    SLICE_X56Y30         LUT4 (Prop_lut4_I3_O)        0.325     0.913 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_6/O
                         net (fo=1, routed)           0.652     1.565    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_6_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.328     1.893 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_4/O
                         net (fo=1, routed)           0.948     2.841    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_4_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.965 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_2/O
                         net (fo=3, routed)           1.244     4.209    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_2_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I3_O)        0.150     4.359 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y[4]_i_1/O
                         net (fo=5, routed)           0.770     5.129    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/sel
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.437    38.426    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[1]/C
                         clock pessimism              0.562    38.988    
                         clock uncertainty           -0.101    38.887    
    SLICE_X36Y32         FDRE (Setup_fdre_C_CE)      -0.407    38.480    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[1]
  -------------------------------------------------------------------
                         required time                         38.480    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                 33.351    

Slack (MET) :             33.351ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 1.346ns (22.083%)  route 4.749ns (77.917%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.562    -0.967    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X55Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.548 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/Q
                         net (fo=3, routed)           1.136     0.588    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[15]
    SLICE_X56Y30         LUT4 (Prop_lut4_I3_O)        0.325     0.913 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_6/O
                         net (fo=1, routed)           0.652     1.565    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_6_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.328     1.893 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_4/O
                         net (fo=1, routed)           0.948     2.841    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_4_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.965 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_2/O
                         net (fo=3, routed)           1.244     4.209    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_2_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I3_O)        0.150     4.359 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y[4]_i_1/O
                         net (fo=5, routed)           0.770     5.129    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/sel
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.437    38.426    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]/C
                         clock pessimism              0.562    38.988    
                         clock uncertainty           -0.101    38.887    
    SLICE_X36Y32         FDRE (Setup_fdre_C_CE)      -0.407    38.480    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]
  -------------------------------------------------------------------
                         required time                         38.480    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                 33.351    

Slack (MET) :             33.351ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 1.346ns (22.083%)  route 4.749ns (77.917%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.562    -0.967    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X55Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.548 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/Q
                         net (fo=3, routed)           1.136     0.588    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[15]
    SLICE_X56Y30         LUT4 (Prop_lut4_I3_O)        0.325     0.913 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_6/O
                         net (fo=1, routed)           0.652     1.565    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_6_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.328     1.893 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_4/O
                         net (fo=1, routed)           0.948     2.841    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_4_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.965 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_2/O
                         net (fo=3, routed)           1.244     4.209    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_2_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I3_O)        0.150     4.359 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y[4]_i_1/O
                         net (fo=5, routed)           0.770     5.129    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/sel
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.437    38.426    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[3]/C
                         clock pessimism              0.562    38.988    
                         clock uncertainty           -0.101    38.887    
    SLICE_X36Y32         FDRE (Setup_fdre_C_CE)      -0.407    38.480    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[3]
  -------------------------------------------------------------------
                         required time                         38.480    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                 33.351    

Slack (MET) :             33.351ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 1.346ns (22.083%)  route 4.749ns (77.917%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.562    -0.967    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X55Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.548 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/Q
                         net (fo=3, routed)           1.136     0.588    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[15]
    SLICE_X56Y30         LUT4 (Prop_lut4_I3_O)        0.325     0.913 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_6/O
                         net (fo=1, routed)           0.652     1.565    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_6_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.328     1.893 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_4/O
                         net (fo=1, routed)           0.948     2.841    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_4_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.965 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_2/O
                         net (fo=3, routed)           1.244     4.209    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_2_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I3_O)        0.150     4.359 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y[4]_i_1/O
                         net (fo=5, routed)           0.770     5.129    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/sel
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.437    38.426    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[4]/C
                         clock pessimism              0.562    38.988    
                         clock uncertainty           -0.101    38.887    
    SLICE_X36Y32         FDRE (Setup_fdre_C_CE)      -0.407    38.480    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[4]
  -------------------------------------------------------------------
                         required time                         38.480    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                 33.351    

Slack (MET) :             33.627ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 1.672ns (26.726%)  route 4.584ns (73.274%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.562    -0.967    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X55Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/Q
                         net (fo=3, routed)           1.136     0.588    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[15]
    SLICE_X56Y30         LUT4 (Prop_lut4_I3_O)        0.325     0.913 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_6/O
                         net (fo=1, routed)           0.652     1.565    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_6_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.328     1.893 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_4/O
                         net (fo=1, routed)           0.948     2.841    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_4_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.965 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_2/O
                         net (fo=3, routed)           1.051     4.016    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_2_n_0
    SLICE_X47Y31         LUT2 (Prop_lut2_I0_O)        0.150     4.166 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y[4]_i_5/O
                         net (fo=4, routed)           0.798     4.964    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y[4]_i_5_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I0_O)        0.326     5.290 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y[2]_i_1/O
                         net (fo=1, routed)           0.000     5.290    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y[2]_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.437    38.426    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]/C
                         clock pessimism              0.562    38.988    
                         clock uncertainty           -0.101    38.887    
    SLICE_X36Y32         FDRE (Setup_fdre_C_D)        0.029    38.916    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]
  -------------------------------------------------------------------
                         required time                         38.916    
                         arrival time                          -5.290    
  -------------------------------------------------------------------
                         slack                                 33.627    

Slack (MET) :             33.647ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.698ns (27.029%)  route 4.584ns (72.971%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.562    -0.967    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X55Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.548 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count_reg[15]/Q
                         net (fo=3, routed)           1.136     0.588    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[15]
    SLICE_X56Y30         LUT4 (Prop_lut4_I3_O)        0.325     0.913 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_6/O
                         net (fo=1, routed)           0.652     1.565    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_6_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.328     1.893 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_4/O
                         net (fo=1, routed)           0.948     2.841    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_4_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.965 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_2/O
                         net (fo=3, routed)           1.051     4.016    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Count[0]_i_2_n_0
    SLICE_X47Y31         LUT2 (Prop_lut2_I0_O)        0.150     4.166 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y[4]_i_5/O
                         net (fo=4, routed)           0.798     4.964    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y[4]_i_5_n_0
    SLICE_X36Y32         LUT5 (Prop_lut5_I3_O)        0.352     5.316 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y[3]_i_1/O
                         net (fo=1, routed)           0.000     5.316    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y[3]_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.437    38.426    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[3]/C
                         clock pessimism              0.562    38.988    
                         clock uncertainty           -0.101    38.887    
    SLICE_X36Y32         FDRE (Setup_fdre_C_D)        0.075    38.962    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[3]
  -------------------------------------------------------------------
                         required time                         38.962    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                 33.647    

Slack (MET) :             33.772ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/FSM_sequential_r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.046ns  (logic 1.076ns (17.798%)  route 4.970ns (82.202%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.558    -0.971    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/clk_25
    SLICE_X33Y34         FDSE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDSE (Prop_fdse_C_Q)         0.456    -0.515 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[0]/Q
                         net (fo=20, routed)          1.819     1.304    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/FSM_sequential_r_SM_Main[2]_i_5_0[0]
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124     1.428 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/FSM_sequential_r_SM_Main[2]_i_13/O
                         net (fo=1, routed)           0.811     2.239    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_4_1
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     2.363 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_6/O
                         net (fo=1, routed)           0.872     3.235    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_6_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124     3.359 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=1, routed)           0.980     4.340    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.464 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=3, routed)           0.487     4.951    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X37Y33         LUT4 (Prop_lut4_I2_O)        0.124     5.075 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     5.075    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst_n_34
    SLICE_X37Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/FSM_sequential_r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.438    38.427    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/clk_25
    SLICE_X37Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/FSM_sequential_r_SM_Main_reg[1]/C
                         clock pessimism              0.490    38.917    
                         clock uncertainty           -0.101    38.816    
    SLICE_X37Y33         FDRE (Setup_fdre_C_D)        0.031    38.847    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/FSM_sequential_r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         38.847    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                 33.772    

Slack (MET) :             33.774ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/FSM_sequential_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 1.076ns (17.810%)  route 4.966ns (82.190%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.558    -0.971    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/clk_25
    SLICE_X33Y34         FDSE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDSE (Prop_fdse_C_Q)         0.456    -0.515 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[0]/Q
                         net (fo=20, routed)          1.819     1.304    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/FSM_sequential_r_SM_Main[2]_i_5_0[0]
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124     1.428 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/FSM_sequential_r_SM_Main[2]_i_13/O
                         net (fo=1, routed)           0.811     2.239    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_4_1
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     2.363 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_6/O
                         net (fo=1, routed)           0.872     3.235    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_6_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124     3.359 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=1, routed)           0.980     4.340    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.464 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=3, routed)           0.483     4.947    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I4_O)        0.124     5.071 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     5.071    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst_n_35
    SLICE_X37Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.438    38.427    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/clk_25
    SLICE_X37Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism              0.490    38.917    
                         clock uncertainty           -0.101    38.816    
    SLICE_X37Y33         FDRE (Setup_fdre_C_D)        0.029    38.845    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         38.845    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                 33.774    

Slack (MET) :             33.821ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/FSM_sequential_r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 1.071ns (17.730%)  route 4.970ns (82.270%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.558    -0.971    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/clk_25
    SLICE_X33Y34         FDSE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDSE (Prop_fdse_C_Q)         0.456    -0.515 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[0]/Q
                         net (fo=20, routed)          1.819     1.304    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/FSM_sequential_r_SM_Main[2]_i_5_0[0]
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124     1.428 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/FSM_sequential_r_SM_Main[2]_i_13/O
                         net (fo=1, routed)           0.811     2.239    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_4_1
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     2.363 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_6/O
                         net (fo=1, routed)           0.872     3.235    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_6_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124     3.359 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=1, routed)           0.980     4.340    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.464 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=3, routed)           0.487     4.951    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X37Y33         LUT3 (Prop_lut3_I1_O)        0.119     5.070 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/FSM_sequential_r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000     5.070    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst_n_33
    SLICE_X37Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/FSM_sequential_r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.438    38.427    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/clk_25
    SLICE_X37Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
                         clock pessimism              0.490    38.917    
                         clock uncertainty           -0.101    38.816    
    SLICE_X37Y33         FDRE (Setup_fdre_C_D)        0.075    38.891    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/FSM_sequential_r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         38.891    
                         arrival time                          -5.070    
  -------------------------------------------------------------------
                         slack                                 33.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/r_HSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[3].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.583    -0.616    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/clk_25
    SLICE_X7Y21          FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/r_HSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/r_HSync_reg/Q
                         net (fo=1, routed)           0.110    -0.365    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/data_i[2]
    SLICE_X6Y21          SRL16E                                       r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[3].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.852    -0.855    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X6Y21          SRL16E                                       r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[3].srl16_i/CLK
                         clock pessimism              0.252    -0.603    
    SLICE_X6Y21          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.509    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[3].srl16_i
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encg/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.618%)  route 0.085ns (31.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.585    -0.614    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X0Y22          FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encg/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encg/vdin_q_reg[5]/Q
                         net (fo=5, routed)           0.085    -0.388    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encg/p_0_in1_in
    SLICE_X1Y22          LUT2 (Prop_lut2_I0_O)        0.045    -0.343 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encg/q_m_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.343    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encg/q_m_6
    SLICE_X1Y22          FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.853    -0.854    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X1Y22          FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.092    -0.509    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (57.909%)  route 0.137ns (42.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.553    -0.646    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/clk_25
    SLICE_X11Y24         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[6]/Q
                         net (fo=7, routed)           0.137    -0.368    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count[6]
    SLICE_X10Y24         LUT4 (Prop_lut4_I1_O)        0.048    -0.320 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count[8]_i_1_n_0
    SLICE_X10Y24         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.820    -0.887    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/clk_25
    SLICE_X10Y24         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[8]/C
                         clock pessimism              0.254    -0.633    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.131    -0.502    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.772%)  route 0.106ns (39.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.583    -0.616    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X6Y21          FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.106    -0.346    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/c1_q
    SLICE_X4Y21          FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.852    -0.855    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X4Y21          FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/c1_reg_reg/C
                         clock pessimism              0.253    -0.602    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.070    -0.532    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/r_Row_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/r_Row_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.200%)  route 0.157ns (45.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.558    -0.641    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/clk_25
    SLICE_X9Y19          FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/r_Row_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/r_Row_Count_reg[0]/Q
                         net (fo=8, routed)           0.157    -0.343    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/r_Row_Count_reg_n_0_[0]
    SLICE_X10Y19         LUT6 (Prop_lut6_I1_O)        0.045    -0.298 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/r_Row_Count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.298    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/r_Row_Count[3]_i_1__0_n_0
    SLICE_X10Y19         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/r_Row_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.826    -0.881    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/clk_25
    SLICE_X10Y19         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/r_Row_Count_reg[3]/C
                         clock pessimism              0.274    -0.607    
    SLICE_X10Y19         FDRE (Hold_fdre_C_D)         0.121    -0.486    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/r_Row_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Col_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Col_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.724%)  route 0.136ns (42.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.583    -0.616    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/clk_25
    SLICE_X5Y22          FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Col_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Col_Count_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.339    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/w_Col_Count[0]
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.045    -0.294 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Col_Count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.294    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/plusOp__0[5]
    SLICE_X6Y22          FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Col_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.851    -0.856    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/clk_25
    SLICE_X6Y22          FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Col_Count_reg[5]/C
                         clock pessimism              0.253    -0.603    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.121    -0.482    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Col_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.518%)  route 0.137ns (42.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.553    -0.646    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/clk_25
    SLICE_X11Y24         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[6]/Q
                         net (fo=7, routed)           0.137    -0.368    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count[6]
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.045    -0.323 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count[7]_i_1_n_0
    SLICE_X10Y24         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.820    -0.887    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/clk_25
    SLICE_X10Y24         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[7]/C
                         clock pessimism              0.254    -0.633    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.121    -0.512    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_Prev_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.216%)  route 0.151ns (51.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.559    -0.640    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/clk_25
    SLICE_X41Y34         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[0]/Q
                         net (fo=16, routed)          0.151    -0.348    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[6]_0[0]
    SLICE_X38Y33         FDSE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_Prev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.825    -0.882    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/clk_25
    SLICE_X38Y33         FDSE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_Prev_reg[0]/C
                         clock pessimism              0.274    -0.608    
    SLICE_X38Y33         FDSE (Hold_fdse_C_D)         0.059    -0.549    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_Prev_reg[0]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.846%)  route 0.148ns (51.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.590    -0.609    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X3Y16          FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/n1d_reg[2]/Q
                         net (fo=13, routed)          0.148    -0.321    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/q_m_reg[7]_i_2_n_0
    SLICE_X3Y18          FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.857    -0.850    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X3Y18          FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.070    -0.527    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.554    -0.645    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/clk_25
    SLICE_X10Y23         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.481 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[1]/Q
                         net (fo=12, routed)          0.105    -0.376    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count[1]
    SLICE_X11Y23         LUT5 (Prop_lut5_I4_O)        0.045    -0.331 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count[4]_i_1_n_0
    SLICE_X11Y23         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.821    -0.886    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/clk_25
    SLICE_X11Y23         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[4]/C
                         clock pessimism              0.254    -0.632    
    SLICE_X11Y23         FDRE (Hold_fdre_C_D)         0.091    -0.541    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_design_6_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y20     design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y19     design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y18     design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y17     design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y22     design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y21     design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y24     design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y23     design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y21      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/Sync_To_Count2_0/U0/r_HSync2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y21      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/Sync_To_Count2_0/U0/r_HSync2_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y21      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y21      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y27      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y27      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y27      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y27      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y27      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y27      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y21      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/Sync_To_Count2_0/U0/r_HSync2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y21      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/Sync_To_Count2_0/U0/r_HSync2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y21      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y21      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y27      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y27      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y27      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y27      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y27      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y27      design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_6_clk_wiz_0_0
  To Clock:  clkfbout_design_6_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_6_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.588ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        8.262ns  (logic 1.353ns (16.377%)  route 6.909ns (83.623%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.346 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.591    21.839    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    21.963 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=7, routed)           1.132    23.095    <hidden>
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.124    23.219 f  <hidden>
                         net (fo=1, routed)           0.650    23.869    <hidden>
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124    23.993 r  <hidden>
                         net (fo=1, routed)           0.799    24.793    <hidden>
    SLICE_X31Y26         LUT6 (Prop_lut6_I3_O)        0.124    24.917 r  <hidden>
                         net (fo=3, routed)           1.034    25.951    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I0_O)        0.124    26.075 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_6/O
                         net (fo=1, routed)           1.092    27.167    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_6_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.124    27.291 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.610    27.901    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X30Y37         LUT4 (Prop_lut4_I0_O)        0.150    28.051 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000    28.051    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    34.589    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.680 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.813    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.904 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.441    36.346    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C
                         clock pessimism              0.211    36.557    
                         clock uncertainty           -0.035    36.521    
    SLICE_X30Y37         FDRE (Setup_fdre_C_D)        0.118    36.639    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]
  -------------------------------------------------------------------
                         required time                         36.639    
                         arrival time                         -28.051    
  -------------------------------------------------------------------
                         slack                                  8.588    

Slack (MET) :             8.815ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        7.708ns  (logic 1.203ns (15.607%)  route 6.505ns (84.392%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 36.124 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.591    21.839    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    21.963 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=7, routed)           1.132    23.095    <hidden>
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.124    23.219 f  <hidden>
                         net (fo=1, routed)           0.650    23.869    <hidden>
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124    23.993 r  <hidden>
                         net (fo=1, routed)           0.799    24.793    <hidden>
    SLICE_X31Y26         LUT6 (Prop_lut6_I3_O)        0.124    24.917 r  <hidden>
                         net (fo=3, routed)           1.034    25.951    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I0_O)        0.124    26.075 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_6/O
                         net (fo=1, routed)           1.092    27.167    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_6_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.124    27.291 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.206    27.497    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X28Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    34.589    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.680 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.443    36.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X28Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C
                         clock pessimism              0.291    36.415    
                         clock uncertainty           -0.035    36.379    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)       -0.067    36.312    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg
  -------------------------------------------------------------------
                         required time                         36.312    
                         arrival time                         -27.497    
  -------------------------------------------------------------------
                         slack                                  8.815    

Slack (MET) :             10.693ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        6.069ns  (logic 1.079ns (17.778%)  route 4.990ns (82.222%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 36.347 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.591    21.839    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    21.963 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=7, routed)           1.132    23.095    <hidden>
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.124    23.219 f  <hidden>
                         net (fo=1, routed)           0.650    23.869    <hidden>
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124    23.993 r  <hidden>
                         net (fo=1, routed)           0.799    24.793    <hidden>
    SLICE_X31Y26         LUT6 (Prop_lut6_I3_O)        0.124    24.917 r  <hidden>
                         net (fo=3, routed)           0.818    25.735    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.859 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0[0]_i_1/O
                         net (fo=1, routed)           0.000    25.859    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0[0]_i_1_n_0
    SLICE_X29Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    34.589    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.680 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.813    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.904 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.442    36.347    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/C
                         clock pessimism              0.211    36.558    
                         clock uncertainty           -0.035    36.522    
    SLICE_X29Y36         FDRE (Setup_fdre_C_D)        0.029    36.551    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]
  -------------------------------------------------------------------
                         required time                         36.551    
                         arrival time                         -25.859    
  -------------------------------------------------------------------
                         slack                                 10.693    

Slack (MET) :             11.982ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.343ns  (logic 0.613ns (14.113%)  route 3.730ns (85.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 36.347 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         2.613    22.862    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.154    23.016 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read[2]_i_1/O
                         net (fo=35, routed)          1.117    24.133    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2
    SLICE_X29Y35         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    34.589    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.680 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.813    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.904 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.442    36.347    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y35         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[23]/C
                         clock pessimism              0.211    36.558    
                         clock uncertainty           -0.035    36.522    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.408    36.114    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[23]
  -------------------------------------------------------------------
                         required time                         36.114    
                         arrival time                         -24.133    
  -------------------------------------------------------------------
                         slack                                 11.982    

Slack (MET) :             11.982ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.343ns  (logic 0.613ns (14.113%)  route 3.730ns (85.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 36.347 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         2.613    22.862    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.154    23.016 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read[2]_i_1/O
                         net (fo=35, routed)          1.117    24.133    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2
    SLICE_X29Y35         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    34.589    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.680 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.813    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.904 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.442    36.347    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y35         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[24]/C
                         clock pessimism              0.211    36.558    
                         clock uncertainty           -0.035    36.522    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.408    36.114    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[24]
  -------------------------------------------------------------------
                         required time                         36.114    
                         arrival time                         -24.133    
  -------------------------------------------------------------------
                         slack                                 11.982    

Slack (MET) :             11.982ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.343ns  (logic 0.613ns (14.113%)  route 3.730ns (85.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 36.347 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         2.613    22.862    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.154    23.016 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read[2]_i_1/O
                         net (fo=35, routed)          1.117    24.133    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2
    SLICE_X29Y35         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    34.589    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.680 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.813    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.904 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.442    36.347    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y35         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[25]/C
                         clock pessimism              0.211    36.558    
                         clock uncertainty           -0.035    36.522    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.408    36.114    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[25]
  -------------------------------------------------------------------
                         required time                         36.114    
                         arrival time                         -24.133    
  -------------------------------------------------------------------
                         slack                                 11.982    

Slack (MET) :             11.982ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.343ns  (logic 0.613ns (14.113%)  route 3.730ns (85.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 36.347 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         2.613    22.862    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.154    23.016 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read[2]_i_1/O
                         net (fo=35, routed)          1.117    24.133    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2
    SLICE_X29Y35         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    34.589    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.680 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.813    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.904 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.442    36.347    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y35         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[26]/C
                         clock pessimism              0.211    36.558    
                         clock uncertainty           -0.035    36.522    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.408    36.114    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[26]
  -------------------------------------------------------------------
                         required time                         36.114    
                         arrival time                         -24.133    
  -------------------------------------------------------------------
                         slack                                 11.982    

Slack (MET) :             11.982ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.343ns  (logic 0.613ns (14.113%)  route 3.730ns (85.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 36.347 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         2.613    22.862    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.154    23.016 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read[2]_i_1/O
                         net (fo=35, routed)          1.117    24.133    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2
    SLICE_X29Y35         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    34.589    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.680 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.813    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.904 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.442    36.347    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y35         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[27]/C
                         clock pessimism              0.211    36.558    
                         clock uncertainty           -0.035    36.522    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.408    36.114    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[27]
  -------------------------------------------------------------------
                         required time                         36.114    
                         arrival time                         -24.133    
  -------------------------------------------------------------------
                         slack                                 11.982    

Slack (MET) :             11.982ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.343ns  (logic 0.613ns (14.113%)  route 3.730ns (85.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 36.347 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         2.613    22.862    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.154    23.016 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read[2]_i_1/O
                         net (fo=35, routed)          1.117    24.133    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2
    SLICE_X29Y35         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    34.589    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.680 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.813    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.904 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.442    36.347    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y35         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[28]/C
                         clock pessimism              0.211    36.558    
                         clock uncertainty           -0.035    36.522    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.408    36.114    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[28]
  -------------------------------------------------------------------
                         required time                         36.114    
                         arrival time                         -24.133    
  -------------------------------------------------------------------
                         slack                                 11.982    

Slack (MET) :             12.031ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.294ns  (logic 0.613ns (14.275%)  route 3.681ns (85.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 36.347 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         2.613    22.862    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.154    23.016 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read[2]_i_1/O
                         net (fo=35, routed)          1.068    24.083    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2
    SLICE_X28Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    34.589    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.680 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.813    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.904 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.442    36.347    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X28Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[10]/C
                         clock pessimism              0.211    36.558    
                         clock uncertainty           -0.035    36.522    
    SLICE_X28Y36         FDRE (Setup_fdre_C_CE)      -0.408    36.114    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[10]
  -------------------------------------------------------------------
                         required time                         36.114    
                         arrival time                         -24.083    
  -------------------------------------------------------------------
                         slack                                 12.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_5/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.605     0.605    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.193    design_1_i/mdm_1/U0/tck
    SLICE_X29Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4/Q
                         net (fo=1, routed)           0.110     1.444    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4_n_0
    SLICE_X29Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_5/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.566    design_1_i/mdm_1/U0/tck
    SLICE_X29Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_5/C
                         clock pessimism             -0.357     1.209    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.072     1.281    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_5
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.463%)  route 0.169ns (54.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.605     0.605    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.193    design_1_i/mdm_1/U0/tck
    SLICE_X29Y40         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDSE (Prop_fdse_C_Q)         0.141     1.334 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[9]/Q
                         net (fo=1, routed)           0.169     1.503    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid__0[9]
    SLICE_X30Y40         SRL16E                                       r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.565    design_1_i/mdm_1/U0/tck
    SLICE_X30Y40         SRL16E                                       r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/CLK
                         clock pessimism             -0.337     1.228    
    SLICE_X30Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.337    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.632 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.559     1.191    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y35         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141     1.332 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[23]/Q
                         net (fo=1, routed)           0.098     1.430    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[23]
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.049     1.479 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[22]_i_1/O
                         net (fo=1, routed)           0.000     1.479    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[22]_i_1_n_0
    SLICE_X28Y35         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.828     1.559    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X28Y35         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[22]/C
                         clock pessimism             -0.355     1.204    
    SLICE_X28Y35         FDRE (Hold_fdre_C_D)         0.107     1.311    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_0/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.605     0.605    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.193    design_1_i/mdm_1/U0/tck
    SLICE_X28Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_0/Q
                         net (fo=1, routed)           0.118     1.452    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_0_n_0
    SLICE_X29Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.566    design_1_i/mdm_1/U0/tck
    SLICE_X29Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/C
                         clock pessimism             -0.360     1.206    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.070     1.276    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.950%)  route 0.125ns (47.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.605     0.605    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.563     1.194    design_1_i/mdm_1/U0/tck
    SLICE_X29Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/Q
                         net (fo=4, routed)           0.125     1.460    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg_n_0_[4]
    SLICE_X29Y45         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.833     1.567    design_1_i/mdm_1/U0/tck
    SLICE_X29Y45         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/C
                         clock pessimism             -0.357     1.210    
    SLICE_X29Y45         FDRE (Hold_fdre_C_D)         0.072     1.282    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.895%)  route 0.196ns (58.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.632 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.555     1.187    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y30         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.328 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[34]/Q
                         net (fo=4, routed)           0.196     1.524    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[0]
    SLICE_X30Y33         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.825     1.556    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y33         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
                         clock pessimism             -0.333     1.223    
    SLICE_X30Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.340    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.190ns (57.554%)  route 0.140ns (42.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.632 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.561     1.193    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[26]/Q
                         net (fo=1, routed)           0.140     1.474    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg_n_0_[26]
    SLICE_X31Y37         LUT2 (Prop_lut2_I0_O)        0.049     1.523 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     1.523    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs[25]_i_1_n_0
    SLICE_X31Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.828     1.559    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X31Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[25]/C
                         clock pessimism             -0.333     1.226    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.107     1.333    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.632 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.556     1.188    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y31         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.329 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[35]/Q
                         net (fo=4, routed)           0.133     1.462    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[1]
    SLICE_X29Y30         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.823     1.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y30         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[34]/C
                         clock pessimism             -0.353     1.201    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.070     1.271    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.190ns (55.979%)  route 0.149ns (44.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.632 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.560     1.192    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X31Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     1.333 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[18]/Q
                         net (fo=1, routed)           0.149     1.482    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg_n_0_[18]
    SLICE_X30Y38         LUT2 (Prop_lut2_I0_O)        0.049     1.531 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000     1.531    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs[17]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.830     1.561    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[17]/C
                         clock pessimism             -0.352     1.209    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.131     1.340    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.018%)  route 0.164ns (49.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.605     0.605    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.193    design_1_i/mdm_1/U0/tck
    SLICE_X30Y42         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDSE (Prop_fdse_C_Q)         0.164     1.357 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/Q
                         net (fo=1, routed)           0.164     1.521    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid__0[20]
    SLICE_X30Y40         SRL16E                                       r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.565    design_1_i/mdm_1/U0/tck
    SLICE_X30Y40         SRL16E                                       r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/CLK
                         clock pessimism             -0.356     1.209    
    SLICE_X30Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.326    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y6  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y39   design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y39   design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X28Y46   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X28Y46   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X28Y46   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X28Y46   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X28Y46   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y40   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y40   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y40   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y40   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y40   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y40   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y33   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y33   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         16.667      15.687     SLICE_X30Y34   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y34   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y40   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y40   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y40   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y40   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y40   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y40   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y33   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X30Y33   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y34   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y34   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Setup :            0  Failing Endpoints,  Worst Slack       58.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.897ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 1.200ns (15.948%)  route 6.324ns (84.052%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns = ( 72.026 - 66.666 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.555     5.994    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X28Y31         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     6.450 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=8, routed)           0.891     7.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.465 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           0.962     8.427    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  <hidden>
                         net (fo=2, routed)           0.291     8.841    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.965 r  <hidden>
                         net (fo=6, routed)           0.937     9.903    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.027 f  <hidden>
                         net (fo=5, routed)           0.830    10.857    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    10.981 f  <hidden>
                         net (fo=1, routed)           0.819    11.800    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.924 r  <hidden>
                         net (fo=32, routed)          1.595    13.519    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    67.922    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.013 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445    69.459    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370    69.829 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671    70.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.591 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435    72.026    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.594    72.620    
                         clock uncertainty           -0.035    72.585    
    SLICE_X30Y18         FDRE (Setup_fdre_C_CE)      -0.169    72.416    <hidden>
  -------------------------------------------------------------------
                         required time                         72.416    
                         arrival time                         -13.519    
  -------------------------------------------------------------------
                         slack                                 58.897    

Slack (MET) :             58.897ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 1.200ns (15.948%)  route 6.324ns (84.052%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns = ( 72.026 - 66.666 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.555     5.994    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X28Y31         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     6.450 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=8, routed)           0.891     7.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.465 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           0.962     8.427    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  <hidden>
                         net (fo=2, routed)           0.291     8.841    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.965 r  <hidden>
                         net (fo=6, routed)           0.937     9.903    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.027 f  <hidden>
                         net (fo=5, routed)           0.830    10.857    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    10.981 f  <hidden>
                         net (fo=1, routed)           0.819    11.800    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.924 r  <hidden>
                         net (fo=32, routed)          1.595    13.519    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    67.922    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.013 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445    69.459    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370    69.829 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671    70.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.591 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435    72.026    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.594    72.620    
                         clock uncertainty           -0.035    72.585    
    SLICE_X30Y18         FDRE (Setup_fdre_C_CE)      -0.169    72.416    <hidden>
  -------------------------------------------------------------------
                         required time                         72.416    
                         arrival time                         -13.519    
  -------------------------------------------------------------------
                         slack                                 58.897    

Slack (MET) :             58.897ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 1.200ns (15.948%)  route 6.324ns (84.052%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns = ( 72.026 - 66.666 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.555     5.994    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X28Y31         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     6.450 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=8, routed)           0.891     7.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.465 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           0.962     8.427    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  <hidden>
                         net (fo=2, routed)           0.291     8.841    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.965 r  <hidden>
                         net (fo=6, routed)           0.937     9.903    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.027 f  <hidden>
                         net (fo=5, routed)           0.830    10.857    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    10.981 f  <hidden>
                         net (fo=1, routed)           0.819    11.800    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.924 r  <hidden>
                         net (fo=32, routed)          1.595    13.519    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    67.922    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.013 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445    69.459    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370    69.829 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671    70.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.591 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435    72.026    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.594    72.620    
                         clock uncertainty           -0.035    72.585    
    SLICE_X30Y18         FDRE (Setup_fdre_C_CE)      -0.169    72.416    <hidden>
  -------------------------------------------------------------------
                         required time                         72.416    
                         arrival time                         -13.519    
  -------------------------------------------------------------------
                         slack                                 58.897    

Slack (MET) :             58.897ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 1.200ns (15.948%)  route 6.324ns (84.052%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns = ( 72.026 - 66.666 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.555     5.994    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X28Y31         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     6.450 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=8, routed)           0.891     7.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.465 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           0.962     8.427    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  <hidden>
                         net (fo=2, routed)           0.291     8.841    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.965 r  <hidden>
                         net (fo=6, routed)           0.937     9.903    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.027 f  <hidden>
                         net (fo=5, routed)           0.830    10.857    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    10.981 f  <hidden>
                         net (fo=1, routed)           0.819    11.800    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.924 r  <hidden>
                         net (fo=32, routed)          1.595    13.519    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    67.922    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.013 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445    69.459    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370    69.829 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671    70.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.591 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435    72.026    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.594    72.620    
                         clock uncertainty           -0.035    72.585    
    SLICE_X30Y18         FDRE (Setup_fdre_C_CE)      -0.169    72.416    <hidden>
  -------------------------------------------------------------------
                         required time                         72.416    
                         arrival time                         -13.519    
  -------------------------------------------------------------------
                         slack                                 58.897    

Slack (MET) :             59.060ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 1.200ns (16.559%)  route 6.047ns (83.441%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 72.019 - 66.666 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.555     5.994    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X28Y31         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     6.450 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=8, routed)           0.891     7.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.465 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           0.962     8.427    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  <hidden>
                         net (fo=2, routed)           0.291     8.841    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.965 r  <hidden>
                         net (fo=6, routed)           0.937     9.903    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.027 f  <hidden>
                         net (fo=5, routed)           0.830    10.857    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    10.981 f  <hidden>
                         net (fo=1, routed)           0.819    11.800    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.924 r  <hidden>
                         net (fo=32, routed)          1.317    13.241    <hidden>
    SLICE_X39Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    67.922    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.013 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445    69.459    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370    69.829 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671    70.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.591 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428    72.019    <hidden>
    SLICE_X39Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.522    72.541    
                         clock uncertainty           -0.035    72.506    
    SLICE_X39Y24         FDRE (Setup_fdre_C_CE)      -0.205    72.301    <hidden>
  -------------------------------------------------------------------
                         required time                         72.301    
                         arrival time                         -13.241    
  -------------------------------------------------------------------
                         slack                                 59.060    

Slack (MET) :             59.060ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 1.200ns (16.559%)  route 6.047ns (83.441%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 72.019 - 66.666 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.555     5.994    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X28Y31         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     6.450 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=8, routed)           0.891     7.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.465 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           0.962     8.427    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  <hidden>
                         net (fo=2, routed)           0.291     8.841    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.965 r  <hidden>
                         net (fo=6, routed)           0.937     9.903    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.027 f  <hidden>
                         net (fo=5, routed)           0.830    10.857    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    10.981 f  <hidden>
                         net (fo=1, routed)           0.819    11.800    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.924 r  <hidden>
                         net (fo=32, routed)          1.317    13.241    <hidden>
    SLICE_X39Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    67.922    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.013 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445    69.459    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370    69.829 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671    70.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.591 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428    72.019    <hidden>
    SLICE_X39Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.522    72.541    
                         clock uncertainty           -0.035    72.506    
    SLICE_X39Y24         FDRE (Setup_fdre_C_CE)      -0.205    72.301    <hidden>
  -------------------------------------------------------------------
                         required time                         72.301    
                         arrival time                         -13.241    
  -------------------------------------------------------------------
                         slack                                 59.060    

Slack (MET) :             59.060ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 1.200ns (16.559%)  route 6.047ns (83.441%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 72.019 - 66.666 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.555     5.994    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X28Y31         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     6.450 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=8, routed)           0.891     7.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.465 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           0.962     8.427    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  <hidden>
                         net (fo=2, routed)           0.291     8.841    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.965 r  <hidden>
                         net (fo=6, routed)           0.937     9.903    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.027 f  <hidden>
                         net (fo=5, routed)           0.830    10.857    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    10.981 f  <hidden>
                         net (fo=1, routed)           0.819    11.800    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.924 r  <hidden>
                         net (fo=32, routed)          1.317    13.241    <hidden>
    SLICE_X39Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    67.922    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.013 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445    69.459    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370    69.829 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671    70.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.591 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428    72.019    <hidden>
    SLICE_X39Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.522    72.541    
                         clock uncertainty           -0.035    72.506    
    SLICE_X39Y24         FDRE (Setup_fdre_C_CE)      -0.205    72.301    <hidden>
  -------------------------------------------------------------------
                         required time                         72.301    
                         arrival time                         -13.241    
  -------------------------------------------------------------------
                         slack                                 59.060    

Slack (MET) :             59.298ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 1.200ns (16.939%)  route 5.884ns (83.061%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns = ( 72.023 - 66.666 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.555     5.994    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X28Y31         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     6.450 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=8, routed)           0.891     7.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.465 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           0.962     8.427    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  <hidden>
                         net (fo=2, routed)           0.291     8.841    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.965 r  <hidden>
                         net (fo=6, routed)           0.937     9.903    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.027 f  <hidden>
                         net (fo=5, routed)           0.830    10.857    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    10.981 f  <hidden>
                         net (fo=1, routed)           0.819    11.800    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.924 r  <hidden>
                         net (fo=32, routed)          1.155    13.079    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    67.922    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.013 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445    69.459    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370    69.829 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671    70.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.591 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.432    72.023    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.594    72.617    
                         clock uncertainty           -0.035    72.582    
    SLICE_X35Y21         FDRE (Setup_fdre_C_CE)      -0.205    72.377    <hidden>
  -------------------------------------------------------------------
                         required time                         72.377    
                         arrival time                         -13.079    
  -------------------------------------------------------------------
                         slack                                 59.298    

Slack (MET) :             59.298ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 1.200ns (16.939%)  route 5.884ns (83.061%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns = ( 72.023 - 66.666 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.555     5.994    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X28Y31         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     6.450 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=8, routed)           0.891     7.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.465 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           0.962     8.427    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  <hidden>
                         net (fo=2, routed)           0.291     8.841    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.965 r  <hidden>
                         net (fo=6, routed)           0.937     9.903    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.027 f  <hidden>
                         net (fo=5, routed)           0.830    10.857    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    10.981 f  <hidden>
                         net (fo=1, routed)           0.819    11.800    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.924 r  <hidden>
                         net (fo=32, routed)          1.155    13.079    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    67.922    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.013 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445    69.459    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370    69.829 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671    70.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.591 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.432    72.023    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.594    72.617    
                         clock uncertainty           -0.035    72.582    
    SLICE_X35Y21         FDRE (Setup_fdre_C_CE)      -0.205    72.377    <hidden>
  -------------------------------------------------------------------
                         required time                         72.377    
                         arrival time                         -13.079    
  -------------------------------------------------------------------
                         slack                                 59.298    

Slack (MET) :             59.298ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 1.200ns (16.939%)  route 5.884ns (83.061%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns = ( 72.023 - 66.666 ) 
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.555     5.994    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X28Y31         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     6.450 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=8, routed)           0.891     7.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.465 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           0.962     8.427    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  <hidden>
                         net (fo=2, routed)           0.291     8.841    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.965 r  <hidden>
                         net (fo=6, routed)           0.937     9.903    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.027 f  <hidden>
                         net (fo=5, routed)           0.830    10.857    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    10.981 f  <hidden>
                         net (fo=1, routed)           0.819    11.800    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.924 r  <hidden>
                         net (fo=32, routed)          1.155    13.079    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256    67.922    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.013 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445    69.459    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370    69.829 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671    70.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    70.591 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.432    72.023    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.594    72.617    
                         clock uncertainty           -0.035    72.582    
    SLICE_X35Y21         FDRE (Setup_fdre_C_CE)      -0.205    72.377    <hidden>
  -------------------------------------------------------------------
                         required time                         72.377    
                         arrival time                         -13.079    
  -------------------------------------------------------------------
                         slack                                 59.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.329%)  route 0.144ns (43.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.551     2.157    <hidden>
    SLICE_X33Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.141     2.298 r  <hidden>
                         net (fo=10, routed)          0.144     2.442    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.045     2.487 r  <hidden>
                         net (fo=1, routed)           0.000     2.487    <hidden>
    SLICE_X32Y26         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.817     2.864    <hidden>
    SLICE_X32Y26         FDCE                                         r  <hidden>
                         clock pessimism             -0.694     2.170    
    SLICE_X32Y26         FDCE (Hold_fdce_C_D)         0.092     2.262    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.889%)  route 0.159ns (46.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.558     2.164    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X29Y33         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     2.305 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.159     2.464    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X29Y34         LUT4 (Prop_lut4_I0_O)        0.045     2.509 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_i_1/O
                         net (fo=1, routed)           0.000     2.509    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_i_1_n_0
    SLICE_X29Y34         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.827     2.874    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X29Y34         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                         clock pessimism             -0.695     2.179    
    SLICE_X29Y34         FDRE (Hold_fdre_C_D)         0.091     2.270    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.165    <hidden>
    SLICE_X29Y15         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDCE (Prop_fdce_C_Q)         0.141     2.306 r  <hidden>
                         net (fo=2, routed)           0.168     2.474    <hidden>
    SLICE_X29Y15         LUT6 (Prop_lut6_I5_O)        0.045     2.519 r  <hidden>
                         net (fo=1, routed)           0.000     2.519    <hidden>
    SLICE_X29Y15         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.827     2.874    <hidden>
    SLICE_X29Y15         FDCE                                         r  <hidden>
                         clock pessimism             -0.709     2.165    
    SLICE_X29Y15         FDCE (Hold_fdce_C_D)         0.091     2.256    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.871ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.556     2.162    <hidden>
    SLICE_X29Y18         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDPE (Prop_fdpe_C_Q)         0.141     2.303 r  <hidden>
                         net (fo=2, routed)           0.168     2.471    <hidden>
    SLICE_X29Y18         LUT5 (Prop_lut5_I2_O)        0.045     2.516 r  <hidden>
                         net (fo=1, routed)           0.000     2.516    <hidden>
    SLICE_X29Y18         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.824     2.871    <hidden>
    SLICE_X29Y18         FDPE                                         r  <hidden>
                         clock pessimism             -0.709     2.162    
    SLICE_X29Y18         FDPE (Hold_fdpe_C_D)         0.091     2.253    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.550     2.156    <hidden>
    SLICE_X30Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.164     2.320 r  <hidden>
                         net (fo=4, routed)           0.187     2.507    <hidden>
    SLICE_X30Y25         LUT5 (Prop_lut5_I4_O)        0.045     2.552 r  <hidden>
                         net (fo=1, routed)           0.000     2.552    <hidden>
    SLICE_X30Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.816     2.863    <hidden>
    SLICE_X30Y25         FDRE                                         r  <hidden>
                         clock pessimism             -0.707     2.156    
    SLICE_X30Y25         FDRE (Hold_fdre_C_D)         0.120     2.276    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.550     2.156    <hidden>
    SLICE_X29Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141     2.297 r  <hidden>
                         net (fo=4, routed)           0.190     2.487    <hidden>
    SLICE_X29Y25         LUT4 (Prop_lut4_I3_O)        0.045     2.532 r  <hidden>
                         net (fo=1, routed)           0.000     2.532    <hidden>
    SLICE_X29Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.817     2.864    <hidden>
    SLICE_X29Y25         FDRE                                         r  <hidden>
                         clock pessimism             -0.708     2.156    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.091     2.247    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.639%)  route 0.204ns (52.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.551     2.157    <hidden>
    SLICE_X33Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.141     2.298 r  <hidden>
                         net (fo=10, routed)          0.204     2.502    <hidden>
    SLICE_X33Y26         LUT5 (Prop_lut5_I2_O)        0.045     2.547 r  <hidden>
                         net (fo=1, routed)           0.000     2.547    <hidden>
    SLICE_X33Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.817     2.864    <hidden>
    SLICE_X33Y26         FDRE                                         r  <hidden>
                         clock pessimism             -0.707     2.157    
    SLICE_X33Y26         FDRE (Hold_fdre_C_D)         0.092     2.249    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.204%)  route 0.208ns (52.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.550     2.156    <hidden>
    SLICE_X28Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.141     2.297 r  <hidden>
                         net (fo=5, routed)           0.208     2.505    <hidden>
    SLICE_X28Y25         LUT4 (Prop_lut4_I3_O)        0.045     2.550 r  <hidden>
                         net (fo=1, routed)           0.000     2.550    <hidden>
    SLICE_X28Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.817     2.864    <hidden>
    SLICE_X28Y25         FDRE                                         r  <hidden>
                         clock pessimism             -0.708     2.156    
    SLICE_X28Y25         FDRE (Hold_fdre_C_D)         0.091     2.247    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.466%)  route 0.242ns (56.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.551     2.157    <hidden>
    SLICE_X33Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.141     2.298 r  <hidden>
                         net (fo=10, routed)          0.242     2.540    <hidden>
    SLICE_X33Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.585 r  <hidden>
                         net (fo=1, routed)           0.000     2.585    <hidden>
    SLICE_X33Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.817     2.864    <hidden>
    SLICE_X33Y26         FDRE                                         r  <hidden>
                         clock pessimism             -0.707     2.157    
    SLICE_X33Y26         FDRE (Hold_fdre_C_D)         0.091     2.248    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.298%)  route 0.287ns (60.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.557     2.163    <hidden>
    SLICE_X29Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141     2.304 r  <hidden>
                         net (fo=2, routed)           0.287     2.591    <hidden>
    SLICE_X29Y17         LUT5 (Prop_lut5_I4_O)        0.045     2.636 r  <hidden>
                         net (fo=1, routed)           0.000     2.636    <hidden>
    SLICE_X29Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.825     2.872    <hidden>
    SLICE_X29Y17         FDRE                                         r  <hidden>
                         clock pessimism             -0.709     2.163    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.091     2.254    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.382    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X28Y30  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X28Y31  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X28Y31  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X30Y30  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X28Y31  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X30Y30  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X28Y31  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X28Y30  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X29Y33  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X29Y34  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X28Y30  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X28Y30  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X28Y31  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X28Y31  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X28Y31  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X28Y31  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X30Y30  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X30Y30  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X28Y31  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X28Y31  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X28Y30  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X28Y30  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X28Y31  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X28Y31  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X28Y31  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X28Y31  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X30Y30  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X30Y30  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X28Y31  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X28Y31  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_design_6_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.058ns (25.412%)  route 3.105ns (74.588%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.556    -0.973    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]/Q
                         net (fo=21, routed)          1.799     1.282    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/Q[2]
    SLICE_X32Y30         LUT4 (Prop_lut4_I2_O)        0.152     1.434 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/s00_axi_rdata[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.659     2.094    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/s00_axi_rdata[16]_INST_0_i_1_n_0
    SLICE_X33Y30         LUT5 (Prop_lut5_I2_O)        0.326     2.420 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/s00_axi_rdata[16]_INST_0/O
                         net (fo=1, routed)           0.647     3.067    <hidden>
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.124     3.191 r  <hidden>
                         net (fo=1, routed)           0.000     3.191    <hidden>
    SLICE_X35Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.433     8.422    <hidden>
    SLICE_X35Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.482     8.904    
                         clock uncertainty           -0.234     8.670    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.031     8.701    <hidden>
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -3.191    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.056ns (25.680%)  route 3.056ns (74.320%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 8.423 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.556    -0.973    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]/Q
                         net (fo=21, routed)          1.513     0.997    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/Q[2]
    SLICE_X34Y32         LUT4 (Prop_lut4_I1_O)        0.148     1.145 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/s00_axi_rdata[17]_INST_0_i_1/O
                         net (fo=3, routed)           0.480     1.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/s00_axi_rdata[17]_INST_0_i_1_n_0
    SLICE_X34Y30         LUT5 (Prop_lut5_I2_O)        0.328     1.953 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/s00_axi_rdata[17]_INST_0/O
                         net (fo=1, routed)           1.062     3.016    <hidden>
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.124     3.140 r  <hidden>
                         net (fo=1, routed)           0.000     3.140    <hidden>
    SLICE_X38Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.434     8.423    <hidden>
    SLICE_X38Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.482     8.905    
                         clock uncertainty           -0.234     8.671    
    SLICE_X38Y30         FDRE (Setup_fdre_C_D)        0.081     8.752    <hidden>
  -------------------------------------------------------------------
                         required time                          8.752    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.704ns (18.100%)  route 3.186ns (81.900%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 8.423 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.556    -0.973    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[4]/Q
                         net (fo=13, routed)          1.974     1.457    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/Q[4]
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124     1.581 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/s00_axi_rdata[22]_INST_0/O
                         net (fo=1, routed)           1.212     2.793    <hidden>
    SLICE_X36Y30         LUT4 (Prop_lut4_I0_O)        0.124     2.917 r  <hidden>
                         net (fo=1, routed)           0.000     2.917    <hidden>
    SLICE_X36Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.434     8.423    <hidden>
    SLICE_X36Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.482     8.905    
                         clock uncertainty           -0.234     8.671    
    SLICE_X36Y30         FDRE (Setup_fdre_C_D)        0.031     8.702    <hidden>
  -------------------------------------------------------------------
                         required time                          8.702    
                         arrival time                          -2.917    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.058ns (29.018%)  route 2.588ns (70.982%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.556    -0.973    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]/Q
                         net (fo=21, routed)          1.620     1.103    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/Q[2]
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.152     1.255 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/s00_axi_rdata[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.154     1.410    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/s00_axi_rdata[15]_INST_0_i_1_n_0
    SLICE_X33Y30         LUT5 (Prop_lut5_I2_O)        0.326     1.736 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/s00_axi_rdata[15]_INST_0/O
                         net (fo=1, routed)           0.814     2.549    <hidden>
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.124     2.673 r  <hidden>
                         net (fo=1, routed)           0.000     2.673    <hidden>
    SLICE_X35Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.433     8.422    <hidden>
    SLICE_X35Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.482     8.904    
                         clock uncertainty           -0.234     8.670    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.031     8.701    <hidden>
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.704ns (19.359%)  route 2.933ns (80.642%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.558    -0.971    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/clk_25
    SLICE_X33Y34         FDSE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDSE (Prop_fdse_C_Q)         0.456    -0.515 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[0]/Q
                         net (fo=20, routed)          2.129     1.614    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/Q[0]
    SLICE_X45Y34         LUT5 (Prop_lut5_I2_O)        0.124     1.738 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/s00_axi_rdata[6]_INST_0/O
                         net (fo=1, routed)           0.804     2.542    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     2.666 r  <hidden>
                         net (fo=1, routed)           0.000     2.666    <hidden>
    SLICE_X44Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.442     8.431    <hidden>
    SLICE_X44Y34         FDRE                                         r  <hidden>
                         clock pessimism              0.482     8.913    
                         clock uncertainty           -0.234     8.679    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)        0.031     8.710    <hidden>
  -------------------------------------------------------------------
                         required time                          8.710    
                         arrival time                          -2.666    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.704ns (21.012%)  route 2.646ns (78.988%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 8.423 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.556    -0.973    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[1]/Q
                         net (fo=21, routed)          1.615     1.099    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/Q[1]
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.124     1.223 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/s00_axi_rdata[14]_INST_0/O
                         net (fo=1, routed)           1.031     2.254    <hidden>
    SLICE_X36Y30         LUT4 (Prop_lut4_I0_O)        0.124     2.378 r  <hidden>
                         net (fo=1, routed)           0.000     2.378    <hidden>
    SLICE_X36Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.434     8.423    <hidden>
    SLICE_X36Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.482     8.905    
                         clock uncertainty           -0.234     8.671    
    SLICE_X36Y30         FDRE (Setup_fdre_C_D)        0.029     8.700    <hidden>
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -2.378    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.766ns (23.115%)  route 2.548ns (76.885%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.559    -0.970    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/clk_25
    SLICE_X34Y35         FDSE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDSE (Prop_fdse_C_Q)         0.518    -0.452 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[1]/Q
                         net (fo=21, routed)          1.700     1.249    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/Q[1]
    SLICE_X43Y34         LUT5 (Prop_lut5_I2_O)        0.124     1.373 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/s00_axi_rdata[7]_INST_0/O
                         net (fo=1, routed)           0.848     2.220    <hidden>
    SLICE_X43Y35         LUT6 (Prop_lut6_I2_O)        0.124     2.344 r  <hidden>
                         net (fo=1, routed)           0.000     2.344    <hidden>
    SLICE_X43Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.442     8.431    <hidden>
    SLICE_X43Y35         FDRE                                         r  <hidden>
                         clock pessimism              0.482     8.913    
                         clock uncertainty           -0.234     8.679    
    SLICE_X43Y35         FDRE (Setup_fdre_C_D)        0.029     8.708    <hidden>
  -------------------------------------------------------------------
                         required time                          8.708    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.704ns (21.830%)  route 2.521ns (78.170%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 8.423 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.556    -0.973    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[1]/Q
                         net (fo=21, routed)          1.211     0.695    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/Q[1]
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124     0.819 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/s00_axi_rdata[19]_INST_0/O
                         net (fo=1, routed)           1.310     2.128    <hidden>
    SLICE_X36Y30         LUT4 (Prop_lut4_I0_O)        0.124     2.252 r  <hidden>
                         net (fo=1, routed)           0.000     2.252    <hidden>
    SLICE_X36Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.434     8.423    <hidden>
    SLICE_X36Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.482     8.905    
                         clock uncertainty           -0.234     8.671    
    SLICE_X36Y30         FDRE (Setup_fdre_C_D)        0.031     8.702    <hidden>
  -------------------------------------------------------------------
                         required time                          8.702    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.839ns (26.228%)  route 2.360ns (73.772%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 8.423 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.556    -0.973    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[0]/Q
                         net (fo=13, routed)          1.345     0.792    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/Q[0]
    SLICE_X37Y30         LUT5 (Prop_lut5_I2_O)        0.296     1.088 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/s00_axi_rdata[12]_INST_0/O
                         net (fo=1, routed)           1.015     2.102    <hidden>
    SLICE_X37Y30         LUT4 (Prop_lut4_I0_O)        0.124     2.226 r  <hidden>
                         net (fo=1, routed)           0.000     2.226    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.434     8.423    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.482     8.905    
                         clock uncertainty           -0.234     8.671    
    SLICE_X37Y30         FDRE (Setup_fdre_C_D)        0.029     8.700    <hidden>
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -2.226    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.766ns (24.685%)  route 2.337ns (75.315%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 8.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.559    -0.970    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/clk_25
    SLICE_X34Y35         FDSE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDSE (Prop_fdse_C_Q)         0.518    -0.452 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[2]/Q
                         net (fo=22, routed)          1.531     1.080    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/Q[2]
    SLICE_X41Y30         LUT5 (Prop_lut5_I2_O)        0.124     1.204 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/s00_axi_rdata[8]_INST_0/O
                         net (fo=1, routed)           0.806     2.010    <hidden>
    SLICE_X41Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.134 r  <hidden>
                         net (fo=1, routed)           0.000     2.134    <hidden>
    SLICE_X41Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.436     8.425    <hidden>
    SLICE_X41Y29         FDRE                                         r  <hidden>
                         clock pessimism              0.482     8.907    
                         clock uncertainty           -0.234     8.673    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.029     8.702    <hidden>
  -------------------------------------------------------------------
                         required time                          8.702    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  6.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/Dir_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.231ns (32.467%)  route 0.481ns (67.533%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.558    -0.641    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/clk_25
    SLICE_X35Y34         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/Dir_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/Dir_Y_reg/Q
                         net (fo=2, routed)           0.261    -0.240    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/slv_reg2[25]
    SLICE_X39Y31         LUT5 (Prop_lut5_I2_O)        0.045    -0.195 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/s00_axi_rdata[25]_INST_0/O
                         net (fo=1, routed)           0.220     0.025    <hidden>
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.045     0.070 r  <hidden>
                         net (fo=1, routed)           0.000     0.070    <hidden>
    SLICE_X39Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.823    -0.884    <hidden>
    SLICE_X39Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.508    -0.376    
                         clock uncertainty            0.234    -0.142    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.092    -0.050    <hidden>
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.296ns (35.699%)  route 0.533ns (64.301%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.559    -0.640    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/clk_25
    SLICE_X41Y34         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[0]/Q
                         net (fo=16, routed)          0.353    -0.146    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[6]_0[0]
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.044    -0.102 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/s00_axi_rdata[0]_INST_0/O
                         net (fo=1, routed)           0.180     0.078    <hidden>
    SLICE_X46Y36         LUT6 (Prop_lut6_I2_O)        0.111     0.189 r  <hidden>
                         net (fo=1, routed)           0.000     0.189    <hidden>
    SLICE_X46Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.829    -0.878    <hidden>
    SLICE_X46Y36         FDRE                                         r  <hidden>
                         clock pessimism              0.508    -0.370    
                         clock uncertainty            0.234    -0.136    
    SLICE_X46Y36         FDRE (Hold_fdre_C_D)         0.120    -0.016    <hidden>
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.254ns (29.859%)  route 0.597ns (70.141%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.558    -0.641    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/clk_25
    SLICE_X34Y35         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.477 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[4]/Q
                         net (fo=21, routed)          0.367    -0.110    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/Q[4]
    SLICE_X34Y30         LUT5 (Prop_lut5_I2_O)        0.045    -0.065 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/s00_axi_rdata[10]_INST_0/O
                         net (fo=1, routed)           0.229     0.164    <hidden>
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.045     0.209 r  <hidden>
                         net (fo=1, routed)           0.000     0.209    <hidden>
    SLICE_X35Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.821    -0.886    <hidden>
    SLICE_X35Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.508    -0.378    
                         clock uncertainty            0.234    -0.144    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.091    -0.053    <hidden>
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.271ns (29.971%)  route 0.633ns (70.029%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.557    -0.642    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.514 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[0]/Q
                         net (fo=13, routed)          0.332    -0.182    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/Q[0]
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.098    -0.084 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/s00_axi_rdata[18]_INST_0/O
                         net (fo=1, routed)           0.301     0.217    <hidden>
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.045     0.262 r  <hidden>
                         net (fo=1, routed)           0.000     0.262    <hidden>
    SLICE_X39Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.823    -0.884    <hidden>
    SLICE_X39Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.508    -0.376    
                         clock uncertainty            0.234    -0.142    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.091    -0.051    <hidden>
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.231ns (24.223%)  route 0.723ns (75.777%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.559    -0.640    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/clk_25
    SLICE_X39Y34         FDSE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDSE (Prop_fdse_C_Q)         0.141    -0.499 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[4]/Q
                         net (fo=16, routed)          0.417    -0.082    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[6]_0[4]
    SLICE_X43Y34         LUT5 (Prop_lut5_I2_O)        0.045    -0.037 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/s00_axi_rdata[4]_INST_0/O
                         net (fo=1, routed)           0.305     0.268    <hidden>
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.045     0.313 r  <hidden>
                         net (fo=1, routed)           0.000     0.313    <hidden>
    SLICE_X44Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.829    -0.878    <hidden>
    SLICE_X44Y35         FDRE                                         r  <hidden>
                         clock pessimism              0.508    -0.370    
                         clock uncertainty            0.234    -0.136    
    SLICE_X44Y35         FDRE (Hold_fdre_C_D)         0.092    -0.044    <hidden>
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.231ns (24.198%)  route 0.724ns (75.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.559    -0.640    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/clk_25
    SLICE_X39Y34         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[3]/Q
                         net (fo=15, routed)          0.412    -0.087    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[6]_0[3]
    SLICE_X44Y33         LUT5 (Prop_lut5_I0_O)        0.045    -0.042 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/s00_axi_rdata[3]_INST_0/O
                         net (fo=1, routed)           0.311     0.269    <hidden>
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.045     0.314 r  <hidden>
                         net (fo=1, routed)           0.000     0.314    <hidden>
    SLICE_X44Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.827    -0.880    <hidden>
    SLICE_X44Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.508    -0.372    
                         clock uncertainty            0.234    -0.138    
    SLICE_X44Y33         FDRE (Hold_fdre_C_D)         0.091    -0.047    <hidden>
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.231ns (23.377%)  route 0.757ns (76.623%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.559    -0.640    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/clk_25
    SLICE_X41Y34         FDSE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDSE (Prop_fdse_C_Q)         0.141    -0.499 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[2]/Q
                         net (fo=16, routed)          0.392    -0.107    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_reg[6]_0[2]
    SLICE_X44Y34         LUT5 (Prop_lut5_I0_O)        0.045    -0.062 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/s00_axi_rdata[2]_INST_0/O
                         net (fo=1, routed)           0.365     0.303    <hidden>
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.348 r  <hidden>
                         net (fo=1, routed)           0.000     0.348    <hidden>
    SLICE_X44Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.828    -0.879    <hidden>
    SLICE_X44Y34         FDRE                                         r  <hidden>
                         clock pessimism              0.508    -0.371    
                         clock uncertainty            0.234    -0.137    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.091    -0.046    <hidden>
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.272ns (27.010%)  route 0.735ns (72.990%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.557    -0.642    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.514 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[3]/Q
                         net (fo=17, routed)          0.383    -0.131    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/Q[3]
    SLICE_X37Y31         LUT5 (Prop_lut5_I2_O)        0.099    -0.032 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/s00_axi_rdata[21]_INST_0/O
                         net (fo=1, routed)           0.352     0.320    <hidden>
    SLICE_X37Y30         LUT4 (Prop_lut4_I0_O)        0.045     0.365 r  <hidden>
                         net (fo=1, routed)           0.000     0.365    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.822    -0.885    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.508    -0.377    
                         clock uncertainty            0.234    -0.143    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.092    -0.051    <hidden>
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.662%)  route 0.788ns (77.338%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.557    -0.642    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/clk_25
    SLICE_X36Y32         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y_reg[2]/Q
                         net (fo=21, routed)          0.550     0.048    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/Q[2]
    SLICE_X34Y30         LUT5 (Prop_lut5_I2_O)        0.045     0.093 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/s00_axi_rdata[20]_INST_0/O
                         net (fo=1, routed)           0.239     0.332    <hidden>
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.045     0.377 r  <hidden>
                         net (fo=1, routed)           0.000     0.377    <hidden>
    SLICE_X35Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.821    -0.886    <hidden>
    SLICE_X35Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.508    -0.378    
                         clock uncertainty            0.234    -0.144    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.092    -0.052    <hidden>
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_25_design_6_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.231ns (21.972%)  route 0.820ns (78.028%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.559    -0.640    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/clk_25
    SLICE_X33Y35         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y_reg[5]/Q
                         net (fo=20, routed)          0.568     0.069    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/Q[5]
    SLICE_X38Y30         LUT5 (Prop_lut5_I2_O)        0.045     0.114 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/s00_axi_rdata[11]_INST_0/O
                         net (fo=1, routed)           0.252     0.366    <hidden>
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.045     0.411 r  <hidden>
                         net (fo=1, routed)           0.000     0.411    <hidden>
    SLICE_X38Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.822    -0.885    <hidden>
    SLICE_X38Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.508    -0.377    
                         clock uncertainty            0.234    -0.143    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.120    -0.023    <hidden>
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.434    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_25_design_6_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        2.976ns  (logic 0.580ns (19.486%)  route 2.396ns (80.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 29.030 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    27.471 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.559    29.030    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    29.486 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           1.526    31.012    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/Q[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.124    31.136 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.871    32.007    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/p_0_in
    SLICE_X51Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.445    38.434    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/clk_25
    SLICE_X51Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[16]/C
                         clock pessimism              0.482    38.916    
                         clock uncertainty           -0.236    38.680    
    SLICE_X51Y33         FDRE (Setup_fdre_C_R)       -0.429    38.251    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         38.251    
                         arrival time                         -32.007    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        2.976ns  (logic 0.580ns (19.486%)  route 2.396ns (80.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 29.030 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    27.471 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.559    29.030    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    29.486 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           1.526    31.012    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/Q[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.124    31.136 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.871    32.007    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/p_0_in
    SLICE_X51Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.445    38.434    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/clk_25
    SLICE_X51Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[17]/C
                         clock pessimism              0.482    38.916    
                         clock uncertainty           -0.236    38.680    
    SLICE_X51Y33         FDRE (Setup_fdre_C_R)       -0.429    38.251    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         38.251    
                         arrival time                         -32.007    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        2.842ns  (logic 0.580ns (20.409%)  route 2.262ns (79.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 29.030 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    27.471 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.559    29.030    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    29.486 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           1.526    31.012    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/Q[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.124    31.136 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.736    31.872    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/p_0_in
    SLICE_X51Y29         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.441    38.430    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/clk_25
    SLICE_X51Y29         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[0]/C
                         clock pessimism              0.482    38.912    
                         clock uncertainty           -0.236    38.676    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.429    38.247    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.247    
                         arrival time                         -31.872    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        2.842ns  (logic 0.580ns (20.409%)  route 2.262ns (79.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 29.030 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    27.471 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.559    29.030    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    29.486 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           1.526    31.012    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/Q[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.124    31.136 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.736    31.872    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/p_0_in
    SLICE_X51Y29         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.441    38.430    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/clk_25
    SLICE_X51Y29         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[1]/C
                         clock pessimism              0.482    38.912    
                         clock uncertainty           -0.236    38.676    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.429    38.247    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.247    
                         arrival time                         -31.872    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        2.842ns  (logic 0.580ns (20.409%)  route 2.262ns (79.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 29.030 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    27.471 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.559    29.030    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    29.486 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           1.526    31.012    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/Q[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.124    31.136 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.736    31.872    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/p_0_in
    SLICE_X51Y29         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.441    38.430    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/clk_25
    SLICE_X51Y29         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[2]/C
                         clock pessimism              0.482    38.912    
                         clock uncertainty           -0.236    38.676    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.429    38.247    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.247    
                         arrival time                         -31.872    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        2.842ns  (logic 0.580ns (20.409%)  route 2.262ns (79.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 29.030 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    27.471 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.559    29.030    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    29.486 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           1.526    31.012    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/Q[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.124    31.136 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.736    31.872    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/p_0_in
    SLICE_X51Y29         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.441    38.430    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/clk_25
    SLICE_X51Y29         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[3]/C
                         clock pessimism              0.482    38.912    
                         clock uncertainty           -0.236    38.676    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.429    38.247    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.247    
                         arrival time                         -31.872    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        2.840ns  (logic 0.580ns (20.421%)  route 2.260ns (79.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 29.030 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    27.471 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.559    29.030    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    29.486 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           1.526    31.012    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/Q[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.124    31.136 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.734    31.871    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/p_0_in
    SLICE_X51Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.441    38.430    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/clk_25
    SLICE_X51Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[4]/C
                         clock pessimism              0.482    38.912    
                         clock uncertainty           -0.236    38.676    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.429    38.247    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.247    
                         arrival time                         -31.871    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        2.840ns  (logic 0.580ns (20.421%)  route 2.260ns (79.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 29.030 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    27.471 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.559    29.030    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    29.486 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           1.526    31.012    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/Q[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.124    31.136 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.734    31.871    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/p_0_in
    SLICE_X51Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.441    38.430    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/clk_25
    SLICE_X51Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[5]/C
                         clock pessimism              0.482    38.912    
                         clock uncertainty           -0.236    38.676    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.429    38.247    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.247    
                         arrival time                         -31.871    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        2.840ns  (logic 0.580ns (20.421%)  route 2.260ns (79.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 29.030 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    27.471 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.559    29.030    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    29.486 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           1.526    31.012    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/Q[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.124    31.136 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.734    31.871    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/p_0_in
    SLICE_X51Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.441    38.430    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/clk_25
    SLICE_X51Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[6]/C
                         clock pessimism              0.482    38.912    
                         clock uncertainty           -0.236    38.676    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.429    38.247    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.247    
                         arrival time                         -31.871    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_6_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        2.840ns  (logic 0.580ns (20.421%)  route 2.260ns (79.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 29.030 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    27.471 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.559    29.030    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    29.486 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           1.526    31.012    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/Q[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.124    31.136 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.734    31.871    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/p_0_in
    SLICE_X51Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    38.446    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.441    38.430    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/clk_25
    SLICE_X51Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[7]/C
                         clock pessimism              0.482    38.912    
                         clock uncertainty           -0.236    38.676    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.429    38.247    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.247    
                         arrival time                         -31.871    
  -------------------------------------------------------------------
                         slack                                  6.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.140%)  route 0.585ns (75.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.559    -0.640    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.585     0.085    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/Q[0]
    SLICE_X47Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.130 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_State_i_1__1/O
                         net (fo=1, routed)           0.000     0.130    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_State_i_1__1_n_0
    SLICE_X47Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.824    -0.883    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/clk_25
    SLICE_X47Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_State_reg/C
                         clock pessimism              0.508    -0.375    
                         clock uncertainty            0.236    -0.139    
    SLICE_X47Y30         FDRE (Hold_fdre_C_D)         0.092    -0.047    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.565%)  route 0.542ns (74.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.559    -0.640    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.348    -0.152    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/Q[0]
    SLICE_X47Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.107 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count[0]_i_1__1/O
                         net (fo=18, routed)          0.194     0.087    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/p_0_in
    SLICE_X46Y31         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.825    -0.882    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/clk_25
    SLICE_X46Y31         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[16]/C
                         clock pessimism              0.508    -0.374    
                         clock uncertainty            0.236    -0.138    
    SLICE_X46Y31         FDRE (Hold_fdre_C_R)         0.009    -0.129    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.565%)  route 0.542ns (74.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.559    -0.640    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.348    -0.152    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/Q[0]
    SLICE_X47Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.107 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count[0]_i_1__1/O
                         net (fo=18, routed)          0.194     0.087    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/p_0_in
    SLICE_X46Y31         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.825    -0.882    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/clk_25
    SLICE_X46Y31         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[17]/C
                         clock pessimism              0.508    -0.374    
                         clock uncertainty            0.236    -0.138    
    SLICE_X46Y31         FDRE (Hold_fdre_C_R)         0.009    -0.129    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.884%)  route 0.627ns (77.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.559    -0.640    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           0.627     0.128    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/Q[0]
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.173 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_State_i_1/O
                         net (fo=1, routed)           0.000     0.173    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_State_i_1_n_0
    SLICE_X53Y31         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.828    -0.879    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/clk_25
    SLICE_X53Y31         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_State_reg/C
                         clock pessimism              0.508    -0.371    
                         clock uncertainty            0.236    -0.135    
    SLICE_X53Y31         FDRE (Hold_fdre_C_D)         0.091    -0.044    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.307%)  route 0.549ns (74.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.559    -0.640    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.348    -0.152    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/Q[0]
    SLICE_X47Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.107 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count[0]_i_1__1/O
                         net (fo=18, routed)          0.201     0.095    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/p_0_in
    SLICE_X46Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.824    -0.883    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/clk_25
    SLICE_X46Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[12]/C
                         clock pessimism              0.508    -0.375    
                         clock uncertainty            0.236    -0.139    
    SLICE_X46Y30         FDRE (Hold_fdre_C_R)         0.009    -0.130    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.307%)  route 0.549ns (74.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.559    -0.640    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.348    -0.152    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/Q[0]
    SLICE_X47Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.107 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count[0]_i_1__1/O
                         net (fo=18, routed)          0.201     0.095    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/p_0_in
    SLICE_X46Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.824    -0.883    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/clk_25
    SLICE_X46Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[13]/C
                         clock pessimism              0.508    -0.375    
                         clock uncertainty            0.236    -0.139    
    SLICE_X46Y30         FDRE (Hold_fdre_C_R)         0.009    -0.130    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.307%)  route 0.549ns (74.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.559    -0.640    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.348    -0.152    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/Q[0]
    SLICE_X47Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.107 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count[0]_i_1__1/O
                         net (fo=18, routed)          0.201     0.095    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/p_0_in
    SLICE_X46Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.824    -0.883    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/clk_25
    SLICE_X46Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[14]/C
                         clock pessimism              0.508    -0.375    
                         clock uncertainty            0.236    -0.139    
    SLICE_X46Y30         FDRE (Hold_fdre_C_R)         0.009    -0.130    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.307%)  route 0.549ns (74.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.559    -0.640    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.348    -0.152    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/Q[0]
    SLICE_X47Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.107 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count[0]_i_1__1/O
                         net (fo=18, routed)          0.201     0.095    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/p_0_in
    SLICE_X46Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.824    -0.883    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/clk_25
    SLICE_X46Y30         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[15]/C
                         clock pessimism              0.508    -0.375    
                         clock uncertainty            0.236    -0.139    
    SLICE_X46Y30         FDRE (Hold_fdre_C_R)         0.009    -0.130    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.256%)  route 0.550ns (74.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.559    -0.640    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.348    -0.152    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/Q[0]
    SLICE_X47Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.107 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count[0]_i_1__1/O
                         net (fo=18, routed)          0.203     0.096    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/p_0_in
    SLICE_X46Y29         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.823    -0.884    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/clk_25
    SLICE_X46Y29         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[10]/C
                         clock pessimism              0.508    -0.376    
                         clock uncertainty            0.236    -0.140    
    SLICE_X46Y29         FDRE (Hold_fdre_C_R)         0.009    -0.131    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_6_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_6_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.256%)  route 0.550ns (74.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.559    -0.640    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y33         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.348    -0.152    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/Q[0]
    SLICE_X47Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.107 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count[0]_i_1__1/O
                         net (fo=18, routed)          0.203     0.096    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/p_0_in
    SLICE_X46Y29         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.823    -0.884    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/clk_25
    SLICE_X46Y29         FDRE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[11]/C
                         clock pessimism              0.508    -0.376    
                         clock uncertainty            0.236    -0.140    
    SLICE_X46Y29         FDRE (Hold_fdre_C_R)         0.009    -0.131    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.227    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 1.464ns (26.970%)  route 3.963ns (73.030%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=1, routed)           3.963     5.302    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X30Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.426 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     5.426    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X30Y35         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.440    -1.571    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X30Y35         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.287ns  (logic 1.494ns (28.250%)  route 3.794ns (71.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.794     5.287    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X48Y37         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.447    -1.564    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y37         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_0_tri_io[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.901ns  (logic 1.322ns (45.546%)  route 1.580ns (54.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  gpio_rtl_0_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_0_tri_iobuf_1/IO
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  gpio_rtl_0_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           1.580     2.901    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X51Y41         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.451    -1.560    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X51Y41         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_0_tri_io[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.895ns  (logic 1.316ns (45.475%)  route 1.578ns (54.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  gpio_rtl_0_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_0_tri_iobuf_0/IO
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  gpio_rtl_0_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           1.578     2.895    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X52Y43         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.452    -1.559    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y43         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_rtl_0_tri_io[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.394ns (36.072%)  route 0.697ns (63.928%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  gpio_rtl_0_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_0_tri_iobuf_0/IO
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  gpio_rtl_0_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           0.697     1.091    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X52Y43         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.837    -0.870    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y43         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_0_tri_io[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.105ns  (logic 0.399ns (36.083%)  route 0.706ns (63.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  gpio_rtl_0_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_0_tri_iobuf_1/IO
    J1                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  gpio_rtl_0_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           0.706     1.105    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X51Y41         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.836    -0.871    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X51Y41         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.937ns  (logic 0.261ns (13.492%)  route 1.676ns (86.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.676     1.937    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X48Y37         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.832    -0.875    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y37         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.184ns  (logic 0.461ns (21.122%)  route 1.723ns (78.878%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 f  reset_rtl_0_IBUF_inst/O
                         net (fo=1, routed)           1.723     2.139    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X30Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.184 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.184    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X30Y35         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.827    -0.880    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X30Y35         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.962ns  (logic 0.642ns (16.204%)  route 3.320ns (83.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.570    -0.959    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.698     2.258    <hidden>
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.382 f  <hidden>
                         net (fo=3, routed)           0.622     3.004    <hidden>
    SLICE_X49Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.451    -1.560    <hidden>
    SLICE_X49Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.962ns  (logic 0.642ns (16.204%)  route 3.320ns (83.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.570    -0.959    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.698     2.258    <hidden>
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.382 f  <hidden>
                         net (fo=3, routed)           0.622     3.004    <hidden>
    SLICE_X49Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.451    -1.560    <hidden>
    SLICE_X49Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.962ns  (logic 0.642ns (16.204%)  route 3.320ns (83.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.570    -0.959    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.698     2.258    <hidden>
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.382 f  <hidden>
                         net (fo=3, routed)           0.622     3.004    <hidden>
    SLICE_X49Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.451    -1.560    <hidden>
    SLICE_X49Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.906ns  (logic 0.672ns (17.202%)  route 3.234ns (82.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.570    -0.959    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.698     2.258    <hidden>
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.154     2.412 f  <hidden>
                         net (fo=3, routed)           0.536     2.948    <hidden>
    SLICE_X48Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.451    -1.560    <hidden>
    SLICE_X48Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.906ns  (logic 0.672ns (17.202%)  route 3.234ns (82.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.570    -0.959    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.698     2.258    <hidden>
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.154     2.412 f  <hidden>
                         net (fo=3, routed)           0.536     2.948    <hidden>
    SLICE_X48Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.451    -1.560    <hidden>
    SLICE_X48Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.906ns  (logic 0.672ns (17.202%)  route 3.234ns (82.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.570    -0.959    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.698     2.258    <hidden>
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.154     2.412 f  <hidden>
                         net (fo=3, routed)           0.536     2.948    <hidden>
    SLICE_X48Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.451    -1.560    <hidden>
    SLICE_X48Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.716ns  (logic 0.642ns (17.278%)  route 3.074ns (82.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.570    -0.959    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.452     2.011    <hidden>
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.135 f  <hidden>
                         net (fo=3, routed)           0.622     2.757    <hidden>
    SLICE_X38Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.445    -1.566    <hidden>
    SLICE_X38Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.716ns  (logic 0.642ns (17.278%)  route 3.074ns (82.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.570    -0.959    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.452     2.011    <hidden>
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.135 f  <hidden>
                         net (fo=3, routed)           0.622     2.757    <hidden>
    SLICE_X38Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.445    -1.566    <hidden>
    SLICE_X38Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.716ns  (logic 0.642ns (17.278%)  route 3.074ns (82.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.570    -0.959    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.452     2.011    <hidden>
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.135 f  <hidden>
                         net (fo=3, routed)           0.622     2.757    <hidden>
    SLICE_X38Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.445    -1.566    <hidden>
    SLICE_X38Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.665ns  (logic 0.671ns (18.309%)  route 2.994ns (81.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.570    -0.959    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.462     2.021    <hidden>
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.153     2.174 f  <hidden>
                         net (fo=3, routed)           0.532     2.706    <hidden>
    SLICE_X38Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.445    -1.566    <hidden>
    SLICE_X38Y45         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.979ns  (logic 0.467ns (47.683%)  route 0.512ns (52.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.440    -1.571    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y36         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.367    -1.204 r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.512    -0.692    <hidden>
    SLICE_X31Y36         LUT2 (Prop_lut2_I0_O)        0.100    -0.592 r  <hidden>
                         net (fo=1, routed)           0.000    -0.592    <hidden>
    SLICE_X31Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.560    -0.969    <hidden>
    SLICE_X31Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.502ns  (logic 0.518ns (34.487%)  route 0.984ns (65.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.451    -1.560    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.418    -1.142 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.701    -0.441    <hidden>
    SLICE_X54Y43         LUT1 (Prop_lut1_I0_O)        0.100    -0.341 f  <hidden>
                         net (fo=3, routed)           0.283    -0.058    <hidden>
    SLICE_X54Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.571    -0.958    <hidden>
    SLICE_X54Y44         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.502ns  (logic 0.518ns (34.487%)  route 0.984ns (65.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.451    -1.560    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.418    -1.142 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.701    -0.441    <hidden>
    SLICE_X54Y43         LUT1 (Prop_lut1_I0_O)        0.100    -0.341 f  <hidden>
                         net (fo=3, routed)           0.283    -0.058    <hidden>
    SLICE_X54Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.571    -0.958    <hidden>
    SLICE_X54Y44         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.502ns  (logic 0.518ns (34.487%)  route 0.984ns (65.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.451    -1.560    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.418    -1.142 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.701    -0.441    <hidden>
    SLICE_X54Y43         LUT1 (Prop_lut1_I0_O)        0.100    -0.341 f  <hidden>
                         net (fo=3, routed)           0.283    -0.058    <hidden>
    SLICE_X54Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.571    -0.958    <hidden>
    SLICE_X54Y44         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.209ns (31.056%)  route 0.464ns (68.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.565    -0.634    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.300    -0.170    <hidden>
    SLICE_X52Y42         LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  <hidden>
                         net (fo=3, routed)           0.164     0.039    <hidden>
    SLICE_X51Y42         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.836    -0.871    <hidden>
    SLICE_X51Y42         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.209ns (31.056%)  route 0.464ns (68.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.565    -0.634    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.300    -0.170    <hidden>
    SLICE_X52Y42         LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  <hidden>
                         net (fo=3, routed)           0.164     0.039    <hidden>
    SLICE_X51Y42         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.836    -0.871    <hidden>
    SLICE_X51Y42         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.209ns (31.056%)  route 0.464ns (68.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.565    -0.634    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.300    -0.170    <hidden>
    SLICE_X52Y42         LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  <hidden>
                         net (fo=3, routed)           0.164     0.039    <hidden>
    SLICE_X51Y42         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.836    -0.871    <hidden>
    SLICE_X51Y42         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.213ns (30.885%)  route 0.477ns (69.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.565    -0.634    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.300    -0.170    <hidden>
    SLICE_X52Y42         LUT1 (Prop_lut1_I0_O)        0.049    -0.121 f  <hidden>
                         net (fo=3, routed)           0.177     0.055    <hidden>
    SLICE_X52Y42         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.836    -0.871    <hidden>
    SLICE_X52Y42         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.213ns (30.885%)  route 0.477ns (69.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.565    -0.634    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.300    -0.170    <hidden>
    SLICE_X52Y42         LUT1 (Prop_lut1_I0_O)        0.049    -0.121 f  <hidden>
                         net (fo=3, routed)           0.177     0.055    <hidden>
    SLICE_X52Y42         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.836    -0.871    <hidden>
    SLICE_X52Y42         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.213ns (30.885%)  route 0.477ns (69.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.565    -0.634    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.300    -0.170    <hidden>
    SLICE_X52Y42         LUT1 (Prop_lut1_I0_O)        0.049    -0.121 f  <hidden>
                         net (fo=3, routed)           0.177     0.055    <hidden>
    SLICE_X52Y42         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.836    -0.871    <hidden>
    SLICE_X52Y42         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay           940 Endpoints
Min Delay           940 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.517ns  (logic 0.718ns (47.325%)  route 0.799ns (52.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    5.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.558     5.997    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X29Y33         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.419     6.416 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=4, routed)           0.799     7.216    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X30Y35         LUT2 (Prop_lut2_I0_O)        0.299     7.515 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     7.515    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X30Y35         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.440    -1.571    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X30Y35         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 0.606ns (12.115%)  route 4.396ns (87.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.552     5.991    <hidden>
    SLICE_X29Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     6.447 r  <hidden>
                         net (fo=2, routed)           0.820     7.267    <hidden>
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.150     7.417 r  <hidden>
                         net (fo=128, routed)         3.576    10.993    <hidden>
    SLICE_X38Y18         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.435    -1.576    <hidden>
    SLICE_X38Y18         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 0.606ns (12.115%)  route 4.396ns (87.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.552     5.991    <hidden>
    SLICE_X29Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     6.447 r  <hidden>
                         net (fo=2, routed)           0.820     7.267    <hidden>
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.150     7.417 r  <hidden>
                         net (fo=128, routed)         3.576    10.993    <hidden>
    SLICE_X38Y18         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.435    -1.576    <hidden>
    SLICE_X38Y18         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 0.606ns (12.115%)  route 4.396ns (87.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.552     5.991    <hidden>
    SLICE_X29Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     6.447 r  <hidden>
                         net (fo=2, routed)           0.820     7.267    <hidden>
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.150     7.417 r  <hidden>
                         net (fo=128, routed)         3.576    10.993    <hidden>
    SLICE_X38Y18         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.435    -1.576    <hidden>
    SLICE_X38Y18         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 0.606ns (12.115%)  route 4.396ns (87.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.552     5.991    <hidden>
    SLICE_X29Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     6.447 r  <hidden>
                         net (fo=2, routed)           0.820     7.267    <hidden>
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.150     7.417 r  <hidden>
                         net (fo=128, routed)         3.576    10.993    <hidden>
    SLICE_X38Y18         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.435    -1.576    <hidden>
    SLICE_X38Y18         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 0.606ns (12.115%)  route 4.396ns (87.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.552     5.991    <hidden>
    SLICE_X29Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     6.447 r  <hidden>
                         net (fo=2, routed)           0.820     7.267    <hidden>
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.150     7.417 r  <hidden>
                         net (fo=128, routed)         3.576    10.993    <hidden>
    SLICE_X38Y18         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.435    -1.576    <hidden>
    SLICE_X38Y18         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 0.606ns (12.115%)  route 4.396ns (87.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.552     5.991    <hidden>
    SLICE_X29Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     6.447 r  <hidden>
                         net (fo=2, routed)           0.820     7.267    <hidden>
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.150     7.417 r  <hidden>
                         net (fo=128, routed)         3.576    10.993    <hidden>
    SLICE_X38Y18         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.435    -1.576    <hidden>
    SLICE_X38Y18         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 0.606ns (12.115%)  route 4.396ns (87.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.552     5.991    <hidden>
    SLICE_X29Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     6.447 r  <hidden>
                         net (fo=2, routed)           0.820     7.267    <hidden>
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.150     7.417 r  <hidden>
                         net (fo=128, routed)         3.576    10.993    <hidden>
    SLICE_X38Y18         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.435    -1.576    <hidden>
    SLICE_X38Y18         RAMS32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 0.606ns (12.115%)  route 4.396ns (87.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.552     5.991    <hidden>
    SLICE_X29Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     6.447 r  <hidden>
                         net (fo=2, routed)           0.820     7.267    <hidden>
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.150     7.417 r  <hidden>
                         net (fo=128, routed)         3.576    10.993    <hidden>
    SLICE_X38Y18         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.435    -1.576    <hidden>
    SLICE_X38Y18         RAMS32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.811ns  (logic 0.606ns (12.597%)  route 4.205ns (87.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.552     5.991    <hidden>
    SLICE_X29Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     6.447 r  <hidden>
                         net (fo=2, routed)           0.820     7.267    <hidden>
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.150     7.417 r  <hidden>
                         net (fo=128, routed)         3.385    10.802    <hidden>
    SLICE_X38Y19         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.434    -1.577    <hidden>
    SLICE_X38Y19         RAMD32                                       r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.227ns (43.059%)  route 0.300ns (56.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.558     2.164    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X29Y33         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.128     2.292 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=4, routed)           0.300     2.592    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X30Y35         LUT2 (Prop_lut2_I0_O)        0.099     2.691 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.691    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X30Y35         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.827    -0.880    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X30Y35         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        -3.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.551     2.157    <hidden>
    SLICE_X29Y23         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.141     2.298 r  <hidden>
                         net (fo=1, routed)           0.058     2.356    <hidden>
    SLICE_X28Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.818    -0.889    <hidden>
    SLICE_X28Y23         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           0  
  Clock Path Skew:        -3.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.558     2.164    <hidden>
    SLICE_X28Y16         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDCE (Prop_fdce_C_Q)         0.141     2.305 r  <hidden>
                         net (fo=1, routed)           0.109     2.414    <hidden>
    SLICE_X29Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.826    -0.881    <hidden>
    SLICE_X29Y16         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.624%)  route 0.117ns (45.376%))
  Logic Levels:           0  
  Clock Path Skew:        -3.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.550     2.156    <hidden>
    SLICE_X28Y24         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.141     2.297 r  <hidden>
                         net (fo=1, routed)           0.117     2.414    <hidden>
    SLICE_X28Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.818    -0.889    <hidden>
    SLICE_X28Y23         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.491%)  route 0.118ns (45.509%))
  Logic Levels:           0  
  Clock Path Skew:        -3.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.551     2.157    <hidden>
    SLICE_X29Y23         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.141     2.298 r  <hidden>
                         net (fo=1, routed)           0.118     2.416    <hidden>
    SLICE_X28Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.820    -0.887    <hidden>
    SLICE_X28Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.943%)  route 0.110ns (40.057%))
  Logic Levels:           0  
  Clock Path Skew:        -3.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.558     2.164    <hidden>
    SLICE_X30Y16         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDCE (Prop_fdce_C_Q)         0.164     2.328 r  <hidden>
                         net (fo=1, routed)           0.110     2.437    <hidden>
    SLICE_X29Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.826    -0.881    <hidden>
    SLICE_X29Y16         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.060%)  route 0.176ns (57.940%))
  Logic Levels:           0  
  Clock Path Skew:        -3.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.551     2.157    <hidden>
    SLICE_X29Y23         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.128     2.285 r  <hidden>
                         net (fo=1, routed)           0.176     2.461    <hidden>
    SLICE_X28Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.820    -0.887    <hidden>
    SLICE_X28Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.999%)  route 0.230ns (62.001%))
  Logic Levels:           0  
  Clock Path Skew:        -3.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.557     2.163    <hidden>
    SLICE_X29Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141     2.304 r  <hidden>
                         net (fo=2, routed)           0.230     2.534    <hidden>
    SLICE_X29Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.828    -0.879    <hidden>
    SLICE_X29Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.574%)  route 0.234ns (62.426%))
  Logic Levels:           0  
  Clock Path Skew:        -3.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.165    <hidden>
    SLICE_X29Y15         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDCE (Prop_fdce_C_Q)         0.141     2.306 r  <hidden>
                         net (fo=2, routed)           0.234     2.540    <hidden>
    SLICE_X29Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.831    -0.876    <hidden>
    SLICE_X29Y11         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.134%)  route 0.217ns (53.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.165    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X29Y34         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     2.306 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/Q
                         net (fo=3, routed)           0.217     2.523    <hidden>
    SLICE_X31Y36         LUT2 (Prop_lut2_I1_O)        0.045     2.568 r  <hidden>
                         net (fo=1, routed)           0.000     2.568    <hidden>
    SLICE_X31Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.827    -0.880    <hidden>
    SLICE_X31Y36         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.988ns  (logic 0.456ns (46.154%)  route 0.532ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        -4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.698    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.794 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.553     3.348    <hidden>
    SLICE_X28Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     3.804 f  <hidden>
                         net (fo=1, routed)           0.532     4.336    <hidden>
    SLICE_X29Y29         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.436    -1.575    <hidden>
    SLICE_X29Y29         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.340%)  route 0.177ns (55.660%))
  Logic Levels:           0  
  Clock Path Skew:        -2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.632 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.554     1.186    <hidden>
    SLICE_X28Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.141     1.327 f  <hidden>
                         net (fo=1, routed)           0.177     1.504    <hidden>
    SLICE_X29Y29         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.822    -0.885    <hidden>
    SLICE_X29Y29         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.503ns  (logic 1.076ns (14.340%)  route 6.427ns (85.660%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.563    -0.966    <hidden>
    SLICE_X36Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  <hidden>
                         net (fo=3, routed)           0.886     0.376    <hidden>
    SLICE_X36Y10         LUT5 (Prop_lut5_I1_O)        0.124     0.500 r  <hidden>
                         net (fo=4, routed)           0.331     0.831    <hidden>
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124     0.955 f  <hidden>
                         net (fo=15, routed)          1.967     2.922    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     3.046 f  <hidden>
                         net (fo=5, routed)           0.830     3.876    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.000 f  <hidden>
                         net (fo=1, routed)           0.819     4.819    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.943 r  <hidden>
                         net (fo=32, routed)          1.595     6.538    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     5.360    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.503ns  (logic 1.076ns (14.340%)  route 6.427ns (85.660%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.563    -0.966    <hidden>
    SLICE_X36Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  <hidden>
                         net (fo=3, routed)           0.886     0.376    <hidden>
    SLICE_X36Y10         LUT5 (Prop_lut5_I1_O)        0.124     0.500 r  <hidden>
                         net (fo=4, routed)           0.331     0.831    <hidden>
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124     0.955 f  <hidden>
                         net (fo=15, routed)          1.967     2.922    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     3.046 f  <hidden>
                         net (fo=5, routed)           0.830     3.876    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.000 f  <hidden>
                         net (fo=1, routed)           0.819     4.819    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.943 r  <hidden>
                         net (fo=32, routed)          1.595     6.538    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     5.360    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.503ns  (logic 1.076ns (14.340%)  route 6.427ns (85.660%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.563    -0.966    <hidden>
    SLICE_X36Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  <hidden>
                         net (fo=3, routed)           0.886     0.376    <hidden>
    SLICE_X36Y10         LUT5 (Prop_lut5_I1_O)        0.124     0.500 r  <hidden>
                         net (fo=4, routed)           0.331     0.831    <hidden>
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124     0.955 f  <hidden>
                         net (fo=15, routed)          1.967     2.922    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     3.046 f  <hidden>
                         net (fo=5, routed)           0.830     3.876    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.000 f  <hidden>
                         net (fo=1, routed)           0.819     4.819    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.943 r  <hidden>
                         net (fo=32, routed)          1.595     6.538    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     5.360    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.503ns  (logic 1.076ns (14.340%)  route 6.427ns (85.660%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.563    -0.966    <hidden>
    SLICE_X36Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  <hidden>
                         net (fo=3, routed)           0.886     0.376    <hidden>
    SLICE_X36Y10         LUT5 (Prop_lut5_I1_O)        0.124     0.500 r  <hidden>
                         net (fo=4, routed)           0.331     0.831    <hidden>
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124     0.955 f  <hidden>
                         net (fo=15, routed)          1.967     2.922    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     3.046 f  <hidden>
                         net (fo=5, routed)           0.830     3.876    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.000 f  <hidden>
                         net (fo=1, routed)           0.819     4.819    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.943 r  <hidden>
                         net (fo=32, routed)          1.595     6.538    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     5.360    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.226ns  (logic 1.076ns (14.890%)  route 6.150ns (85.110%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.563    -0.966    <hidden>
    SLICE_X36Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  <hidden>
                         net (fo=3, routed)           0.886     0.376    <hidden>
    SLICE_X36Y10         LUT5 (Prop_lut5_I1_O)        0.124     0.500 r  <hidden>
                         net (fo=4, routed)           0.331     0.831    <hidden>
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124     0.955 f  <hidden>
                         net (fo=15, routed)          1.967     2.922    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     3.046 f  <hidden>
                         net (fo=5, routed)           0.830     3.876    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.000 f  <hidden>
                         net (fo=1, routed)           0.819     4.819    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.943 r  <hidden>
                         net (fo=32, routed)          1.317     6.261    <hidden>
    SLICE_X39Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.353    <hidden>
    SLICE_X39Y24         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.226ns  (logic 1.076ns (14.890%)  route 6.150ns (85.110%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.563    -0.966    <hidden>
    SLICE_X36Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  <hidden>
                         net (fo=3, routed)           0.886     0.376    <hidden>
    SLICE_X36Y10         LUT5 (Prop_lut5_I1_O)        0.124     0.500 r  <hidden>
                         net (fo=4, routed)           0.331     0.831    <hidden>
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124     0.955 f  <hidden>
                         net (fo=15, routed)          1.967     2.922    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     3.046 f  <hidden>
                         net (fo=5, routed)           0.830     3.876    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.000 f  <hidden>
                         net (fo=1, routed)           0.819     4.819    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.943 r  <hidden>
                         net (fo=32, routed)          1.317     6.261    <hidden>
    SLICE_X39Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.353    <hidden>
    SLICE_X39Y24         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.226ns  (logic 1.076ns (14.890%)  route 6.150ns (85.110%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.563    -0.966    <hidden>
    SLICE_X36Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  <hidden>
                         net (fo=3, routed)           0.886     0.376    <hidden>
    SLICE_X36Y10         LUT5 (Prop_lut5_I1_O)        0.124     0.500 r  <hidden>
                         net (fo=4, routed)           0.331     0.831    <hidden>
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124     0.955 f  <hidden>
                         net (fo=15, routed)          1.967     2.922    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     3.046 f  <hidden>
                         net (fo=5, routed)           0.830     3.876    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.000 f  <hidden>
                         net (fo=1, routed)           0.819     4.819    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.943 r  <hidden>
                         net (fo=32, routed)          1.317     6.261    <hidden>
    SLICE_X39Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.353    <hidden>
    SLICE_X39Y24         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.063ns  (logic 1.076ns (15.233%)  route 5.987ns (84.767%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.563    -0.966    <hidden>
    SLICE_X36Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  <hidden>
                         net (fo=3, routed)           0.886     0.376    <hidden>
    SLICE_X36Y10         LUT5 (Prop_lut5_I1_O)        0.124     0.500 r  <hidden>
                         net (fo=4, routed)           0.331     0.831    <hidden>
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124     0.955 f  <hidden>
                         net (fo=15, routed)          1.967     2.922    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     3.046 f  <hidden>
                         net (fo=5, routed)           0.830     3.876    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.000 f  <hidden>
                         net (fo=1, routed)           0.819     4.819    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.943 r  <hidden>
                         net (fo=32, routed)          1.155     6.098    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.432     5.357    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.063ns  (logic 1.076ns (15.233%)  route 5.987ns (84.767%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.563    -0.966    <hidden>
    SLICE_X36Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  <hidden>
                         net (fo=3, routed)           0.886     0.376    <hidden>
    SLICE_X36Y10         LUT5 (Prop_lut5_I1_O)        0.124     0.500 r  <hidden>
                         net (fo=4, routed)           0.331     0.831    <hidden>
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124     0.955 f  <hidden>
                         net (fo=15, routed)          1.967     2.922    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     3.046 f  <hidden>
                         net (fo=5, routed)           0.830     3.876    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.000 f  <hidden>
                         net (fo=1, routed)           0.819     4.819    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.943 r  <hidden>
                         net (fo=32, routed)          1.155     6.098    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.432     5.357    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.063ns  (logic 1.076ns (15.233%)  route 5.987ns (84.767%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.563    -0.966    <hidden>
    SLICE_X36Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  <hidden>
                         net (fo=3, routed)           0.886     0.376    <hidden>
    SLICE_X36Y10         LUT5 (Prop_lut5_I1_O)        0.124     0.500 r  <hidden>
                         net (fo=4, routed)           0.331     0.831    <hidden>
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124     0.955 f  <hidden>
                         net (fo=15, routed)          1.967     2.922    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     3.046 f  <hidden>
                         net (fo=5, routed)           0.830     3.876    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.000 f  <hidden>
                         net (fo=1, routed)           0.819     4.819    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.943 r  <hidden>
                         net (fo=32, routed)          1.155     6.098    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.432     5.357    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.834ns  (logic 0.367ns (43.995%)  route 0.467ns (56.005%))
  Logic Levels:           0  
  Clock Path Skew:        7.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.985ns
    Source Clock Delay      (SCD):    -1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.435    -1.576    <hidden>
    SLICE_X28Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.209 f  <hidden>
                         net (fo=33, routed)          0.467    -0.742    <hidden>
    SLICE_X28Y24         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.546     5.985    <hidden>
    SLICE_X28Y24         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.840ns  (logic 0.367ns (43.673%)  route 0.473ns (56.327%))
  Logic Levels:           0  
  Clock Path Skew:        7.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.997ns
    Source Clock Delay      (SCD):    -1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.440    -1.571    <hidden>
    SLICE_X29Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.367    -1.204 f  <hidden>
                         net (fo=6, routed)           0.473    -0.731    <hidden>
    SLICE_X28Y16         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.558     5.997    <hidden>
    SLICE_X28Y16         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.939ns  (logic 0.367ns (39.065%)  route 0.572ns (60.935%))
  Logic Levels:           0  
  Clock Path Skew:        7.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.987ns
    Source Clock Delay      (SCD):    -1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.435    -1.576    <hidden>
    SLICE_X28Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.209 f  <hidden>
                         net (fo=5, routed)           0.572    -0.636    <hidden>
    SLICE_X29Y23         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.548     5.987    <hidden>
    SLICE_X29Y23         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.939ns  (logic 0.367ns (39.065%)  route 0.572ns (60.935%))
  Logic Levels:           0  
  Clock Path Skew:        7.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.987ns
    Source Clock Delay      (SCD):    -1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.435    -1.576    <hidden>
    SLICE_X28Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.209 f  <hidden>
                         net (fo=5, routed)           0.572    -0.636    <hidden>
    SLICE_X29Y23         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.548     5.987    <hidden>
    SLICE_X29Y23         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.939ns  (logic 0.367ns (39.065%)  route 0.572ns (60.935%))
  Logic Levels:           0  
  Clock Path Skew:        7.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.987ns
    Source Clock Delay      (SCD):    -1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.435    -1.576    <hidden>
    SLICE_X28Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.209 f  <hidden>
                         net (fo=5, routed)           0.572    -0.636    <hidden>
    SLICE_X29Y23         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.548     5.987    <hidden>
    SLICE_X29Y23         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.003ns  (logic 0.418ns (41.678%)  route 0.585ns (58.322%))
  Logic Levels:           0  
  Clock Path Skew:        7.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.998ns
    Source Clock Delay      (SCD):    -1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.440    -1.571    <hidden>
    SLICE_X30Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.418    -1.153 f  <hidden>
                         net (fo=11, routed)          0.585    -0.568    <hidden>
    SLICE_X29Y15         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.559     5.998    <hidden>
    SLICE_X29Y15         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.058ns  (logic 0.367ns (34.684%)  route 0.691ns (65.316%))
  Logic Levels:           0  
  Clock Path Skew:        7.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.986ns
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.433    -1.578    <hidden>
    SLICE_X28Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.367    -1.211 f  <hidden>
                         net (fo=34, routed)          0.691    -0.520    <hidden>
    SLICE_X30Y23         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.547     5.986    <hidden>
    SLICE_X30Y23         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.238ns  (logic 0.367ns (29.639%)  route 0.871ns (70.361%))
  Logic Levels:           0  
  Clock Path Skew:        7.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.996ns
    Source Clock Delay      (SCD):    -1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.440    -1.571    <hidden>
    SLICE_X32Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.367    -1.204 f  <hidden>
                         net (fo=7, routed)           0.871    -0.333    <hidden>
    SLICE_X30Y16         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.557     5.996    <hidden>
    SLICE_X30Y16         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.535ns  (logic 0.567ns (36.938%)  route 0.968ns (63.062%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        7.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.984ns
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.430    -1.581    <hidden>
    SLICE_X29Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.367    -1.214 f  <hidden>
                         net (fo=4, routed)           0.305    -0.909    <hidden>
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.100    -0.809 f  <hidden>
                         net (fo=1, routed)           0.663    -0.146    <hidden>
    SLICE_X30Y25         LUT5 (Prop_lut5_I2_O)        0.100    -0.046 r  <hidden>
                         net (fo=1, routed)           0.000    -0.046    <hidden>
    SLICE_X30Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.545     5.984    <hidden>
    SLICE_X30Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.531ns  (logic 0.518ns (33.825%)  route 1.013ns (66.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.994ns
    Source Clock Delay      (SCD):    -1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.440    -1.571    <hidden>
    SLICE_X30Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.418    -1.153 f  <hidden>
                         net (fo=11, routed)          0.422    -0.731    <hidden>
    SLICE_X31Y14         LUT2 (Prop_lut2_I0_O)        0.100    -0.631 f  <hidden>
                         net (fo=2, routed)           0.592    -0.040    <hidden>
    SLICE_X29Y18         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.555     5.994    <hidden>
    SLICE_X29Y18         FDPE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.243ns  (logic 1.203ns (14.593%)  route 7.040ns (85.407%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.591    21.839    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    21.963 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=7, routed)           0.978    22.941    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.124    23.065 r  <hidden>
                         net (fo=2, routed)           0.291    23.356    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.480 r  <hidden>
                         net (fo=6, routed)           0.937    24.417    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    24.541 f  <hidden>
                         net (fo=5, routed)           0.830    25.371    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    25.495 f  <hidden>
                         net (fo=1, routed)           0.819    26.314    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    26.438 r  <hidden>
                         net (fo=32, routed)          1.595    28.033    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     5.360    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.243ns  (logic 1.203ns (14.593%)  route 7.040ns (85.407%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.591    21.839    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    21.963 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=7, routed)           0.978    22.941    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.124    23.065 r  <hidden>
                         net (fo=2, routed)           0.291    23.356    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.480 r  <hidden>
                         net (fo=6, routed)           0.937    24.417    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    24.541 f  <hidden>
                         net (fo=5, routed)           0.830    25.371    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    25.495 f  <hidden>
                         net (fo=1, routed)           0.819    26.314    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    26.438 r  <hidden>
                         net (fo=32, routed)          1.595    28.033    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     5.360    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.243ns  (logic 1.203ns (14.593%)  route 7.040ns (85.407%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.591    21.839    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    21.963 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=7, routed)           0.978    22.941    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.124    23.065 r  <hidden>
                         net (fo=2, routed)           0.291    23.356    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.480 r  <hidden>
                         net (fo=6, routed)           0.937    24.417    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    24.541 f  <hidden>
                         net (fo=5, routed)           0.830    25.371    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    25.495 f  <hidden>
                         net (fo=1, routed)           0.819    26.314    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    26.438 r  <hidden>
                         net (fo=32, routed)          1.595    28.033    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     5.360    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.243ns  (logic 1.203ns (14.593%)  route 7.040ns (85.407%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.591    21.839    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    21.963 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=7, routed)           0.978    22.941    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.124    23.065 r  <hidden>
                         net (fo=2, routed)           0.291    23.356    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.480 r  <hidden>
                         net (fo=6, routed)           0.937    24.417    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    24.541 f  <hidden>
                         net (fo=5, routed)           0.830    25.371    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    25.495 f  <hidden>
                         net (fo=1, routed)           0.819    26.314    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    26.438 r  <hidden>
                         net (fo=32, routed)          1.595    28.033    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     5.360    <hidden>
    SLICE_X30Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.966ns  (logic 1.203ns (15.101%)  route 6.763ns (84.899%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.591    21.839    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    21.963 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=7, routed)           0.978    22.941    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.124    23.065 r  <hidden>
                         net (fo=2, routed)           0.291    23.356    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.480 r  <hidden>
                         net (fo=6, routed)           0.937    24.417    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    24.541 f  <hidden>
                         net (fo=5, routed)           0.830    25.371    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    25.495 f  <hidden>
                         net (fo=1, routed)           0.819    26.314    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    26.438 r  <hidden>
                         net (fo=32, routed)          1.317    27.755    <hidden>
    SLICE_X39Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.353    <hidden>
    SLICE_X39Y24         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.966ns  (logic 1.203ns (15.101%)  route 6.763ns (84.899%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.591    21.839    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    21.963 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=7, routed)           0.978    22.941    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.124    23.065 r  <hidden>
                         net (fo=2, routed)           0.291    23.356    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.480 r  <hidden>
                         net (fo=6, routed)           0.937    24.417    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    24.541 f  <hidden>
                         net (fo=5, routed)           0.830    25.371    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    25.495 f  <hidden>
                         net (fo=1, routed)           0.819    26.314    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    26.438 r  <hidden>
                         net (fo=32, routed)          1.317    27.755    <hidden>
    SLICE_X39Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.353    <hidden>
    SLICE_X39Y24         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.966ns  (logic 1.203ns (15.101%)  route 6.763ns (84.899%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.591    21.839    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    21.963 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=7, routed)           0.978    22.941    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.124    23.065 r  <hidden>
                         net (fo=2, routed)           0.291    23.356    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.480 r  <hidden>
                         net (fo=6, routed)           0.937    24.417    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    24.541 f  <hidden>
                         net (fo=5, routed)           0.830    25.371    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    25.495 f  <hidden>
                         net (fo=1, routed)           0.819    26.314    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    26.438 r  <hidden>
                         net (fo=32, routed)          1.317    27.755    <hidden>
    SLICE_X39Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.353    <hidden>
    SLICE_X39Y24         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.803ns  (logic 1.203ns (15.416%)  route 6.600ns (84.584%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.591    21.839    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    21.963 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=7, routed)           0.978    22.941    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.124    23.065 r  <hidden>
                         net (fo=2, routed)           0.291    23.356    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.480 r  <hidden>
                         net (fo=6, routed)           0.937    24.417    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    24.541 f  <hidden>
                         net (fo=5, routed)           0.830    25.371    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    25.495 f  <hidden>
                         net (fo=1, routed)           0.819    26.314    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    26.438 r  <hidden>
                         net (fo=32, routed)          1.155    27.593    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.432     5.357    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.803ns  (logic 1.203ns (15.416%)  route 6.600ns (84.584%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.591    21.839    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    21.963 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=7, routed)           0.978    22.941    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.124    23.065 r  <hidden>
                         net (fo=2, routed)           0.291    23.356    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.480 r  <hidden>
                         net (fo=6, routed)           0.937    24.417    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    24.541 f  <hidden>
                         net (fo=5, routed)           0.830    25.371    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    25.495 f  <hidden>
                         net (fo=1, routed)           0.819    26.314    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    26.438 r  <hidden>
                         net (fo=32, routed)          1.155    27.593    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.432     5.357    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.803ns  (logic 1.203ns (15.416%)  route 6.600ns (84.584%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.789 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462    18.129    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.225 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.564    19.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X31Y41         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    20.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.591    21.839    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    21.963 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=7, routed)           0.978    22.941    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.124    23.065 r  <hidden>
                         net (fo=2, routed)           0.291    23.356    <hidden>
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.480 r  <hidden>
                         net (fo=6, routed)           0.937    24.417    <hidden>
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    24.541 f  <hidden>
                         net (fo=5, routed)           0.830    25.371    <hidden>
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.124    25.495 f  <hidden>
                         net (fo=1, routed)           0.819    26.314    <hidden>
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124    26.438 r  <hidden>
                         net (fo=32, routed)          1.155    27.593    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.445     2.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.370     3.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.671     3.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.925 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.432     5.357    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.182%)  route 0.119ns (45.818%))
  Logic Levels:           0  
  Clock Path Skew:        1.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.632 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.550     1.182    <hidden>
    SLICE_X33Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  <hidden>
                         net (fo=5, routed)           0.119     1.442    <hidden>
    SLICE_X30Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.816     2.863    <hidden>
    SLICE_X30Y24         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.632 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.550     1.182    <hidden>
    SLICE_X35Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  <hidden>
                         net (fo=9, routed)           0.128     1.451    <hidden>
    SLICE_X35Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.819     2.866    <hidden>
    SLICE_X35Y28         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.210%)  route 0.134ns (48.790%))
  Logic Levels:           0  
  Clock Path Skew:        1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.632 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.550     1.182    <hidden>
    SLICE_X33Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  <hidden>
                         net (fo=4, routed)           0.134     1.457    <hidden>
    SLICE_X33Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.817     2.864    <hidden>
    SLICE_X33Y23         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.116%)  route 0.150ns (53.884%))
  Logic Levels:           0  
  Clock Path Skew:        1.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.632 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.553     1.185    <hidden>
    SLICE_X33Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.128     1.313 r  <hidden>
                         net (fo=5, routed)           0.150     1.463    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.819     2.866    <hidden>
    SLICE_X35Y21         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.099%)  route 0.156ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        1.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.632 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.550     1.182    <hidden>
    SLICE_X33Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.128     1.310 r  <hidden>
                         net (fo=4, routed)           0.156     1.466    <hidden>
    SLICE_X34Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.815     2.862    <hidden>
    SLICE_X34Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.280%)  route 0.151ns (51.720%))
  Logic Levels:           0  
  Clock Path Skew:        1.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.632 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.550     1.182    <hidden>
    SLICE_X33Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  <hidden>
                         net (fo=5, routed)           0.151     1.474    <hidden>
    SLICE_X30Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.816     2.863    <hidden>
    SLICE_X30Y24         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.004%)  route 0.177ns (57.996%))
  Logic Levels:           0  
  Clock Path Skew:        1.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.632 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.550     1.182    <hidden>
    SLICE_X33Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.128     1.310 r  <hidden>
                         net (fo=7, routed)           0.177     1.487    <hidden>
    SLICE_X34Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.815     2.862    <hidden>
    SLICE_X34Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.132%)  route 0.165ns (53.868%))
  Logic Levels:           0  
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.632 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.553     1.185    <hidden>
    SLICE_X33Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.326 r  <hidden>
                         net (fo=5, routed)           0.165     1.491    <hidden>
    SLICE_X29Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.821     2.868    <hidden>
    SLICE_X29Y21         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.930%)  route 0.174ns (54.069%))
  Logic Levels:           0  
  Clock Path Skew:        1.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.632 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.550     1.182    <hidden>
    SLICE_X34Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.148     1.330 r  <hidden>
                         net (fo=4, routed)           0.174     1.504    <hidden>
    SLICE_X35Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.815     2.862    <hidden>
    SLICE_X35Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.593%)  route 0.160ns (49.407%))
  Logic Levels:           0  
  Clock Path Skew:        1.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.632 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.550     1.182    <hidden>
    SLICE_X34Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     1.346 r  <hidden>
                         net (fo=3, routed)           0.160     1.506    <hidden>
    SLICE_X35Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.182     1.683 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.335     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.047 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.815     2.862    <hidden>
    SLICE_X35Y25         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.655ns  (logic 0.522ns (11.213%)  route 4.133ns (88.787%))
  Logic Levels:           4  (LUT1=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.358     1.358    design_1_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.482 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.359     2.841    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/O
    SLICE_X31Y38         LUT4 (Prop_lut4_I1_O)        0.124     2.965 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2/O
                         net (fo=1, routed)           0.806     3.771    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I0_O)        0.124     3.895 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.610     4.505    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X30Y37         LUT4 (Prop_lut4_I0_O)        0.150     4.655 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.441     3.013    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.101ns  (logic 0.372ns (9.070%)  route 3.729ns (90.930%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.358     1.358    design_1_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.482 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.359     2.841    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/O
    SLICE_X31Y38         LUT4 (Prop_lut4_I1_O)        0.124     2.965 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2/O
                         net (fo=1, routed)           0.806     3.771    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I0_O)        0.124     3.895 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.206     4.101    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X28Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.443     2.791    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X28Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 0.606ns (15.013%)  route 3.430ns (84.987%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.358     1.358    design_1_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.482 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.718     3.200    design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.lut1_o
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.150     3.350 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_2/O
                         net (fo=1, routed)           0.354     3.704    design_1_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg5_out
    SLICE_X28Y44         LUT3 (Prop_lut3_I1_O)        0.332     4.036 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_1/O
                         net (fo=1, routed)           0.000     4.036    design_1_i/mdm_1/U0/Use_E2.LUT1_I_n_0
    SLICE_X28Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.912    design_1_i/mdm_1/U0/tck
    SLICE_X28Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.571ns  (logic 0.248ns (6.944%)  route 3.323ns (93.056%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.358     1.358    design_1_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.482 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.965     3.447    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/O
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.571 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_reg_i_1/O
                         net (fo=1, routed)           0.000     3.571    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_13
    SLICE_X29Y43         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.912    design_1_i/mdm_1/U0/tck
    SLICE_X29Y43         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.473ns  (logic 0.248ns (7.141%)  route 3.225ns (92.859%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.358     1.358    design_1_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.482 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.867     3.349    design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.lut1_o
    SLICE_X32Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Test_Access_Port.ir[4]_i_2/O
                         net (fo=1, routed)           0.000     3.473    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[4]_0[0]
    SLICE_X32Y40         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.443     2.791    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y40         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.419ns  (logic 0.248ns (7.253%)  route 3.171ns (92.747%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.358     1.358    design_1_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.482 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.813     3.295    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/O
    SLICE_X28Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.419 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok_i_1/O
                         net (fo=1, routed)           0.000     3.419    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_4
    SLICE_X28Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.912    design_1_i/mdm_1/U0/tck
    SLICE_X28Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.204ns  (logic 0.248ns (7.741%)  route 2.956ns (92.259%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.358     1.358    design_1_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.482 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.598     3.080    design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.lut1_o
    SLICE_X30Y38         LUT2 (Prop_lut2_I0_O)        0.124     3.204 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     3.204    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]_0
    SLICE_X30Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.442     3.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.026ns  (logic 0.124ns (4.097%)  route 2.902ns (95.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           1.770     1.770    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I0_O)        0.124     1.894 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.132     3.026    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X28Y46         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.912    design_1_i/mdm_1/U0/tck
    SLICE_X28Y46         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.026ns  (logic 0.124ns (4.097%)  route 2.902ns (95.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           1.770     1.770    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I0_O)        0.124     1.894 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.132     3.026    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X28Y46         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.912    design_1_i/mdm_1/U0/tck
    SLICE_X28Y46         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.026ns  (logic 0.124ns (4.097%)  route 2.902ns (95.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           1.770     1.770    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I0_O)        0.124     1.894 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.132     3.026    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X28Y46         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.912    design_1_i/mdm_1/U0/tck
    SLICE_X28Y46         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.045ns (8.206%)  route 0.503ns (91.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=2, routed)           0.503     0.503    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X28Y39         LUT4 (Prop_lut4_I2_O)        0.045     0.548 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_sel_i_1/O
                         net (fo=1, routed)           0.000     0.548    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_14
    SLICE_X28Y39         FDCE                                         r  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.565    design_1_i/mdm_1/U0/tck
    SLICE_X28Y39         FDCE                                         r  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.042ns (6.529%)  route 0.601ns (93.471%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           0.601     0.601    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X28Y40         LUT4 (Prop_lut4_I2_O)        0.042     0.643 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_i_1/O
                         net (fo=1, routed)           0.000     0.643    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_12
    SLICE_X28Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.566    design_1_i/mdm_1/U0/tck
    SLICE_X28Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.045ns (6.352%)  route 0.663ns (93.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.493     0.493    design_1_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.538 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          0.170     0.708    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/O
    SLICE_X29Y30         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.823     1.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y30         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[41]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.049ns (6.695%)  route 0.683ns (93.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=2, routed)           0.504     0.504    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X28Y39         LUT4 (Prop_lut4_I2_O)        0.049     0.553 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_i_1/O
                         net (fo=1, routed)           0.179     0.732    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_7
    SLICE_X28Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.566    design_1_i/mdm_1/U0/tck
    SLICE_X28Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.045ns (5.465%)  route 0.778ns (94.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.493     0.493    design_1_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.538 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          0.285     0.823    <hidden>
    SLICE_X29Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.820     1.551    <hidden>
    SLICE_X29Y27         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.051ns (6.114%)  route 0.783ns (93.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           0.531     0.531    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X28Y39         LUT4 (Prop_lut4_I2_O)        0.051     0.582 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.252     0.834    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X29Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.833     1.567    design_1_i/mdm_1/U0/tck
    SLICE_X29Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.051ns (6.114%)  route 0.783ns (93.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           0.531     0.531    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X28Y39         LUT4 (Prop_lut4_I2_O)        0.051     0.582 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.252     0.834    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X29Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.833     1.567    design_1_i/mdm_1/U0/tck
    SLICE_X29Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.051ns (6.114%)  route 0.783ns (93.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           0.531     0.531    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X28Y39         LUT4 (Prop_lut4_I2_O)        0.051     0.582 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.252     0.834    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X29Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.833     1.567    design_1_i/mdm_1/U0/tck
    SLICE_X29Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.051ns (6.114%)  route 0.783ns (93.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           0.531     0.531    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X28Y39         LUT4 (Prop_lut4_I2_O)        0.051     0.582 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.252     0.834    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X29Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.833     1.567    design_1_i/mdm_1/U0/tck
    SLICE_X29Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.045ns (5.167%)  route 0.826ns (94.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           0.601     0.601    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X28Y40         LUT5 (Prop_lut5_I2_O)        0.045     0.646 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.225     0.871    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X29Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.566    design_1_i/mdm_1/U0/tck
    SLICE_X29Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.503ns  (logic 0.518ns (34.466%)  route 0.985ns (65.534%))
  Logic Levels:           0  
  Clock Path Skew:        3.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.546    -0.983    <hidden>
    SLICE_X34Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.465 r  <hidden>
                         net (fo=1, routed)           0.985     0.520    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.428     3.000    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.465ns  (logic 0.518ns (35.359%)  route 0.947ns (64.641%))
  Logic Levels:           0  
  Clock Path Skew:        3.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.547    -0.982    <hidden>
    SLICE_X38Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.464 r  <hidden>
                         net (fo=1, routed)           0.947     0.483    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.428     3.000    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.432ns  (logic 0.419ns (29.253%)  route 1.013ns (70.747%))
  Logic Levels:           0  
  Clock Path Skew:        3.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.560    -0.969    <hidden>
    SLICE_X31Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.550 r  <hidden>
                         net (fo=9, routed)           1.013     0.464    <hidden>
    SLICE_X34Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.438     3.010    <hidden>
    SLICE_X34Y15         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.397ns  (logic 0.456ns (32.652%)  route 0.941ns (67.348%))
  Logic Levels:           0  
  Clock Path Skew:        3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.562    -0.967    <hidden>
    SLICE_X45Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  <hidden>
                         net (fo=2, routed)           0.941     0.430    <hidden>
    SLICE_X34Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.438     3.010    <hidden>
    SLICE_X34Y15         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.391ns  (logic 0.518ns (37.239%)  route 0.873ns (62.761%))
  Logic Levels:           0  
  Clock Path Skew:        3.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.552    -0.977    <hidden>
    SLICE_X38Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.459 r  <hidden>
                         net (fo=1, routed)           0.873     0.414    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.435     3.007    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.346ns  (logic 0.518ns (38.488%)  route 0.828ns (61.512%))
  Logic Levels:           0  
  Clock Path Skew:        3.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.553    -0.976    <hidden>
    SLICE_X38Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.458 r  <hidden>
                         net (fo=1, routed)           0.828     0.370    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.434     3.006    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.312ns  (logic 0.478ns (36.420%)  route 0.834ns (63.580%))
  Logic Levels:           0  
  Clock Path Skew:        3.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.551    -0.978    <hidden>
    SLICE_X38Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.478    -0.500 r  <hidden>
                         net (fo=1, routed)           0.834     0.335    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.434     3.006    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.284ns  (logic 0.518ns (40.338%)  route 0.766ns (59.662%))
  Logic Levels:           0  
  Clock Path Skew:        3.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.557    -0.972    <hidden>
    SLICE_X38Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  <hidden>
                         net (fo=1, routed)           0.766     0.313    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.437     3.009    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.280ns  (logic 0.518ns (40.458%)  route 0.762ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        3.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.556    -0.973    <hidden>
    SLICE_X34Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  <hidden>
                         net (fo=1, routed)           0.762     0.308    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.437     3.009    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.264ns  (logic 0.478ns (37.821%)  route 0.786ns (62.179%))
  Logic Levels:           0  
  Clock Path Skew:        3.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.557    -0.972    <hidden>
    SLICE_X38Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.478    -0.494 r  <hidden>
                         net (fo=1, routed)           0.786     0.292    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.437     3.009    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.642ns  (logic 0.385ns (59.965%)  route 0.257ns (40.035%))
  Logic Levels:           0  
  Clock Path Skew:        4.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.433    -1.578    <hidden>
    SLICE_X34Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.385    -1.193 r  <hidden>
                         net (fo=1, routed)           0.257    -0.936    <hidden>
    SLICE_X33Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.698    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.794 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.553     3.348    <hidden>
    SLICE_X33Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.682ns  (logic 0.385ns (56.475%)  route 0.297ns (43.525%))
  Logic Levels:           0  
  Clock Path Skew:        4.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.434    -1.577    <hidden>
    SLICE_X34Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.385    -1.192 r  <hidden>
                         net (fo=1, routed)           0.297    -0.895    <hidden>
    SLICE_X32Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.698    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.794 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.554     3.349    <hidden>
    SLICE_X32Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.704ns  (logic 0.418ns (59.341%)  route 0.286ns (40.659%))
  Logic Levels:           0  
  Clock Path Skew:        4.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    -1.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.427    -1.584    <hidden>
    SLICE_X34Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.418    -1.166 r  <hidden>
                         net (fo=1, routed)           0.286    -0.880    <hidden>
    SLICE_X32Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.698    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.794 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.545     3.340    <hidden>
    SLICE_X32Y24         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.812ns  (logic 0.385ns (47.431%)  route 0.427ns (52.569%))
  Logic Levels:           0  
  Clock Path Skew:        4.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.437    -1.574    <hidden>
    SLICE_X38Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.385    -1.189 r  <hidden>
                         net (fo=1, routed)           0.427    -0.762    <hidden>
    SLICE_X32Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.698    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.794 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.556     3.351    <hidden>
    SLICE_X32Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.816ns  (logic 0.418ns (51.217%)  route 0.398ns (48.783%))
  Logic Levels:           0  
  Clock Path Skew:        4.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.433    -1.578    <hidden>
    SLICE_X34Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.418    -1.160 r  <hidden>
                         net (fo=1, routed)           0.398    -0.762    <hidden>
    SLICE_X33Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.698    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.794 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.553     3.348    <hidden>
    SLICE_X33Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.825ns  (logic 0.385ns (46.679%)  route 0.440ns (53.321%))
  Logic Levels:           0  
  Clock Path Skew:        4.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    -1.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.429    -1.582    <hidden>
    SLICE_X34Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.385    -1.197 r  <hidden>
                         net (fo=1, routed)           0.440    -0.757    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.698    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.794 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.545     3.340    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.825ns  (logic 0.418ns (50.688%)  route 0.407ns (49.312%))
  Logic Levels:           0  
  Clock Path Skew:        4.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    -1.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.431    -1.580    <hidden>
    SLICE_X38Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.418    -1.162 r  <hidden>
                         net (fo=1, routed)           0.407    -0.755    <hidden>
    SLICE_X32Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.698    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.794 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.545     3.340    <hidden>
    SLICE_X32Y24         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.863ns  (logic 0.418ns (48.454%)  route 0.445ns (51.546%))
  Logic Levels:           0  
  Clock Path Skew:        4.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.434    -1.577    <hidden>
    SLICE_X34Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.418    -1.159 r  <hidden>
                         net (fo=1, routed)           0.445    -0.714    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.698    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.794 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.554     3.349    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.891ns  (logic 0.385ns (43.216%)  route 0.506ns (56.784%))
  Logic Levels:           0  
  Clock Path Skew:        4.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    -1.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.432    -1.579    <hidden>
    SLICE_X34Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.385    -1.194 r  <hidden>
                         net (fo=1, routed)           0.506    -0.688    <hidden>
    SLICE_X33Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.698    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.794 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.553     3.348    <hidden>
    SLICE_X33Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.897ns  (logic 0.385ns (42.903%)  route 0.512ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        4.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.434    -1.577    <hidden>
    SLICE_X38Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.385    -1.192 r  <hidden>
                         net (fo=1, routed)           0.512    -0.680    <hidden>
    SLICE_X33Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.698    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.794 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.553     3.348    <hidden>
    SLICE_X33Y19         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.343ns  (logic 1.474ns (17.668%)  route 6.869ns (82.332%))
  Logic Levels:           8  (LUT4=1 LUT6=7)
  Clock Path Skew:        -2.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.551     5.990    <hidden>
    SLICE_X31Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456     6.446 r  <hidden>
                         net (fo=2, routed)           1.082     7.529    <hidden>
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.653 r  <hidden>
                         net (fo=1, routed)           0.797     8.450    <hidden>
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.574 r  <hidden>
                         net (fo=1, routed)           0.879     9.453    <hidden>
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.577 r  <hidden>
                         net (fo=1, routed)           0.575    10.151    <hidden>
    SLICE_X31Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.275 r  <hidden>
                         net (fo=1, routed)           0.799    11.075    <hidden>
    SLICE_X31Y26         LUT6 (Prop_lut6_I3_O)        0.124    11.199 r  <hidden>
                         net (fo=3, routed)           1.034    12.233    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_6/O
                         net (fo=1, routed)           1.092    13.449    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_6_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.573 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.610    14.183    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X30Y37         LUT4 (Prop_lut4_I0_O)        0.150    14.333 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000    14.333    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.441     3.013    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.789ns  (logic 1.324ns (16.999%)  route 6.465ns (83.001%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -3.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.551     5.990    <hidden>
    SLICE_X31Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456     6.446 r  <hidden>
                         net (fo=2, routed)           1.082     7.529    <hidden>
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.653 r  <hidden>
                         net (fo=1, routed)           0.797     8.450    <hidden>
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.574 r  <hidden>
                         net (fo=1, routed)           0.879     9.453    <hidden>
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.577 r  <hidden>
                         net (fo=1, routed)           0.575    10.151    <hidden>
    SLICE_X31Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.275 r  <hidden>
                         net (fo=1, routed)           0.799    11.075    <hidden>
    SLICE_X31Y26         LUT6 (Prop_lut6_I3_O)        0.124    11.199 r  <hidden>
                         net (fo=3, routed)           1.034    12.233    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_6/O
                         net (fo=1, routed)           1.092    13.449    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_6_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.573 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.206    13.779    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X28Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.443     2.791    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X28Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.150ns  (logic 1.200ns (19.511%)  route 4.950ns (80.489%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.551     5.990    <hidden>
    SLICE_X31Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456     6.446 r  <hidden>
                         net (fo=2, routed)           1.082     7.529    <hidden>
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.653 r  <hidden>
                         net (fo=1, routed)           0.797     8.450    <hidden>
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.574 r  <hidden>
                         net (fo=1, routed)           0.879     9.453    <hidden>
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.577 r  <hidden>
                         net (fo=1, routed)           0.575    10.151    <hidden>
    SLICE_X31Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.275 r  <hidden>
                         net (fo=1, routed)           0.799    11.075    <hidden>
    SLICE_X31Y26         LUT6 (Prop_lut6_I3_O)        0.124    11.199 r  <hidden>
                         net (fo=3, routed)           0.818    12.017    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.124    12.141 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0[0]_i_1/O
                         net (fo=1, routed)           0.000    12.141    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0[0]_i_1_n_0
    SLICE_X29Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.442     3.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.762ns  (logic 1.064ns (28.279%)  route 2.698ns (71.721%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns
    Source Clock Delay      (SCD):    5.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.558     5.997    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X29Y33         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     6.453 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/Q
                         net (fo=3, routed)           1.184     7.637    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.153     7.790 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_3/O
                         net (fo=1, routed)           0.835     8.625    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_3_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.331     8.956 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2/O
                         net (fo=2, routed)           0.680     9.636    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2_n_0
    SLICE_X30Y37         LUT4 (Prop_lut4_I2_O)        0.124     9.760 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1/O
                         net (fo=1, routed)           0.000     9.760    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.441     3.013    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.771ns  (logic 0.704ns (39.758%)  route 1.067ns (60.242%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.562     6.001    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X31Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     6.457 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/Q
                         net (fo=4, routed)           0.461     6.919    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I3_O)        0.124     7.043 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_2/O
                         net (fo=2, routed)           0.605     7.648    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.772 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.772    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.440     3.012    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.768ns  (logic 0.704ns (39.826%)  route 1.064ns (60.174%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.562     6.001    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X31Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     6.457 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/Q
                         net (fo=4, routed)           0.461     6.919    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I3_O)        0.124     7.043 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_2/O
                         net (fo=2, routed)           0.602     7.645    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current
    SLICE_X30Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.769 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.769    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.440     3.012    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 0.580ns (35.778%)  route 1.041ns (64.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.562     6.001    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X31Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     6.457 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/Q
                         net (fo=4, routed)           1.041     7.499    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.623 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1/O
                         net (fo=1, routed)           0.000     7.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.441     3.013    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.491ns  (logic 0.456ns (30.576%)  route 1.035ns (69.424%))
  Logic Levels:           0  
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.555     5.994    <hidden>
    SLICE_X29Y18         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDPE (Prop_fdpe_C_Q)         0.456     6.450 r  <hidden>
                         net (fo=2, routed)           1.035     7.486    <hidden>
    SLICE_X30Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.430     3.002    <hidden>
    SLICE_X30Y26         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.431ns  (logic 0.718ns (50.192%)  route 0.713ns (49.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    5.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.558     5.997    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X29Y33         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.419     6.416 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=4, routed)           0.713     7.129    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst
    SLICE_X28Y33         LUT3 (Prop_lut3_I0_O)        0.299     7.428 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[3]_i_1/O
                         net (fo=1, routed)           0.000     7.428    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[3]_i_1_n_0
    SLICE_X28Y33         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.440     3.012    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X28Y33         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.379ns  (logic 0.580ns (42.057%)  route 0.799ns (57.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns
    Source Clock Delay      (SCD):    5.998ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.462     1.462    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.558 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.565     3.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.459     3.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.760     4.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.559     5.998    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X29Y34         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.456     6.454 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/Q
                         net (fo=3, routed)           0.799     7.254    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Rst_0
    SLICE_X28Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.378 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1/O
                         net (fo=1, routed)           0.000     7.378    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1_n_0
    SLICE_X28Y35         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.256     1.256    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.347 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.571 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.442     3.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X28Y35         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.891%)  route 0.136ns (49.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.551     2.157    <hidden>
    SLICE_X32Y26         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.141     2.298 r  <hidden>
                         net (fo=8, routed)           0.136     2.434    <hidden>
    SLICE_X31Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.817     1.548    <hidden>
    SLICE_X31Y26         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.558     2.164    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X29Y33         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     2.305 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.110     2.415    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X28Y33         LUT3 (Prop_lut3_I0_O)        0.045     2.460 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[2]_i_1/O
                         net (fo=1, routed)           0.000     2.460    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[2]_i_1_n_0
    SLICE_X28Y33         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.826     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X28Y33         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.248%)  route 0.171ns (54.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.551     2.157    <hidden>
    SLICE_X33Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.141     2.298 r  <hidden>
                         net (fo=2, routed)           0.171     2.468    <hidden>
    SLICE_X30Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.817     1.548    <hidden>
    SLICE_X30Y26         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.708%)  route 0.187ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.550     2.156    <hidden>
    SLICE_X30Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.164     2.320 r  <hidden>
                         net (fo=4, routed)           0.187     2.507    <hidden>
    SLICE_X31Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.817     1.548    <hidden>
    SLICE_X31Y26         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.032%)  route 0.250ns (63.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.550     2.156    <hidden>
    SLICE_X29Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141     2.297 r  <hidden>
                         net (fo=4, routed)           0.250     2.547    <hidden>
    SLICE_X30Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.817     1.548    <hidden>
    SLICE_X30Y26         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.789%)  route 0.276ns (66.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.550     2.156    <hidden>
    SLICE_X28Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.141     2.297 r  <hidden>
                         net (fo=5, routed)           0.276     2.573    <hidden>
    SLICE_X30Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.817     1.548    <hidden>
    SLICE_X30Y26         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.438%)  route 0.223ns (54.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.561     2.167    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X31Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     2.308 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           0.223     2.531    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I3_O)        0.045     2.576 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1/O
                         net (fo=1, routed)           0.000     2.576    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.828     1.559    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.327%)  route 0.224ns (54.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.561     2.167    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X31Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     2.308 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           0.224     2.532    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I3_O)        0.045     2.577 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1/O
                         net (fo=1, routed)           0.000     2.577    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.828     1.559    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.173%)  route 0.289ns (60.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.558     2.164    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X29Y33         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     2.305 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/Q
                         net (fo=3, routed)           0.289     2.594    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg
    SLICE_X30Y36         LUT6 (Prop_lut6_I4_O)        0.045     2.639 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.639    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.827     1.558    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.151%)  route 0.289ns (60.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.550     0.550    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.576 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.563     1.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.146     1.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.295     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.165    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X29Y34         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     2.306 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/Q
                         net (fo=3, routed)           0.289     2.595    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Rst_0
    SLICE_X28Y35         LUT3 (Prop_lut3_I0_O)        0.045     2.640 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1/O
                         net (fo=1, routed)           0.000     2.640    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1_n_0
    SLICE_X28Y35         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.640     0.640    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.669 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.731 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.828     1.559    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X28Y35         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.040ns  (logic 0.248ns (8.159%)  route 2.792ns (91.841%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.650    18.316    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT5 (Prop_lut5_I1_O)        0.124    18.440 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.142    19.582    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok
    SLICE_X29Y43         LUT5 (Prop_lut5_I4_O)        0.124    19.706 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_reg_i_1/O
                         net (fo=1, routed)           0.000    19.706    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_13
    SLICE_X29Y43         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.912    design_1_i/mdm_1/U0/tck
    SLICE_X29Y43         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.988ns  (logic 0.248ns (8.300%)  route 2.740ns (91.700%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.650    18.316    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT5 (Prop_lut5_I1_O)        0.124    18.440 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.090    19.531    design_1_i/mdm_1/U0/Use_E2.LUT1_I/SR[0]
    SLICE_X28Y44         LUT3 (Prop_lut3_I2_O)        0.124    19.655 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_1/O
                         net (fo=1, routed)           0.000    19.655    design_1_i/mdm_1/U0/Use_E2.LUT1_I_n_0
    SLICE_X28Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.912    design_1_i/mdm_1/U0/tck
    SLICE_X28Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.977ns  (logic 0.248ns (8.331%)  route 2.729ns (91.669%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.650    18.316    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT5 (Prop_lut5_I1_O)        0.124    18.440 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.079    19.519    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.643 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok_i_1/O
                         net (fo=1, routed)           0.000    19.643    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_4
    SLICE_X28Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.912    design_1_i/mdm_1/U0/tck
    SLICE_X28Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.906ns  (logic 0.124ns (4.267%)  route 2.782ns (95.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.650    18.316    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT5 (Prop_lut5_I1_O)        0.124    18.440 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.132    19.572    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X28Y46         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.912    design_1_i/mdm_1/U0/tck
    SLICE_X28Y46         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.906ns  (logic 0.124ns (4.267%)  route 2.782ns (95.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.650    18.316    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT5 (Prop_lut5_I1_O)        0.124    18.440 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.132    19.572    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X28Y46         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.912    design_1_i/mdm_1/U0/tck
    SLICE_X28Y46         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.906ns  (logic 0.124ns (4.267%)  route 2.782ns (95.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.650    18.316    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT5 (Prop_lut5_I1_O)        0.124    18.440 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.132    19.572    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X28Y46         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.912    design_1_i/mdm_1/U0/tck
    SLICE_X28Y46         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.906ns  (logic 0.124ns (4.267%)  route 2.782ns (95.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.650    18.316    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT5 (Prop_lut5_I1_O)        0.124    18.440 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.132    19.572    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X28Y46         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.912    design_1_i/mdm_1/U0/tck
    SLICE_X28Y46         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.906ns  (logic 0.124ns (4.267%)  route 2.782ns (95.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.650    18.316    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT5 (Prop_lut5_I1_O)        0.124    18.440 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.132    19.572    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X28Y46         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.912    design_1_i/mdm_1/U0/tck
    SLICE_X28Y46         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.901ns  (logic 0.124ns (4.274%)  route 2.777ns (95.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.650    18.316    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT5 (Prop_lut5_I1_O)        0.124    18.440 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.128    19.568    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X29Y46         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.912    design_1_i/mdm_1/U0/tck
    SLICE_X29Y46         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.901ns  (logic 0.124ns (4.274%)  route 2.777ns (95.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.650    18.316    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT5 (Prop_lut5_I1_O)        0.124    18.440 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.128    19.568    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X29Y46         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.912    design_1_i/mdm_1/U0/tck
    SLICE_X29Y46         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.045ns (6.047%)  route 0.699ns (93.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.699     0.699    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.744 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_done_i_1/O
                         net (fo=1, routed)           0.000     0.744    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_15
    SLICE_X28Y39         FDCE                                         r  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.565    design_1_i/mdm_1/U0/tck
    SLICE_X28Y39         FDCE                                         r  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.045ns (5.965%)  route 0.709ns (94.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.709     0.709    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT4 (Prop_lut4_I0_O)        0.045     0.754 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_sel_i_1/O
                         net (fo=1, routed)           0.000     0.754    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_14
    SLICE_X28Y39         FDCE                                         f  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.565    design_1_i/mdm_1/U0/tck
    SLICE_X28Y39         FDCE                                         r  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.045ns (4.877%)  route 0.878ns (95.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.699     0.699    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT4 (Prop_lut4_I1_O)        0.045     0.744 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_i_1/O
                         net (fo=1, routed)           0.179     0.923    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_7
    SLICE_X28Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.566    design_1_i/mdm_1/U0/tck
    SLICE_X28Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.043ns (4.624%)  route 0.887ns (95.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.635     0.635    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT4 (Prop_lut4_I1_O)        0.043     0.678 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.252     0.930    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X29Y44         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.833     1.567    design_1_i/mdm_1/U0/tck
    SLICE_X29Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.043ns (4.624%)  route 0.887ns (95.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.635     0.635    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT4 (Prop_lut4_I1_O)        0.043     0.678 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.252     0.930    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X29Y44         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.833     1.567    design_1_i/mdm_1/U0/tck
    SLICE_X29Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.043ns (4.624%)  route 0.887ns (95.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.635     0.635    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT4 (Prop_lut4_I1_O)        0.043     0.678 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.252     0.930    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X29Y44         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.833     1.567    design_1_i/mdm_1/U0/tck
    SLICE_X29Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.043ns (4.624%)  route 0.887ns (95.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.635     0.635    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT4 (Prop_lut4_I1_O)        0.043     0.678 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.252     0.930    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X29Y44         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.833     1.567    design_1_i/mdm_1/U0/tck
    SLICE_X29Y44         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.043ns (4.116%)  route 1.002ns (95.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.635     0.635    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT4 (Prop_lut4_I1_O)        0.043     0.678 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.367     1.045    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X29Y45         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.833     1.567    design_1_i/mdm_1/U0/tck
    SLICE_X29Y45         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.043ns (4.116%)  route 1.002ns (95.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.635     0.635    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT4 (Prop_lut4_I1_O)        0.043     0.678 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.367     1.045    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X29Y45         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.833     1.567    design_1_i/mdm_1/U0/tck
    SLICE_X29Y45         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.043ns (4.116%)  route 1.002ns (95.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.635     0.635    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y39         LUT4 (Prop_lut4_I1_O)        0.043     0.678 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.367     1.045    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X29Y45         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.833     1.567    design_1_i/mdm_1/U0/tck
    SLICE_X29Y45         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125_design_6_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125_design_6_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_n_port_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_125_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671    -0.858    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     1.453 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.453    hdmi_tx_0_tmds_clk_n_port_out_0
    V17                                                               r  hdmi_tx_0_tmds_clk_n_port_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125_design_6_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_p_port_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_125_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671    -0.858    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     1.452 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.452    hdmi_tx_0_tmds_clk_p_port_out_0
    U16                                                               r  hdmi_tx_0_tmds_clk_p_port_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125_design_6_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n_port_out_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_125_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -0.864    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     1.447 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.447    hdmi_tx_0_tmds_data_n_port_out_0[1]
    R17                                                               r  hdmi_tx_0_tmds_data_n_port_out_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125_design_6_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n_port_out_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_125_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666    -0.863    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     1.447 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.447    hdmi_tx_0_tmds_data_n_port_out_0[0]
    U18                                                               r  hdmi_tx_0_tmds_data_n_port_out_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125_design_6_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p_port_out_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_125_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -0.864    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     1.446 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.446    hdmi_tx_0_tmds_data_p_port_out_0[1]
    R16                                                               r  hdmi_tx_0_tmds_data_p_port_out_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125_design_6_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p_port_out_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_125_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666    -0.863    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     1.446 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.446    hdmi_tx_0_tmds_data_p_port_out_0[0]
    U17                                                               r  hdmi_tx_0_tmds_data_p_port_out_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125_design_6_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n_port_out_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_125_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663    -0.866    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     1.433 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.433    hdmi_tx_0_tmds_data_n_port_out_0[2]
    T14                                                               r  hdmi_tx_0_tmds_data_n_port_out_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125_design_6_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p_port_out_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.575    -0.954    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_125_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663    -0.866    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     1.432 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.432    hdmi_tx_0_tmds_data_p_port_out_0[2]
    R14                                                               r  hdmi_tx_0_tmds_data_p_port_out_0[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125_design_6_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p_port_out_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_125_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580    -0.619    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     0.333 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.333    hdmi_tx_0_tmds_data_p_port_out_0[2]
    R14                                                               r  hdmi_tx_0_tmds_data_p_port_out_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125_design_6_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n_port_out_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_125_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580    -0.619    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     0.334 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.334    hdmi_tx_0_tmds_data_n_port_out_0[2]
    T14                                                               r  hdmi_tx_0_tmds_data_n_port_out_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125_design_6_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p_port_out_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_125_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582    -0.617    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     0.346 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.346    hdmi_tx_0_tmds_data_p_port_out_0[0]
    U17                                                               r  hdmi_tx_0_tmds_data_p_port_out_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125_design_6_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p_port_out_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_125_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581    -0.618    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     0.346 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.346    hdmi_tx_0_tmds_data_p_port_out_0[1]
    R16                                                               r  hdmi_tx_0_tmds_data_p_port_out_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125_design_6_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n_port_out_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_125_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582    -0.617    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     0.347 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.347    hdmi_tx_0_tmds_data_n_port_out_0[0]
    U18                                                               r  hdmi_tx_0_tmds_data_n_port_out_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125_design_6_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n_port_out_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_125_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581    -0.618    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     0.347 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.347    hdmi_tx_0_tmds_data_n_port_out_0[1]
    R17                                                               r  hdmi_tx_0_tmds_data_n_port_out_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125_design_6_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_p_port_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_125_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.615    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     0.349 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.349    hdmi_tx_0_tmds_clk_p_port_out_0
    U16                                                               r  hdmi_tx_0_tmds_clk_p_port_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125_design_6_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_n_port_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.549    -0.650    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_125_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.615    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     0.350 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.350    hdmi_tx_0_tmds_clk_n_port_out_0
    V17                                                               r  hdmi_tx_0_tmds_clk_n_port_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.402ns  (logic 4.001ns (47.619%)  route 4.401ns (52.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.559    -0.970    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X47Y33         FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDSE (Prop_fdse_C_Q)         0.456    -0.514 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           4.401     3.888    uart_rtl_0_txd_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.545     7.433 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     7.433    uart_rtl_0_txd
    A16                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.267ns  (logic 4.201ns (50.813%)  route 4.066ns (49.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.563    -0.966    design_1_i/apb_led_ctl_0/inst/led_inst/clk
    SLICE_X42Y38         FDRE                                         r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.478    -0.488 r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           4.066     3.579    lopt_6
    D17                  OBUF (Prop_obuf_I_O)         3.723     7.302 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.302    LED[6]
    D17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.228ns  (logic 4.181ns (50.810%)  route 4.047ns (49.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.563    -0.966    design_1_i/apb_led_ctl_0/inst/led_inst/clk
    SLICE_X42Y38         FDRE                                         r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.478    -0.488 r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           4.047     3.560    lopt_5
    E17                  OBUF (Prop_obuf_I_O)         3.703     7.262 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.262    LED[5]
    E17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.055ns  (logic 4.035ns (50.097%)  route 4.020ns (49.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.563    -0.966    design_1_i/apb_led_ctl_0/inst/led_inst/clk
    SLICE_X42Y38         FDRE                                         r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.448 r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.020     3.572    lopt_1
    D14                  OBUF (Prop_obuf_I_O)         3.517     7.090 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.090    LED[1]
    D14                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.947ns  (logic 3.970ns (49.954%)  route 3.977ns (50.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.563    -0.966    design_1_i/apb_led_ctl_0/inst/led_inst/clk
    SLICE_X36Y39         FDRE                                         r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.977     3.467    lopt
    C14                  OBUF (Prop_obuf_I_O)         3.514     6.981 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.981    LED[0]
    C14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.893ns  (logic 4.066ns (51.511%)  route 3.827ns (48.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.563    -0.966    design_1_i/apb_led_ctl_0/inst/led_inst/clk
    SLICE_X42Y38         FDRE                                         r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.448 r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.827     3.379    lopt_3
    D16                  OBUF (Prop_obuf_I_O)         3.548     6.927 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.927    LED[3]
    D16                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.799ns  (logic 4.002ns (51.320%)  route 3.796ns (48.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.563    -0.966    design_1_i/apb_led_ctl_0/inst/led_inst/clk
    SLICE_X36Y39         FDRE                                         r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.796     3.287    lopt_7
    C17                  OBUF (Prop_obuf_I_O)         3.546     6.833 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.833    LED[7]
    C17                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.512ns  (logic 3.981ns (52.989%)  route 3.531ns (47.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.563    -0.966    design_1_i/apb_led_ctl_0/inst/led_inst/clk
    SLICE_X36Y39         FDRE                                         r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.531     3.022    lopt_2
    D15                  OBUF (Prop_obuf_I_O)         3.525     6.546 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.546    LED[2]
    D15                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 4.040ns (53.859%)  route 3.461ns (46.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.563    -0.966    design_1_i/apb_led_ctl_0/inst/led_inst/clk
    SLICE_X42Y38         FDRE                                         r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.448 r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.461     3.014    lopt_4
    F18                  OBUF (Prop_obuf_I_O)         3.522     6.536 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.536    LED[4]
    F18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_0_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.334ns  (logic 3.362ns (53.086%)  route 2.971ns (46.914%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.567    -0.962    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y38         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           2.971     2.466    gpio_rtl_0_tri_iobuf_1/I
    J1                   OBUFT (Prop_obuft_I_O)       2.906     5.372 r  gpio_rtl_0_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     5.372    gpio_rtl_0_tri_io[1]
    J1                                                                r  gpio_rtl_0_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_0_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 0.965ns (45.954%)  route 1.135ns (54.046%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.564    -0.635    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y38         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDSE (Prop_fdse_C_Q)         0.141    -0.494 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/Q
                         net (fo=4, routed)           1.135     0.641    gpio_rtl_0_tri_iobuf_1/T
    J1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.465 r  gpio_rtl_0_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     1.465    gpio_rtl_0_tri_io[1]
    J1                                                                r  gpio_rtl_0_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_0_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 0.965ns (45.678%)  route 1.148ns (54.322%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.564    -0.635    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y38         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDSE (Prop_fdse_C_Q)         0.141    -0.494 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/Q
                         net (fo=4, routed)           1.148     0.653    gpio_rtl_0_tri_iobuf_0/T
    J2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.477 r  gpio_rtl_0_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     1.477    gpio_rtl_0_tri_io[0]
    J2                                                                r  gpio_rtl_0_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.387ns (55.278%)  route 1.122ns (44.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.561    -0.638    design_1_i/apb_led_ctl_0/inst/led_inst/clk
    SLICE_X42Y38         FDRE                                         r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.122     0.648    lopt_4
    F18                  OBUF (Prop_obuf_I_O)         1.223     1.871 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.871    LED[4]
    F18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.638ns  (logic 1.367ns (51.802%)  route 1.271ns (48.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.561    -0.638    design_1_i/apb_led_ctl_0/inst/led_inst/clk
    SLICE_X36Y39         FDRE                                         r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.271     0.774    lopt_2
    D15                  OBUF (Prop_obuf_I_O)         1.226     2.000 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.000    LED[2]
    D15                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.708ns  (logic 1.388ns (51.268%)  route 1.319ns (48.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.561    -0.638    design_1_i/apb_led_ctl_0/inst/led_inst/clk
    SLICE_X36Y39         FDRE                                         r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.319     0.822    lopt_7
    C17                  OBUF (Prop_obuf_I_O)         1.247     2.069 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.069    LED[7]
    C17                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.412ns (51.537%)  route 1.328ns (48.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.561    -0.638    design_1_i/apb_led_ctl_0/inst/led_inst/clk
    SLICE_X42Y38         FDRE                                         r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.328     0.854    lopt_3
    D16                  OBUF (Prop_obuf_I_O)         1.248     2.102 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.102    LED[3]
    D16                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.759ns  (logic 1.356ns (49.142%)  route 1.403ns (50.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.561    -0.638    design_1_i/apb_led_ctl_0/inst/led_inst/clk
    SLICE_X36Y39         FDRE                                         r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.403     0.906    lopt
    C14                  OBUF (Prop_obuf_I_O)         1.215     2.121 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.121    LED[0]
    C14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.382ns (48.452%)  route 1.471ns (51.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.561    -0.638    design_1_i/apb_led_ctl_0/inst/led_inst/clk
    SLICE_X42Y38         FDRE                                         r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.471     0.997    lopt_1
    D14                  OBUF (Prop_obuf_I_O)         1.218     2.215 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.215    LED[1]
    D14                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.903ns  (logic 1.433ns (49.384%)  route 1.469ns (50.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.561    -0.638    design_1_i/apb_led_ctl_0/inst/led_inst/clk
    SLICE_X42Y38         FDRE                                         r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.148    -0.490 r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.469     0.979    lopt_5
    E17                  OBUF (Prop_obuf_I_O)         1.285     2.264 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.264    LED[5]
    E17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.933ns  (logic 1.449ns (49.390%)  route 1.484ns (50.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.561    -0.638    design_1_i/apb_led_ctl_0/inst/led_inst/clk
    SLICE_X42Y38         FDRE                                         r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.148    -0.490 r  design_1_i/apb_led_ctl_0/inst/led_inst/led_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.484     0.994    lopt_6
    D17                  OBUF (Prop_obuf_I_O)         1.301     2.295 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.295    LED[6]
    D17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.731 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.265    design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     3.294 f  design_1_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.109    design_1_i/clk_wiz_1/inst/clkfbout_buf_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.556    design_1_i/clk_wiz_1/inst/clkfbout_buf_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_6_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_6_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_6_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     2.731 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     3.265    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.294 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817     4.110    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375     2.735 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.265    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkfbout_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     3.294 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.110    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkfbout_buf_design_6_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_6_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    -1.554    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129    -4.683 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.102    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkfbout_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.554    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkfbout_buf_design_6_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_design_6_clk_wiz_0_0

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_0_port_out_0
                            (input port)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.498ns  (logic 1.469ns (17.289%)  route 7.028ns (82.711%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 f  rst_0_port_out_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0_port_out_0
    B7                   IBUF (Prop_ibuf_I_O)         1.345     1.345 f  rst_0_port_out_0_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.115    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/rst
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.239 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.258     8.498    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X0Y19          FDCE                                         f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    -1.554    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.508    -1.503    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X0Y19          FDCE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/dout_reg[3]/C

Slack:                    inf
  Source:                 rst_0_port_out_0
                            (input port)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.498ns  (logic 1.469ns (17.289%)  route 7.028ns (82.711%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 f  rst_0_port_out_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0_port_out_0
    B7                   IBUF (Prop_ibuf_I_O)         1.345     1.345 f  rst_0_port_out_0_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.115    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/rst
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.239 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.258     8.498    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X0Y19          FDCE                                         f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    -1.554    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.508    -1.503    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X0Y19          FDCE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/dout_reg[6]/C

Slack:                    inf
  Source:                 rst_0_port_out_0
                            (input port)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.498ns  (logic 1.469ns (17.289%)  route 7.028ns (82.711%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 f  rst_0_port_out_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0_port_out_0
    B7                   IBUF (Prop_ibuf_I_O)         1.345     1.345 f  rst_0_port_out_0_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.115    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/rst
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.239 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.258     8.498    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X0Y19          FDCE                                         f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    -1.554    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.508    -1.503    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X0Y19          FDCE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/dout_reg[7]/C

Slack:                    inf
  Source:                 rst_0_port_out_0
                            (input port)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.498ns  (logic 1.469ns (17.289%)  route 7.028ns (82.711%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 f  rst_0_port_out_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0_port_out_0
    B7                   IBUF (Prop_ibuf_I_O)         1.345     1.345 f  rst_0_port_out_0_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.115    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/rst
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.239 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.258     8.498    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X0Y19          FDCE                                         f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    -1.554    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.508    -1.503    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X0Y19          FDCE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/dout_reg[8]/C

Slack:                    inf
  Source:                 rst_0_port_out_0
                            (input port)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.274ns  (logic 1.469ns (17.756%)  route 6.805ns (82.244%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  rst_0_port_out_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0_port_out_0
    B7                   IBUF (Prop_ibuf_I_O)         1.345     1.345 r  rst_0_port_out_0_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.115    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/rst
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.239 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.035     8.274    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/AR[0]
    OLOGIC_X0Y17         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    -1.554    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.527    -1.485    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/pix_clk
    OLOGIC_X0Y17         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 rst_0_port_out_0
                            (input port)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.182ns  (logic 1.469ns (17.956%)  route 6.713ns (82.044%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  rst_0_port_out_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0_port_out_0
    B7                   IBUF (Prop_ibuf_I_O)         1.345     1.345 r  rst_0_port_out_0_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.115    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/rst
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.239 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.943     8.182    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/AR[0]
    OLOGIC_X0Y18         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    -1.554    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.527    -1.485    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/pix_clk
    OLOGIC_X0Y18         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 rst_0_port_out_0
                            (input port)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.143ns  (logic 1.469ns (18.043%)  route 6.674ns (81.957%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  rst_0_port_out_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0_port_out_0
    B7                   IBUF (Prop_ibuf_I_O)         1.345     1.345 r  rst_0_port_out_0_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.115    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/rst
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.239 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.903     8.143    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y19         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    -1.554    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.523    -1.489    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y19         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 rst_0_port_out_0
                            (input port)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.953ns  (logic 1.469ns (18.474%)  route 6.484ns (81.526%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  rst_0_port_out_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0_port_out_0
    B7                   IBUF (Prop_ibuf_I_O)         1.345     1.345 r  rst_0_port_out_0_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.115    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/rst
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.239 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.713     7.953    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/AR[0]
    OLOGIC_X0Y22         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    -1.554    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.522    -1.490    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/pix_clk
    OLOGIC_X0Y22         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 rst_0_port_out_0
                            (input port)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.900ns  (logic 1.469ns (18.596%)  route 6.431ns (81.404%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 f  rst_0_port_out_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0_port_out_0
    B7                   IBUF (Prop_ibuf_I_O)         1.345     1.345 f  rst_0_port_out_0_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.115    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/rst
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.239 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.661     7.900    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X4Y19          FDCE                                         f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    -1.554    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.506    -1.505    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X4Y19          FDCE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encb/cnt_reg[3]/C

Slack:                    inf
  Source:                 rst_0_port_out_0
                            (input port)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.834ns  (logic 1.469ns (18.753%)  route 6.365ns (81.247%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  rst_0_port_out_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0_port_out_0
    B7                   IBUF (Prop_ibuf_I_O)         1.345     1.345 r  rst_0_port_out_0_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.115    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/rst
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.239 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.595     7.834    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y20         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.457    -1.554    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         1.523    -1.489    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y20         OSERDESE2                                    r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.772ns  (logic 0.045ns (2.540%)  route 1.727ns (97.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.654 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.118     1.772    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X4Y24          FDCE                                         f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.848    -0.859    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X4Y24          FDCE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/cnt_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.045ns (2.360%)  route 1.861ns (97.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.654 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.252     1.906    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X2Y25          FDCE                                         f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.850    -0.857    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X2Y25          FDCE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/cnt_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.045ns (2.360%)  route 1.861ns (97.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.654 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.252     1.906    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X2Y25          FDCE                                         f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.850    -0.857    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X2Y25          FDCE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.045ns (2.360%)  route 1.861ns (97.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.654 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.252     1.906    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X2Y25          FDCE                                         f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.850    -0.857    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X2Y25          FDCE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.045ns (2.357%)  route 1.864ns (97.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.654 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.255     1.909    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X1Y24          FDCE                                         f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.850    -0.857    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X1Y24          FDCE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.045ns (2.357%)  route 1.864ns (97.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.654 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.255     1.909    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X1Y24          FDCE                                         f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.850    -0.857    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X1Y24          FDCE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.045ns (2.357%)  route 1.864ns (97.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.654 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.255     1.909    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X1Y24          FDCE                                         f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.850    -0.857    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X1Y24          FDCE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.045ns (2.357%)  route 1.864ns (97.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.654 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.255     1.909    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X1Y24          FDCE                                         f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.850    -0.857    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X1Y24          FDCE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.045ns (2.357%)  route 1.864ns (97.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.654 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.255     1.909    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X1Y24          FDCE                                         f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.850    -0.857    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X1Y24          FDCE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_25_design_6_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.045ns (2.357%)  route 1.864ns (97.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.654 f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.255     1.909    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X1Y24          FDCE                                         f  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_6_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.817    -0.890    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=384, routed)         0.850    -0.857    design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X1Y24          FDCE                                         r  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/dout_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.151ns  (logic 0.124ns (3.935%)  route 3.027ns (96.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.027     3.027    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X31Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.151 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     3.151    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X31Y35         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        1.440    -1.571    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X31Y35         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.411ns  (logic 0.045ns (3.189%)  route 1.366ns (96.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.366     1.366    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X31Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.411 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.411    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X31Y35         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2178, routed)        0.827    -0.880    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X31Y35         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.892ns  (logic 0.124ns (4.287%)  route 2.768ns (95.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.907     1.907    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.124     2.031 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.861     2.892    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X29Y40         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.445     2.910    design_1_i/mdm_1/U0/tck
    SLICE_X29Y40         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.892ns  (logic 0.124ns (4.287%)  route 2.768ns (95.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.907     1.907    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.124     2.031 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.861     2.892    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X29Y40         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.445     2.910    design_1_i/mdm_1/U0/tck
    SLICE_X29Y40         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.892ns  (logic 0.124ns (4.287%)  route 2.768ns (95.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.907     1.907    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.124     2.031 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.861     2.892    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X29Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.445     2.910    design_1_i/mdm_1/U0/tck
    SLICE_X29Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.892ns  (logic 0.124ns (4.287%)  route 2.768ns (95.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.907     1.907    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.124     2.031 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.861     2.892    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X29Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.445     2.910    design_1_i/mdm_1/U0/tck
    SLICE_X29Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.892ns  (logic 0.124ns (4.287%)  route 2.768ns (95.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.907     1.907    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.124     2.031 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.861     2.892    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X29Y40         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.445     2.910    design_1_i/mdm_1/U0/tck
    SLICE_X29Y40         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_5/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.892ns  (logic 0.124ns (4.287%)  route 2.768ns (95.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.907     1.907    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.124     2.031 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.861     2.892    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X29Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_5/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.445     2.910    design_1_i/mdm_1/U0/tck
    SLICE_X29Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_5/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_6/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.892ns  (logic 0.124ns (4.287%)  route 2.768ns (95.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.907     1.907    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.124     2.031 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.861     2.892    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X29Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_6/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.445     2.910    design_1_i/mdm_1/U0/tck
    SLICE_X29Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_6/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.804ns  (logic 0.124ns (4.423%)  route 2.680ns (95.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.907     1.907    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.124     2.031 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.773     2.804    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X30Y42         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.444     2.909    design_1_i/mdm_1/U0/tck
    SLICE_X30Y42         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.804ns  (logic 0.124ns (4.423%)  route 2.680ns (95.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.907     1.907    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.124     2.031 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.773     2.804    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X30Y42         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.444     2.909    design_1_i/mdm_1/U0/tck
    SLICE_X30Y42         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.804ns  (logic 0.124ns (4.423%)  route 2.680ns (95.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.907     1.907    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.124     2.031 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.773     2.804    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X30Y42         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.373     1.373    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.464 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.444     2.909    design_1_i/mdm_1/U0/tck
    SLICE_X30Y42         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.000ns (0.000%)  route 0.534ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.534     0.534    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_0
    SLICE_X28Y39         FDCE                                         f  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.565    design_1_i/mdm_1/U0/tck
    SLICE_X28Y39         FDCE                                         r  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.000ns (0.000%)  route 0.534ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.534     0.534    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_0
    SLICE_X28Y39         FDCE                                         f  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.565    design_1_i/mdm_1/U0/tck
    SLICE_X28Y39         FDCE                                         r  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.043ns (5.496%)  route 0.739ns (94.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.561     0.561    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X28Y39         LUT4 (Prop_lut4_I3_O)        0.043     0.604 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_i_1/O
                         net (fo=1, routed)           0.179     0.782    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_7
    SLICE_X28Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.566    design_1_i/mdm_1/U0/tck
    SLICE_X28Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.044ns (5.604%)  route 0.741ns (94.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.741     0.741    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.044     0.785 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_i_1/O
                         net (fo=1, routed)           0.000     0.785    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_12
    SLICE_X28Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.566    design_1_i/mdm_1/U0/tck
    SLICE_X28Y40         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.045ns (4.452%)  route 0.966ns (95.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.741     0.741    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.045     0.786 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.225     1.011    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X29Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.566    design_1_i/mdm_1/U0/tck
    SLICE_X29Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_2/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.045ns (4.452%)  route 0.966ns (95.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.741     0.741    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.045     0.786 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.225     1.011    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X29Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_2/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.566    design_1_i/mdm_1/U0/tck
    SLICE_X29Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_2/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_3/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.045ns (4.452%)  route 0.966ns (95.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.741     0.741    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.045     0.786 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.225     1.011    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X29Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_3/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.566    design_1_i/mdm_1/U0/tck
    SLICE_X29Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_3/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.045ns (4.452%)  route 0.966ns (95.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.741     0.741    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.045     0.786 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.225     1.011    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X29Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.566    design_1_i/mdm_1/U0/tck
    SLICE_X29Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.045ns (4.433%)  route 0.970ns (95.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.741     0.741    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.045     0.786 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.229     1.015    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X28Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.566    design_1_i/mdm_1/U0/tck
    SLICE_X28Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.045ns (4.433%)  route 0.970ns (95.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.741     0.741    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.045     0.786 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.229     1.015    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X28Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.734 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.566    design_1_i/mdm_1/U0/tck
    SLICE_X28Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_0/C





