// Seed: 3549449936
module module_0 (
    input uwire id_0,
    output tri id_1,
    output supply1 id_2,
    output tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri id_7,
    input tri id_8,
    output wand id_9
);
  assign id_3 = -1;
  parameter id_11 = 1;
  logic id_12;
  ;
  logic id_13, id_14;
  parameter id_15 = id_11;
endmodule
module module_1 #(
    parameter id_11 = 32'd50,
    parameter id_13 = 32'd58,
    parameter id_2  = 32'd98,
    parameter id_3  = 32'd37
) (
    input uwire id_0,
    output supply1 id_1,
    input wor _id_2,
    input wire _id_3,
    output supply1 id_4
);
  assign id_4 = -1;
  logic id_6;
  tri1  id_7;
  reg [id_3 : id_2] id_8, id_9, id_10;
  parameter id_11 = "";
  assign id_7 = -1;
  wire [-1 : -1] id_12, _id_13;
  assign id_7 = id_9;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  always id_6 = -1 * 1;
  tri1 [id_13 : id_13] id_14, id_15, id_16, id_17[-1 : ~  1];
  assign id_15 = -1;
  assign id_16 = id_15;
  always
    if (1)
      fork
        id_9 = -1 != id_15;
        id_10 <= id_10;
        begin : LABEL_0
          id_9 = -1;
        end
      join
  parameter id_18 = id_11;
  wire [-1  !=  id_11 : -1] id_19, id_20;
  assign id_7 = 1;
endmodule
