$date
	Mon Apr 07 22:45:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module IMEM_tb $end
$var wire 32 ! rdata [31:0] $end
$var reg 2 " addr [1:0] $end
$scope module dut $end
$var wire 2 # addr [1:0] $end
$var reg 32 $ rdata [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111000000001111111100000000 $
b10 #
b10 "
b11111111000000001111111100000000 !
$end
