==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.878 seconds; current allocated memory: 374.262 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.391 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.768 seconds; current allocated memory: 387.203 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.159 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.774 seconds; current allocated memory: 360.156 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.244 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.448 seconds; current allocated memory: 381.203 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.813 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.946 seconds; current allocated memory: 345.613 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.34 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.622 seconds; current allocated memory: 383.117 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.981 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.42 seconds; current allocated memory: 398.641 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.767 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.068 seconds; current allocated memory: 370.605 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.476 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.517 seconds; current allocated memory: 385.750 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.93 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.951 seconds; current allocated memory: 399.055 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.465 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.597 seconds; current allocated memory: 377.715 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.996 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.744 seconds; current allocated memory: 409.488 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.086 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.364 seconds; current allocated memory: 398.082 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.776 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 360.289 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.203 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 753.066 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.083 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<int [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<int [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::stream_buf(int)' into 'hls::stream_of_blocks<int [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:24:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:28:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::write_acquire()' into 'hls::stream_of_blocks<int [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::write_acquire()' into 'hls::write_lock<int [256]>::write_lock(hls::stream_of_blocks<int [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::write_release()' into 'hls::stream_of_blocks<int [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::write_release()' into 'hls::write_lock<int [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:59:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:54:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:48:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:40:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::write_lock(hls::stream_of_blocks<int [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:33)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::read_acquire()' into 'hls::stream_of_blocks<int [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::read_acquire()' into 'hls::read_lock<int [256]>::read_lock(hls::stream_of_blocks<int [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::read_release()' into 'hls::stream_of_blocks<int [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::read_release()' into 'hls::read_lock<int [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::read_lock(hls::stream_of_blocks<int [256], 2>&)' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:63:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::operator int (&) [256]()' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::write_lock(hls::stream_of_blocks<int [256], 2>&)' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::read_lock(hls::stream_of_blocks<int [256], 2>&)' into 'threshold(hls::stream_of_blocks<int [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:72:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<int [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:81:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::operator int (&) [256]()' into 'threshold(hls::stream_of_blocks<int [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:76:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:53)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:38:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:32:0)
ERROR: [HLS 214-256] in function 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)': Unsupported aggregate pragma/directive on variable 'count_blocks' as the bit-width after aggregation (8192) is larger than 4096 (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 15.744 seconds; current allocated memory: 378.426 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 17.371 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 738.586 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
ERROR: [HLS 207-3777] use of undeclared identifier 'outL'; did you mean 'out'? (byte_count_stream/src/byte_count_stream.cpp:36:33)
INFO: [HLS 207-4436] 'out' declared here (byte_count_stream/src/byte_count_stream.cpp:34:91)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.382 seconds; current allocated memory: 398.355 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.725 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 759.570 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.935 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<int [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<int [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::stream_buf(int)' into 'hls::stream_of_blocks<int [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::write_acquire()' into 'hls::stream_of_blocks<int [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::write_acquire()' into 'hls::write_lock<int [256]>::write_lock(hls::stream_of_blocks<int [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::write_release()' into 'hls::stream_of_blocks<int [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::write_release()' into 'hls::write_lock<int [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:31)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:63:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:58:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:57:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:52:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:49:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::write_lock(hls::stream_of_blocks<int [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:38:33)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::read_acquire()' into 'hls::stream_of_blocks<int [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::read_acquire()' into 'hls::read_lock<int [256]>::read_lock(hls::stream_of_blocks<int [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<int [256]>::read_release()' into 'hls::stream_of_blocks<int [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::read_release()' into 'hls::read_lock<int [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::read_lock(hls::stream_of_blocks<int [256], 2>&)' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:75:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:75:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::operator int (&) [256]()' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::operator int (&) [256]()' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<int [256]>::write_lock(hls::stream_of_blocks<int [256], 2>&)' into 'reduce(hls::stream_of_blocks<int [256], 2>&, hls::stream_of_blocks<int [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:70:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::read_lock(hls::stream_of_blocks<int [256], 2>&)' into 'threshold(hls::stream_of_blocks<int [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:78:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<int [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:87:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<int [256]>::operator int (&) [256]()' into 'threshold(hls::stream_of_blocks<int [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:82:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<int [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:53)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:42:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:34:0)
ERROR: [HLS 214-256] in function 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)': Unsupported aggregate pragma/directive on variable 'count_blocks' as the bit-width after aggregation (8192) is larger than 4096 (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 14.385 seconds; current allocated memory: 377.812 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 16.029 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 713.891 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
ERROR: [HLS 207-3339] no matching function for call to 'threshold' (byte_count_stream/src/byte_count_stream.cpp:20:2)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<result_t>' (aka 'stream<int>') to 'hls::stream<count_t> &' (aka 'stream<unsigned char> &') for 2nd argument (byte_count_stream/src/byte_count_stream.hpp:53:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.55 seconds; current allocated memory: 422.316 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.948 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.412 seconds; current allocated memory: 355.949 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.947 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 761.109 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
ERROR: [HLS 207-3339] no matching function for call to 'threshold' (byte_count_stream/src/byte_count_stream.cpp:20:2)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<result_t>' (aka 'stream<int>') to 'hls::stream<count_t> &' (aka 'stream<unsigned char> &') for 2nd argument (byte_count_stream/src/byte_count_stream.hpp:53:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.652 seconds; current allocated memory: 376.312 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.122 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 726.602 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.262 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:31)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:63:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:58:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:57:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:52:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:49:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:38:33)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:75:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:75:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:70:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:78:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:87:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:82:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:53)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:42:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:34:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.363 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (byte_count_stream/src/byte_count_stream.cpp:79) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (byte_count_stream/src/byte_count_stream.cpp:28) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (byte_count_stream/src/byte_count_stream.cpp:72) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:51:9) to (byte_count_stream/src/byte_count_stream.cpp:50:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:30:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:73:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:57) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln57_1', byte_count_stream/src/byte_count_stream.cpp:57) [38]  (0 ns)
	'or' operation ('or_ln57', byte_count_stream/src/byte_count_stream.cpp:57) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln58', byte_count_stream/src/byte_count_stream.cpp:58) [44]  (0 ns)
	'select' operation ('select_ln54_1', byte_count_stream/src/byte_count_stream.cpp:54) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:48) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln50', byte_count_stream/src/byte_count_stream.cpp:50) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:48 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_81_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 24.113 seconds; current allocated memory: 406.422 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 25.609 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 788.855 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.314 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:31)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:59:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:54:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:48:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:41:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:38:33)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:65:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:71:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:71:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:66:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:74:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:83:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:78:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.499 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_1' (byte_count_stream/src/byte_count_stream.cpp:75) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (byte_count_stream/src/byte_count_stream.cpp:28) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (byte_count_stream/src/byte_count_stream.cpp:68) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:30:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:69:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:53:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:59:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('count_1_1_write_ln54', byte_count_stream/src/byte_count_stream.cpp:54) of variable 'out_load', byte_count_stream/src/byte_count_stream.cpp:54 on local variable 'count' and 'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:53) on local variable 'count'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (8.059ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('byte', byte_count_stream/src/byte_count_stream.cpp:48) on array 'in_r' [29]  (3.25 ns)
	'store' operation ('prev_1_write_ln46', byte_count_stream/src/byte_count_stream.cpp:46) of variable 'byte', byte_count_stream/src/byte_count_stream.cpp:48 on local variable 'prev' [47]  (1.59 ns)
	blocking operation 3.22 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_77_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_77_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/out_r_write' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_77_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_77_1' pipeline 'VITIS_LOOP_77_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_77_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_77_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_count_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_count_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reduce_U0_U(accelerator_start_for_reduce_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 19.111 seconds; current allocated memory: 358.125 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.6 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '2'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 21.702 seconds; current allocated memory: 364.152 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.499 seconds; peak allocated memory: 1.101 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.402 seconds; current allocated memory: 373.820 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.801 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 756.883 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.39 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:66:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:61:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:55:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:51:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:48:31)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:72:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:81:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:90:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:85:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 6.515 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (byte_count_stream/src/byte_count_stream.cpp:82) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (byte_count_stream/src/byte_count_stream.cpp:28) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (byte_count_stream/src/byte_count_stream.cpp:75) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:30:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:76:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:60:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:66:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('count_1_1_write_ln61', byte_count_stream/src/byte_count_stream.cpp:61) of variable 'out_load', byte_count_stream/src/byte_count_stream.cpp:61 on local variable 'count' and 'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:60) on local variable 'count'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (8.059ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('byte', byte_count_stream/src/byte_count_stream.cpp:55) on array 'in_r' [29]  (3.25 ns)
	'store' operation ('prev_1_write_ln53', byte_count_stream/src/byte_count_stream.cpp:53) of variable 'byte', byte_count_stream/src/byte_count_stream.cpp:55 on local variable 'prev' [47]  (1.59 ns)
	blocking operation 3.22 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/out_r_write' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_84_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_count_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_count_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reduce_U0_U(accelerator_start_for_reduce_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 19.658 seconds; current allocated memory: 380.352 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 21.161 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 728.680 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'clear' (byte_count_stream/src/byte_count_stream.cpp:18:2)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.602 seconds; current allocated memory: 399.156 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.098 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 743.004 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'clear' (byte_count_stream/src/byte_count_stream.cpp:18:2)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.443 seconds; current allocated memory: 394.238 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.829 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 754.734 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.204 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<ap_uint<8> [1024]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::stream_buf(int)' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::write_acquire()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_acquire()' into 'hls::write_lock<ap_uint<8> [1024]>::write_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::write_release()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_release()' into 'hls::write_lock<ap_uint<8> [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<ap_uint<8> [1024]>::write_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' into 'split(hls::stream<ap_uint<8>, 0>&, hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<ap_uint<8> [1024]>::~write_lock()' into 'split(hls::stream<ap_uint<8>, 0>&, hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<ap_uint<8> [1024]>::operator ap_uint<8> (&) [1024]()' into 'split(hls::stream<ap_uint<8>, 0>&, hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::read_acquire()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_acquire()' into 'hls::read_lock<ap_uint<8> [1024]>::read_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::read_release()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_release()' into 'hls::read_lock<ap_uint<8> [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:61:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:16)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<8, false>(ap_int_base<8, false> const&) const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:57:12)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::operator ap_uint<8> (&) [1024]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:55:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::operator ap_uint<8> (&) [1024]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:51:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::read_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:48:31)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:72:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:81:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:90:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:85:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<8>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<8>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<8>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:53)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:43:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:34:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_blocks' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.478 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (byte_count_stream/src/byte_count_stream.cpp:82) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (byte_count_stream/src/byte_count_stream.cpp:28) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (byte_count_stream/src/byte_count_stream.cpp:75) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:30:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:76:11)
INFO: [HLS 200-472] Inferring partial write operation for 'appearances' (byte_count_stream/src/byte_count_stream.cpp:45:17)
INFO: [HLS 200-472] Inferring partial write operation for 'appearances' (byte_count_stream/src/byte_count_stream.cpp:60:22)
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appearances' (byte_count_stream/src/byte_count_stream.cpp:38).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appearances' (byte_count_stream/src/byte_count_stream.cpp:38).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (8.059ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('byte.V', byte_count_stream/src/byte_count_stream.cpp:55) on array 'in_r' [26]  (3.25 ns)
	'getelementptr' operation ('appearances_addr_1', byte_count_stream/src/byte_count_stream.cpp:61) [35]  (0 ns)
	'load' operation ('appearances_load', byte_count_stream/src/byte_count_stream.cpp:61) on array 'appearances' [36]  (3.25 ns)
	blocking operation 1.55 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.732 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r_address0' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r_ce0' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r_we0' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r_d0' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r_address1' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r_ce1' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r_we1' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r_d1' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_84_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_count_appearances_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_count_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
WARNING: [RTMG 210-274] Memory 'accelerator_count_blocks_buf_data_RAM_AUTO_1R1W_memcore' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'accelerator_count_blocks_buf_data_RAM_AUTO_1R1W_memcore' using auto ROMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reduce_U0_U(accelerator_start_for_reduce_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.923 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 24.216 seconds; current allocated memory: 382.477 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 2 seconds. Total elapsed time: 25.589 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.041 seconds; current allocated memory: 379.773 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.391 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.024 seconds; current allocated memory: 743.824 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'complete' (byte_count_stream/src/byte_count_stream.cpp:42:27)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.48 seconds; current allocated memory: 391.945 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.076 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.398 seconds; current allocated memory: 388.059 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.842 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 761.664 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.579 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<ap_uint<8> [1024]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::stream_buf(int)' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::write_acquire()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_acquire()' into 'hls::write_lock<ap_uint<8> [1024]>::write_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::write_release()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_release()' into 'hls::write_lock<ap_uint<8> [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<ap_uint<8> [1024]>::write_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' into 'split(hls::stream<ap_uint<8>, 0>&, hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<ap_uint<8> [1024]>::~write_lock()' into 'split(hls::stream<ap_uint<8>, 0>&, hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<ap_uint<8> [1024]>::operator ap_uint<8> (&) [1024]()' into 'split(hls::stream<ap_uint<8>, 0>&, hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::read_acquire()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_acquire()' into 'hls::read_lock<ap_uint<8> [1024]>::read_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::read_release()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_release()' into 'hls::read_lock<ap_uint<8> [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:65:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:65:1)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:7)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:2)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:59:17)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:59:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:58:9)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:58:4)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<8, false>(ap_int_base<8, false> const&) const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:55:12)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::operator ap_uint<8> (&) [1024]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::operator ap_uint<8> (&) [1024]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:49:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::read_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:46:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:70:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:71:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:79:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:88:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:83:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<8>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<8>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<8>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:53)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:41:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:34:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-241] Aggregating bram variable 'input_blocks' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.321 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (byte_count_stream/src/byte_count_stream.cpp:80) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (byte_count_stream/src/byte_count_stream.cpp:28) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (byte_count_stream/src/byte_count_stream.cpp:73) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:52:9) to (byte_count_stream/src/byte_count_stream.cpp:51:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:30:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:74:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:58) on local variable 'count' [25]  (0 ns)
	'shl' operation ('shl_ln58_1', byte_count_stream/src/byte_count_stream.cpp:58) [38]  (0 ns)
	'or' operation ('or_ln58', byte_count_stream/src/byte_count_stream.cpp:58) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln59', byte_count_stream/src/byte_count_stream.cpp:59) [44]  (0 ns)
	'select' operation ('select_ln1065_1') [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:48) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln51', byte_count_stream/src/byte_count_stream.cpp:51) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:48 on local variable 'count' [51]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_82_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.794 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 24.971 seconds; current allocated memory: 375.586 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 26.424 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 831.617 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.369 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::write_acquire()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_acquire()' into 'hls::write_lock<ap_uint<8> [1024]>::write_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::write_release()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::write_release()' into 'hls::write_lock<ap_uint<8> [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<ap_uint<8> [1024]>::write_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' into 'split(hls::stream<ap_uint<8>, 0>&, hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<ap_uint<8> [1024]>::~write_lock()' into 'split(hls::stream<ap_uint<8>, 0>&, hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<ap_uint<8> [1024]>::operator ap_uint<8> (&) [1024]()' into 'split(hls::stream<ap_uint<8>, 0>&, hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::read_acquire()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_acquire()' into 'hls::read_lock<ap_uint<8> [1024]>::read_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<ap_uint<8> [1024]>::read_release()' into 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<ap_uint<8> [1024], 2>::read_release()' into 'hls::read_lock<ap_uint<8> [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:65:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:65:1)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:7)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:2)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:59:17)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:59:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:58:9)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:58:4)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<8, false>(ap_int_base<8, false> const&) const' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:55:12)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::operator ap_uint<8> (&) [1024]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::operator ap_uint<8> (&) [1024]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:49:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<ap_uint<8> [1024]>::read_lock(hls::stream_of_blocks<ap_uint<8> [1024], 2>&)' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:46:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<ap_uint<8> [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:70:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:71:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:81:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:90:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:85:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<8>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:41:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:34:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-241] Aggregating bram variable 'input_blocks' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.444 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (byte_count_stream/src/byte_count_stream.cpp:82) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (byte_count_stream/src/byte_count_stream.cpp:28) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (byte_count_stream/src/byte_count_stream.cpp:73) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:52:9) to (byte_count_stream/src/byte_count_stream.cpp:51:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:30:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:74:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:58) on local variable 'count' [25]  (0 ns)
	'shl' operation ('shl_ln58_1', byte_count_stream/src/byte_count_stream.cpp:58) [38]  (0 ns)
	'or' operation ('or_ln58', byte_count_stream/src/byte_count_stream.cpp:58) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln59', byte_count_stream/src/byte_count_stream.cpp:59) [44]  (0 ns)
	'select' operation ('select_ln1065_1') [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:48) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln51', byte_count_stream/src/byte_count_stream.cpp:51) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:48 on local variable 'count' [51]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_84_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 23.576 seconds; current allocated memory: 304.664 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 25.264 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 683.609 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.385 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:65:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:65:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:59:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:58:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:49:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:46:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:70:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:71:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:81:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:90:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:85:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:41:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:34:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.283 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (byte_count_stream/src/byte_count_stream.cpp:82) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (byte_count_stream/src/byte_count_stream.cpp:28) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (byte_count_stream/src/byte_count_stream.cpp:73) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:52:9) to (byte_count_stream/src/byte_count_stream.cpp:51:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:30:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:74:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:58) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln58_1', byte_count_stream/src/byte_count_stream.cpp:58) [38]  (0 ns)
	'or' operation ('or_ln58', byte_count_stream/src/byte_count_stream.cpp:58) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln59', byte_count_stream/src/byte_count_stream.cpp:59) [44]  (0 ns)
	'select' operation ('select_ln55_1', byte_count_stream/src/byte_count_stream.cpp:55) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:48) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln51', byte_count_stream/src/byte_count_stream.cpp:51) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:48 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_84_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 23.4 seconds; current allocated memory: 453.348 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 24.91 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 702.801 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.31 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:49:8)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:49:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:46:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:80:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:80:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:75:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:85:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:94:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:89:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:41:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:34:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.024 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_88_1' (byte_count_stream/src/byte_count_stream.cpp:86) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (byte_count_stream/src/byte_count_stream.cpp:28) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_1' (byte_count_stream/src/byte_count_stream.cpp:77) in function 'reduce' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_1' (byte_count_stream/src/byte_count_stream.cpp:48) in function 'count' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:30:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:78:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
WARNING: [HLS 200-880] The II Violation in module 'count' (loop 'VITIS_LOOP_48_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'or' operation ('or_ln49', byte_count_stream/src/byte_count_stream.cpp:49) and 'add' operation ('add_ln49', byte_count_stream/src/byte_count_stream.cpp:49).
WARNING: [HLS 200-887] Cannot meet target clock period from 'shl' operation ('shl_ln49_1') to 'or' operation ('or_ln49') (combination delay: 9.408 ns) to honor II or Latency constraint in region 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_77_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_88_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_88_1' pipeline 'VITIS_LOOP_88_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_88_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_88_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.02 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 22.278 seconds; current allocated memory: 434.016 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.749 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 720.676 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.17 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:28:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:66:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:61:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:55:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:51:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:48:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:72:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:83:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:92:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:87:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:43:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:36:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=none mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.982 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_1' (byte_count_stream/src/byte_count_stream.cpp:84) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (byte_count_stream/src/byte_count_stream.cpp:30) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (byte_count_stream/src/byte_count_stream.cpp:75) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:54:9) to (byte_count_stream/src/byte_count_stream.cpp:53:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:32:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:76:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:60) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln60_1', byte_count_stream/src/byte_count_stream.cpp:60) [38]  (0 ns)
	'or' operation ('or_ln60', byte_count_stream/src/byte_count_stream.cpp:60) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln61', byte_count_stream/src/byte_count_stream.cpp:61) [44]  (0 ns)
	'select' operation ('select_ln57_1', byte_count_stream/src/byte_count_stream.cpp:57) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:50) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln53', byte_count_stream/src/byte_count_stream.cpp:53) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:50 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_86_1' pipeline 'VITIS_LOOP_86_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_86_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 23.169 seconds; current allocated memory: 416.293 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 24.649 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 698.832 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.172 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:28:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:66:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:61:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:55:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:51:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:48:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:72:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:83:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:92:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:87:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:43:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:36:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=none mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.14 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_1' (byte_count_stream/src/byte_count_stream.cpp:84) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (byte_count_stream/src/byte_count_stream.cpp:30) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (byte_count_stream/src/byte_count_stream.cpp:75) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:54:9) to (byte_count_stream/src/byte_count_stream.cpp:53:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:32:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:76:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (7.532ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'lshr' operation ('lshr_ln61', byte_count_stream/src/byte_count_stream.cpp:61) [44]  (0 ns)
	'select' operation ('select_ln57_1', byte_count_stream/src/byte_count_stream.cpp:57) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:50) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln53', byte_count_stream/src/byte_count_stream.cpp:53) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:50 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_86_1' pipeline 'VITIS_LOOP_86_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_86_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 22.999 seconds; current allocated memory: 437.383 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 24.582 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 750.434 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.906 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:36:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:41:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:68:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:63:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:62:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:57:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:50:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:47:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:80:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:80:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:75:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:85:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:94:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:89:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:45:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:38:0)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it. (byte_count_stream/src/byte_count_stream.cpp:17:9)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=none mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.144 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_88_1' (byte_count_stream/src/byte_count_stream.cpp:86) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (byte_count_stream/src/byte_count_stream.cpp:32) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_1' (byte_count_stream/src/byte_count_stream.cpp:77) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:56:9) to (byte_count_stream/src/byte_count_stream.cpp:55:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:34:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:78:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:62) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln62_1', byte_count_stream/src/byte_count_stream.cpp:62) [38]  (0 ns)
	'or' operation ('or_ln62', byte_count_stream/src/byte_count_stream.cpp:62) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln63', byte_count_stream/src/byte_count_stream.cpp:63) [44]  (0 ns)
	'select' operation ('select_ln59_1', byte_count_stream/src/byte_count_stream.cpp:59) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:52) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln55', byte_count_stream/src/byte_count_stream.cpp:55) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:52 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_77_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_88_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_88_1' pipeline 'VITIS_LOOP_88_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_88_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_88_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 22.824 seconds; current allocated memory: 386.520 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 24.248 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 750.922 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.847 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:30:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:36:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:41:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:68:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:63:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:62:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:57:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:50:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:47:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:80:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:80:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:75:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:85:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:94:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:89:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:45:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:38:0)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it. (byte_count_stream/src/byte_count_stream.cpp:17:9)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=none mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.835 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_88_1' (byte_count_stream/src/byte_count_stream.cpp:86) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (byte_count_stream/src/byte_count_stream.cpp:32) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_1' (byte_count_stream/src/byte_count_stream.cpp:77) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:56:9) to (byte_count_stream/src/byte_count_stream.cpp:55:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:34:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:78:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:62) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln62_1', byte_count_stream/src/byte_count_stream.cpp:62) [38]  (0 ns)
	'or' operation ('or_ln62', byte_count_stream/src/byte_count_stream.cpp:62) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln63', byte_count_stream/src/byte_count_stream.cpp:63) [44]  (0 ns)
	'select' operation ('select_ln59_1', byte_count_stream/src/byte_count_stream.cpp:59) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:52) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln55', byte_count_stream/src/byte_count_stream.cpp:55) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:52 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_77_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_88_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_88_1' pipeline 'VITIS_LOOP_88_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_88_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_88_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 22.401 seconds; current allocated memory: 386.465 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.921 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 776.602 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.735 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:28:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:66:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:61:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:55:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:51:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:48:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:72:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:83:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:92:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:87:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:43:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:36:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=none mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.187 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_1' (byte_count_stream/src/byte_count_stream.cpp:84) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (byte_count_stream/src/byte_count_stream.cpp:30) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (byte_count_stream/src/byte_count_stream.cpp:75) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:54:9) to (byte_count_stream/src/byte_count_stream.cpp:53:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:32:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:76:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:60) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln60_1', byte_count_stream/src/byte_count_stream.cpp:60) [38]  (0 ns)
	'or' operation ('or_ln60', byte_count_stream/src/byte_count_stream.cpp:60) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln61', byte_count_stream/src/byte_count_stream.cpp:61) [44]  (0 ns)
	'select' operation ('select_ln57_1', byte_count_stream/src/byte_count_stream.cpp:57) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:50) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln53', byte_count_stream/src/byte_count_stream.cpp:53) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:50 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_86_1' pipeline 'VITIS_LOOP_86_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_86_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 23.092 seconds; current allocated memory: 355.785 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 24.68 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 820.633 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.118 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:28:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:66:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:61:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:55:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:51:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:48:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:72:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:83:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:92:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:87:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:43:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:36:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=none mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.255 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_1' (byte_count_stream/src/byte_count_stream.cpp:84) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (byte_count_stream/src/byte_count_stream.cpp:30) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (byte_count_stream/src/byte_count_stream.cpp:75) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:54:9) to (byte_count_stream/src/byte_count_stream.cpp:53:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:32:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:76:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:60) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln60_1', byte_count_stream/src/byte_count_stream.cpp:60) [38]  (0 ns)
	'or' operation ('or_ln60', byte_count_stream/src/byte_count_stream.cpp:60) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln61', byte_count_stream/src/byte_count_stream.cpp:61) [44]  (0 ns)
	'select' operation ('select_ln57_1', byte_count_stream/src/byte_count_stream.cpp:57) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:50) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln53', byte_count_stream/src/byte_count_stream.cpp:53) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:50 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_86_1' pipeline 'VITIS_LOOP_86_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_86_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.681 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 23.925 seconds; current allocated memory: 316.832 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 25.459 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.986 seconds; current allocated memory: 123.207 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.701 seconds; peak allocated memory: 1.104 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.706 seconds; current allocated memory: 360.016 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.1 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.785 seconds; current allocated memory: 361.586 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.419 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.453 seconds; current allocated memory: 379.141 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 6.265 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.31 seconds; current allocated memory: 381.805 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.755 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.772 seconds; current allocated memory: 370.652 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.156 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 195.426 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.663 seconds; peak allocated memory: 967.668 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.47 seconds; current allocated memory: 376.523 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.893 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.046 seconds; current allocated memory: 382.074 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.489 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.901 seconds; current allocated memory: 392.711 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.323 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.635 seconds; current allocated memory: 365.746 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.994 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.817 seconds; current allocated memory: 343.488 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.254 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.068 seconds; current allocated memory: 396.094 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.394 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.704 seconds; current allocated memory: 333.309 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.126 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.658 seconds; current allocated memory: 340.480 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.116 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.64 seconds; current allocated memory: 365.781 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.139 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.864 seconds; current allocated memory: 370.004 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.291 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.358 seconds; current allocated memory: 353.523 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.916 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.333 seconds; current allocated memory: 386.938 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.07 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.261 seconds; current allocated memory: 177.359 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 2 seconds. Total elapsed time: 1.849 seconds; peak allocated memory: 940.613 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.061 seconds; current allocated memory: 409.484 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.419 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.987 seconds; current allocated memory: 414.453 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.519 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.9 seconds; current allocated memory: 384.086 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.271 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.901 seconds; current allocated memory: 378.910 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.239 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.763 seconds; current allocated memory: 324.230 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.557 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.88 seconds; current allocated memory: 371.324 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.259 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.833 seconds; current allocated memory: 388.379 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.183 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.726 seconds; current allocated memory: 385.875 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.087 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.442 seconds; current allocated memory: 395.367 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.881 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.319 seconds; current allocated memory: 385.508 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.726 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.25 seconds; current allocated memory: 389.738 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.571 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.672 seconds; current allocated memory: 371.289 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.017 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.904 seconds; current allocated memory: 408.051 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.369 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.361 seconds; current allocated memory: 405.238 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.702 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.673 seconds; current allocated memory: 382.867 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.019 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.361 seconds; current allocated memory: 383.129 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.687 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.321 seconds; current allocated memory: 368.230 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.742 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.663 seconds; current allocated memory: 376.086 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.157 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.681 seconds; current allocated memory: 371.176 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.06 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.4 seconds; current allocated memory: 372.672 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.775 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.145 seconds; current allocated memory: 383.398 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.755 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.57 seconds; current allocated memory: 375.129 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.913 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.671 seconds; current allocated memory: 384.125 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.992 seconds; peak allocated memory: 1.101 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 170.551 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.588 seconds; peak allocated memory: 937.930 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.89 seconds; current allocated memory: 385.695 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.247 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.709 seconds; current allocated memory: 356.340 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.157 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.554 seconds; current allocated memory: 355.414 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.148 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.831 seconds; current allocated memory: 377.387 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.2 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.576 seconds; current allocated memory: 399.035 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.986 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.339 seconds; current allocated memory: 326.484 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.915 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.311 seconds; current allocated memory: 338.469 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.926 seconds; peak allocated memory: 1.101 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 174.422 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.588 seconds; peak allocated memory: 913.023 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.291 seconds; current allocated memory: 381.992 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.706 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 171.582 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.592 seconds; peak allocated memory: 930.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.685 seconds; current allocated memory: 388.996 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.014 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.471 seconds; current allocated memory: 411.039 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.855 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.425 seconds; current allocated memory: 361.680 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.814 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.149 seconds; current allocated memory: 147.645 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.253 seconds; peak allocated memory: 1.105 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.962 seconds; current allocated memory: 365.961 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.327 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.491 seconds; current allocated memory: 362.430 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.892 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.915 seconds; current allocated memory: 395.672 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.373 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 798.910 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.97 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [512]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [512], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::write_acquire()' into 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::write_release()' into 'hls::stream_of_blocks<unsigned char [512], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::write_release()' into 'hls::write_lock<unsigned char [512]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:35:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:33:3)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:31:3)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:27:32)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [512], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::read_acquire()' into 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::read_release()' into 'hls::stream_of_blocks<unsigned char [512], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::read_release()' into 'hls::read_lock<unsigned char [512]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:41:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:68:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:63:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:62:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:57:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:50:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:47:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:75:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:103:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:103:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:102:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:97:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:96:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:91:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:87:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:84:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:81:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:110:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:117:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:117:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:115:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:115:23)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:115:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:112:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:111:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:123:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:132:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:127:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:12:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:13:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:13:48)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:79:9) in function 'count1' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:72:0)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:45:9) in function 'count0' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:38:0)
INFO: [HLS 214-241] Aggregating scalar variable 'appear1' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:13:48)
INFO: [HLS 214-241] Aggregating scalar variable 'appear0' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:13:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.488 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_1' (byte_count_stream/src/byte_count_stream.cpp:124) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (byte_count_stream/src/byte_count_stream.cpp:29) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_1' (byte_count_stream/src/byte_count_stream.cpp:114) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:8:1), detected/extracted 5 process function(s): 
	 'split'
	 'count0'
	 'count1'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:90:9) to (byte_count_stream/src/byte_count_stream.cpp:89:15) in function 'count1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:56:9) to (byte_count_stream/src/byte_count_stream.cpp:55:15) in function 'count0'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out0' (byte_count_stream/src/byte_count_stream.cpp:31:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out1' (byte_count_stream/src/byte_count_stream.cpp:33:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:115:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
WARNING: [HLS 200-880] The II Violation in module 'split' (loop 'VITIS_LOOP_29_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'In_r' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'In_r' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count0_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_1', byte_count_stream/src/byte_count_stream.cpp:62) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln62_1', byte_count_stream/src/byte_count_stream.cpp:62) [38]  (0 ns)
	'or' operation ('or_ln62', byte_count_stream/src/byte_count_stream.cpp:62) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln63', byte_count_stream/src/byte_count_stream.cpp:63) [44]  (0 ns)
	'select' operation ('select_ln59_1', byte_count_stream/src/byte_count_stream.cpp:59) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:52) [48]  (5.94 ns)
	'store' operation ('count_01_write_ln55', byte_count_stream/src/byte_count_stream.cpp:55) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:52 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count1_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:96) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln96_1', byte_count_stream/src/byte_count_stream.cpp:96) [38]  (0 ns)
	'or' operation ('or_ln96', byte_count_stream/src/byte_count_stream.cpp:96) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln97', byte_count_stream/src/byte_count_stream.cpp:97) [44]  (0 ns)
	'select' operation ('select_ln93_1', byte_count_stream/src/byte_count_stream.cpp:93) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:86) [48]  (5.94 ns)
	'store' operation ('count_write_ln89', byte_count_stream/src/byte_count_stream.cpp:89) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:86 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_114_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_126_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count0_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count0_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count0/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count1_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count1_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count1/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_126_1' pipeline 'VITIS_LOOP_126_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_126_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_126_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input0_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input0_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'appear0_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear1_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count0_U0_U(accelerator_start_for_count0_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count1_U0_U(accelerator_start_for_count1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.172 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.742 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 32.916 seconds; current allocated memory: 342.031 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 3 seconds. Total elapsed time: 34.86 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.638 seconds; current allocated memory: 399.188 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.169 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 777.039 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.888 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [512]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [512], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::write_acquire()' into 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::to_uint64() const' into 'ap_range_ref<32, false>::operator unsigned long long() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:361:76)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::write_release()' into 'hls::stream_of_blocks<unsigned char [512], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::write_release()' into 'hls::write_lock<unsigned char [512]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::~write_lock()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:41:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:41:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:41:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:40:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:40:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:40:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:35:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:33:32)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [512], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::read_acquire()' into 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::read_release()' into 'hls::stream_of_blocks<unsigned char [512], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::read_release()' into 'hls::read_lock<unsigned char [512]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:51:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:79:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:79:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:72:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:63:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:57:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:85:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:113:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:113:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:112:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:106:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:101:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:94:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:91:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:190:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:200:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:200:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:198:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:197:49)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:197:39)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:197:29)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:197:19)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:194:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:193:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:192:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:191:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:206:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:215:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:210:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:12:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:12:46)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:12:54)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:48)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:57)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:66)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:89:9) in function 'count1' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:82:0)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:55:9) in function 'count0' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:48:0)
INFO: [HLS 214-241] Aggregating scalar variable 'appear2' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:14:57)
INFO: [HLS 214-241] Aggregating scalar variable 'appear0' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:14:39)
INFO: [HLS 214-241] Aggregating scalar variable 'appear3' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:14:66)
INFO: [HLS 214-241] Aggregating scalar variable 'appear1' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:14:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 23.971 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_209_1' (byte_count_stream/src/byte_count_stream.cpp:207) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (byte_count_stream/src/byte_count_stream.cpp:37) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_1' (byte_count_stream/src/byte_count_stream.cpp:196) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:8:1), detected/extracted 7 process function(s): 
	 'split'
	 'count0.1'
	 'count1.2'
	 'count0'
	 'count1'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:100:9) to (byte_count_stream/src/byte_count_stream.cpp:99:15) in function 'count1.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:100:9) to (byte_count_stream/src/byte_count_stream.cpp:99:15) in function 'count1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:66:9) to (byte_count_stream/src/byte_count_stream.cpp:65:15) in function 'count0.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:66:9) to (byte_count_stream/src/byte_count_stream.cpp:65:15) in function 'count0'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'reduce' (byte_count_stream/src/byte_count_stream.cpp:82:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out0' (byte_count_stream/src/byte_count_stream.cpp:40:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out1' (byte_count_stream/src/byte_count_stream.cpp:41:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out2' (byte_count_stream/src/byte_count_stream.cpp:42:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out3' (byte_count_stream/src/byte_count_stream.cpp:43:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:198:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
WARNING: [SYN 201-103] Legalizing function name 'count0.1_Pipeline_APPEARANCES' to 'count0_1_Pipeline_APPEARANCES'.
WARNING: [SYN 201-103] Legalizing function name 'count0.1' to 'count0_1'.
WARNING: [SYN 201-103] Legalizing function name 'count1.2_Pipeline_APPEARANCES' to 'count1_2_Pipeline_APPEARANCES'.
WARNING: [SYN 201-103] Legalizing function name 'count1.2' to 'count1_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0_1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count0_1_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_2', byte_count_stream/src/byte_count_stream.cpp:72) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln72_1', byte_count_stream/src/byte_count_stream.cpp:72) [38]  (0 ns)
	'or' operation ('or_ln72', byte_count_stream/src/byte_count_stream.cpp:72) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln73', byte_count_stream/src/byte_count_stream.cpp:73) [44]  (0 ns)
	'select' operation ('select_ln69_1', byte_count_stream/src/byte_count_stream.cpp:69) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:62) [48]  (5.94 ns)
	'store' operation ('count_01_write_ln65', byte_count_stream/src/byte_count_stream.cpp:65) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:62 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1_2_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count1_2_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:106) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln106_1', byte_count_stream/src/byte_count_stream.cpp:106) [38]  (0 ns)
	'or' operation ('or_ln106', byte_count_stream/src/byte_count_stream.cpp:106) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln107', byte_count_stream/src/byte_count_stream.cpp:107) [44]  (0 ns)
	'select' operation ('select_ln103_1', byte_count_stream/src/byte_count_stream.cpp:103) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:96) [48]  (5.94 ns)
	'store' operation ('count_write_ln99', byte_count_stream/src/byte_count_stream.cpp:99) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:96 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count0_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_1', byte_count_stream/src/byte_count_stream.cpp:72) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln72_1', byte_count_stream/src/byte_count_stream.cpp:72) [38]  (0 ns)
	'or' operation ('or_ln72', byte_count_stream/src/byte_count_stream.cpp:72) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln73', byte_count_stream/src/byte_count_stream.cpp:73) [44]  (0 ns)
	'select' operation ('select_ln69_1', byte_count_stream/src/byte_count_stream.cpp:69) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:62) [48]  (5.94 ns)
	'store' operation ('count_01_write_ln65', byte_count_stream/src/byte_count_stream.cpp:65) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:62 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count1_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_1_load_1', byte_count_stream/src/byte_count_stream.cpp:106) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln106_1', byte_count_stream/src/byte_count_stream.cpp:106) [38]  (0 ns)
	'or' operation ('or_ln106', byte_count_stream/src/byte_count_stream.cpp:106) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln107', byte_count_stream/src/byte_count_stream.cpp:107) [44]  (0 ns)
	'select' operation ('select_ln103_1', byte_count_stream/src/byte_count_stream.cpp:103) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:96) [48]  (5.94 ns)
	'store' operation ('count_1_write_ln99', byte_count_stream/src/byte_count_stream.cpp:99) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:96 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_196_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_209_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_209_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0_1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count0_1_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count0_1_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0_1_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count0_1/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1_2_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count1_2_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count1_2_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1_2_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count1_2/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count0_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count0_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count0/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count1_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count1_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count1/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'reduce' is 8192 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_209_1' pipeline 'VITIS_LOOP_209_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_209_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_209_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input0_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input0_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'appear0_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear1_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear2_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear3_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count0_1_U0_U(accelerator_start_for_count0_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count1_2_U0_U(accelerator_start_for_count1_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count0_U0_U(accelerator_start_for_count0_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count1_U0_U(accelerator_start_for_count1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.467 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.726 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 2 seconds. Elapsed time: 42.859 seconds; current allocated memory: 360.535 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 3 seconds. Total elapsed time: 44.392 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 755.875 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.828 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [512]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [512], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::write_acquire()' into 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::to_uint64() const' into 'ap_range_ref<32, false>::operator unsigned long long() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:361:76)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::write_release()' into 'hls::stream_of_blocks<unsigned char [512], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::write_release()' into 'hls::write_lock<unsigned char [512]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::~write_lock()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:41:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:41:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:41:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:40:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:40:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:40:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:35:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:33:32)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [512], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::read_acquire()' into 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::read_release()' into 'hls::stream_of_blocks<unsigned char [512], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::read_release()' into 'hls::read_lock<unsigned char [512]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:51:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:79:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:79:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:72:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:63:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:57:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:85:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:113:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:113:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:112:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:106:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:101:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:94:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:91:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:191:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:201:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:201:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:199:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:198:49)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:198:39)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:198:29)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:198:19)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:195:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:194:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:193:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:192:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:207:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:216:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:211:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:12:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:12:46)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:12:54)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:48)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:57)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:66)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:89:9) in function 'count1' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:82:0)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:55:9) in function 'count0' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:48:0)
INFO: [HLS 214-241] Aggregating scalar variable 'appear2' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:14:57)
INFO: [HLS 214-241] Aggregating scalar variable 'appear0' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:14:39)
INFO: [HLS 214-241] Aggregating scalar variable 'appear3' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:14:66)
INFO: [HLS 214-241] Aggregating scalar variable 'appear1' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:14:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 22.809 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (byte_count_stream/src/byte_count_stream.cpp:208) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (byte_count_stream/src/byte_count_stream.cpp:37) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_1' (byte_count_stream/src/byte_count_stream.cpp:197) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:8:1), detected/extracted 7 process function(s): 
	 'split'
	 'count0.1'
	 'count1.2'
	 'count0'
	 'count1'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:100:9) to (byte_count_stream/src/byte_count_stream.cpp:99:15) in function 'count1.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:100:9) to (byte_count_stream/src/byte_count_stream.cpp:99:15) in function 'count1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:66:9) to (byte_count_stream/src/byte_count_stream.cpp:65:15) in function 'count0.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:66:9) to (byte_count_stream/src/byte_count_stream.cpp:65:15) in function 'count0'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'reduce' (byte_count_stream/src/byte_count_stream.cpp:82:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out0' (byte_count_stream/src/byte_count_stream.cpp:40:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out1' (byte_count_stream/src/byte_count_stream.cpp:41:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out2' (byte_count_stream/src/byte_count_stream.cpp:42:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out3' (byte_count_stream/src/byte_count_stream.cpp:43:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:199:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
WARNING: [SYN 201-103] Legalizing function name 'count0.1_Pipeline_APPEARANCES' to 'count0_1_Pipeline_APPEARANCES'.
WARNING: [SYN 201-103] Legalizing function name 'count0.1' to 'count0_1'.
WARNING: [SYN 201-103] Legalizing function name 'count1.2_Pipeline_APPEARANCES' to 'count1_2_Pipeline_APPEARANCES'.
WARNING: [SYN 201-103] Legalizing function name 'count1.2' to 'count1_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0_1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count0_1_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_2', byte_count_stream/src/byte_count_stream.cpp:72) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln72_1', byte_count_stream/src/byte_count_stream.cpp:72) [38]  (0 ns)
	'or' operation ('or_ln72', byte_count_stream/src/byte_count_stream.cpp:72) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln73', byte_count_stream/src/byte_count_stream.cpp:73) [44]  (0 ns)
	'select' operation ('select_ln69_1', byte_count_stream/src/byte_count_stream.cpp:69) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:62) [48]  (5.94 ns)
	'store' operation ('count_01_write_ln65', byte_count_stream/src/byte_count_stream.cpp:65) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:62 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1_2_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count1_2_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:106) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln106_1', byte_count_stream/src/byte_count_stream.cpp:106) [38]  (0 ns)
	'or' operation ('or_ln106', byte_count_stream/src/byte_count_stream.cpp:106) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln107', byte_count_stream/src/byte_count_stream.cpp:107) [44]  (0 ns)
	'select' operation ('select_ln103_1', byte_count_stream/src/byte_count_stream.cpp:103) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:96) [48]  (5.94 ns)
	'store' operation ('count_write_ln99', byte_count_stream/src/byte_count_stream.cpp:99) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:96 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count0_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_1', byte_count_stream/src/byte_count_stream.cpp:72) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln72_1', byte_count_stream/src/byte_count_stream.cpp:72) [38]  (0 ns)
	'or' operation ('or_ln72', byte_count_stream/src/byte_count_stream.cpp:72) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln73', byte_count_stream/src/byte_count_stream.cpp:73) [44]  (0 ns)
	'select' operation ('select_ln69_1', byte_count_stream/src/byte_count_stream.cpp:69) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:62) [48]  (5.94 ns)
	'store' operation ('count_01_write_ln65', byte_count_stream/src/byte_count_stream.cpp:65) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:62 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count1_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_1_load_1', byte_count_stream/src/byte_count_stream.cpp:106) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln106_1', byte_count_stream/src/byte_count_stream.cpp:106) [38]  (0 ns)
	'or' operation ('or_ln106', byte_count_stream/src/byte_count_stream.cpp:106) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln107', byte_count_stream/src/byte_count_stream.cpp:107) [44]  (0 ns)
	'select' operation ('select_ln103_1', byte_count_stream/src/byte_count_stream.cpp:103) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:96) [48]  (5.94 ns)
	'store' operation ('count_1_write_ln99', byte_count_stream/src/byte_count_stream.cpp:99) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:96 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_197_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0_1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count0_1_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count0_1_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0_1_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count0_1/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1_2_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count1_2_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count1_2_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1_2_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count1_2/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count0_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count0_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count0/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count1_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count1_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count1/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'reduce' is 8192 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_210_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input0_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input0_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'appear0_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear1_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear2_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear3_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count0_1_U0_U(accelerator_start_for_count0_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count1_2_U0_U(accelerator_start_for_count1_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count0_U0_U(accelerator_start_for_count0_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count1_U0_U(accelerator_start_for_count1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.276 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.753 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 2 seconds. Elapsed time: 37.87 seconds; current allocated memory: 381.453 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 3 seconds. Total elapsed time: 39.411 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 776.398 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.977 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [512]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [512], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::write_acquire()' into 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::to_uint64() const' into 'ap_range_ref<32, false>::operator unsigned long long() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:361:76)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::write_release()' into 'hls::stream_of_blocks<unsigned char [512], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::write_release()' into 'hls::write_lock<unsigned char [512]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::~write_lock()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:47:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:36:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:35:32)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [512], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::read_acquire()' into 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::read_release()' into 'hls::stream_of_blocks<unsigned char [512], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::read_release()' into 'hls::read_lock<unsigned char [512]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:82:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:82:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:81:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:75:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:70:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:66:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:64:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:59:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:88:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:117:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:117:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:116:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:111:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:110:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:105:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:101:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:99:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:94:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:196:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:206:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:206:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:204:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:203:49)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:203:39)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:203:29)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:203:19)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:200:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:199:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:198:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:197:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:212:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:221:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:216:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:46)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:54)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:48)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:57)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:66)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:92:9) in function 'count1' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:85:0)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:57:9) in function 'count0' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:50:0)
INFO: [HLS 214-241] Aggregating scalar variable 'appear2' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:57)
INFO: [HLS 214-241] Aggregating scalar variable 'appear0' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:39)
INFO: [HLS 214-241] Aggregating scalar variable 'appear3' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:66)
INFO: [HLS 214-241] Aggregating scalar variable 'appear1' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 21.972 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (byte_count_stream/src/byte_count_stream.cpp:213) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (byte_count_stream/src/byte_count_stream.cpp:39) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_1' (byte_count_stream/src/byte_count_stream.cpp:202) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 7 process function(s): 
	 'split'
	 'count0.1'
	 'count1.2'
	 'count0'
	 'count1'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:104:9) to (byte_count_stream/src/byte_count_stream.cpp:103:15) in function 'count1.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:104:9) to (byte_count_stream/src/byte_count_stream.cpp:103:15) in function 'count1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:69:9) to (byte_count_stream/src/byte_count_stream.cpp:68:15) in function 'count0.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:69:9) to (byte_count_stream/src/byte_count_stream.cpp:68:15) in function 'count0'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'reduce' (byte_count_stream/src/byte_count_stream.cpp:82:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out0' (byte_count_stream/src/byte_count_stream.cpp:42:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out1' (byte_count_stream/src/byte_count_stream.cpp:43:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out2' (byte_count_stream/src/byte_count_stream.cpp:44:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out3' (byte_count_stream/src/byte_count_stream.cpp:45:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:204:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
WARNING: [SYN 201-103] Legalizing function name 'count0.1_Pipeline_APPEARANCES' to 'count0_1_Pipeline_APPEARANCES'.
WARNING: [SYN 201-103] Legalizing function name 'count0.1' to 'count0_1'.
WARNING: [SYN 201-103] Legalizing function name 'count1.2_Pipeline_APPEARANCES' to 'count1_2_Pipeline_APPEARANCES'.
WARNING: [SYN 201-103] Legalizing function name 'count1.2' to 'count1_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0_1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count0_1_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_2', byte_count_stream/src/byte_count_stream.cpp:75) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln75_1', byte_count_stream/src/byte_count_stream.cpp:75) [38]  (0 ns)
	'or' operation ('or_ln75', byte_count_stream/src/byte_count_stream.cpp:75) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln76', byte_count_stream/src/byte_count_stream.cpp:76) [44]  (0 ns)
	'select' operation ('select_ln72_1', byte_count_stream/src/byte_count_stream.cpp:72) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:62) [48]  (5.94 ns)
	'store' operation ('count_01_write_ln68', byte_count_stream/src/byte_count_stream.cpp:68) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:62 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1_2_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count1_2_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:110) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln110_1', byte_count_stream/src/byte_count_stream.cpp:110) [38]  (0 ns)
	'or' operation ('or_ln110', byte_count_stream/src/byte_count_stream.cpp:110) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln111', byte_count_stream/src/byte_count_stream.cpp:111) [44]  (0 ns)
	'select' operation ('select_ln107_1', byte_count_stream/src/byte_count_stream.cpp:107) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:97) [48]  (5.94 ns)
	'store' operation ('count_write_ln103', byte_count_stream/src/byte_count_stream.cpp:103) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:97 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count0_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_1', byte_count_stream/src/byte_count_stream.cpp:75) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln75_1', byte_count_stream/src/byte_count_stream.cpp:75) [38]  (0 ns)
	'or' operation ('or_ln75', byte_count_stream/src/byte_count_stream.cpp:75) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln76', byte_count_stream/src/byte_count_stream.cpp:76) [44]  (0 ns)
	'select' operation ('select_ln72_1', byte_count_stream/src/byte_count_stream.cpp:72) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:62) [48]  (5.94 ns)
	'store' operation ('count_01_write_ln68', byte_count_stream/src/byte_count_stream.cpp:68) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:62 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count1_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_1_load_1', byte_count_stream/src/byte_count_stream.cpp:110) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln110_1', byte_count_stream/src/byte_count_stream.cpp:110) [38]  (0 ns)
	'or' operation ('or_ln110', byte_count_stream/src/byte_count_stream.cpp:110) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln111', byte_count_stream/src/byte_count_stream.cpp:111) [44]  (0 ns)
	'select' operation ('select_ln107_1', byte_count_stream/src/byte_count_stream.cpp:107) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:97) [48]  (5.94 ns)
	'store' operation ('count_1_write_ln103', byte_count_stream/src/byte_count_stream.cpp:103) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:97 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_202_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_215_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0_1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count0_1_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count0_1_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0_1_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count0_1/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1_2_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count1_2_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count1_2_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1_2_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count1_2/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count0_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count0_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count0/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count1_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count1_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count1/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'reduce' is 8192 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_215_1' pipeline 'VITIS_LOOP_215_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_215_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input0_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input0_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'appear0_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear1_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear2_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear3_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count0_1_U0_U(accelerator_start_for_count0_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count1_2_U0_U(accelerator_start_for_count1_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count0_U0_U(accelerator_start_for_count0_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count1_U0_U(accelerator_start_for_count1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.467 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.808 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12 seconds. CPU system time: 2 seconds. Elapsed time: 38.254 seconds; current allocated memory: 360.488 MB.
INFO: [HLS 200-112] Total CPU user time: 13 seconds. Total CPU system time: 3 seconds. Total elapsed time: 39.877 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 735.363 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.598 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [512]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [512], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::write_acquire()' into 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::to_uint64() const' into 'ap_range_ref<32, false>::operator unsigned long long() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:361:76)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::write_release()' into 'hls::stream_of_blocks<unsigned char [512], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::write_release()' into 'hls::write_lock<unsigned char [512]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::~write_lock()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:47:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:36:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:35:32)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [512], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::read_acquire()' into 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::read_release()' into 'hls::stream_of_blocks<unsigned char [512], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::read_release()' into 'hls::read_lock<unsigned char [512]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:31)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:83:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:83:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:82:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:77:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:4)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:63:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:62:17)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:54:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:89:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:118:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:118:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:117:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:112:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:111:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:106:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:102:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:100:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:95:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:197:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:207:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:207:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:205:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:204:49)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:204:39)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:204:29)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:204:19)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:201:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:200:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:199:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:198:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:213:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:222:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:217:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:46)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:54)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:48)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:57)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:66)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:93:9) in function 'count1' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:86:0)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:60:9) in function 'count0' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:50:0)
INFO: [HLS 214-241] Aggregating scalar variable 'appear2' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:57)
INFO: [HLS 214-241] Aggregating scalar variable 'appear0' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:39)
INFO: [HLS 214-241] Aggregating scalar variable 'appear3' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:66)
INFO: [HLS 214-241] Aggregating scalar variable 'appear1' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 21.806 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_1' (byte_count_stream/src/byte_count_stream.cpp:214) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (byte_count_stream/src/byte_count_stream.cpp:39) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_1' (byte_count_stream/src/byte_count_stream.cpp:203) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 7 process function(s): 
	 'split'
	 'count0.1'
	 'count1.2'
	 'count0'
	 'count1'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:105:9) to (byte_count_stream/src/byte_count_stream.cpp:104:15) in function 'count1.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:105:9) to (byte_count_stream/src/byte_count_stream.cpp:104:15) in function 'count1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:70:9) to (byte_count_stream/src/byte_count_stream.cpp:69:15) in function 'count0.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:70:9) to (byte_count_stream/src/byte_count_stream.cpp:69:15) in function 'count0'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'reduce' (byte_count_stream/src/byte_count_stream.cpp:82:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.937 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out0' (byte_count_stream/src/byte_count_stream.cpp:42:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out1' (byte_count_stream/src/byte_count_stream.cpp:43:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out2' (byte_count_stream/src/byte_count_stream.cpp:44:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out3' (byte_count_stream/src/byte_count_stream.cpp:45:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:205:11)
INFO: [HLS 200-472] Inferring partial write operation for 'localData' (byte_count_stream/src/byte_count_stream.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'localData' (byte_count_stream/src/byte_count_stream.cpp:62:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.21 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
WARNING: [SYN 201-103] Legalizing function name 'count0.1_Pipeline_APPEARANCES' to 'count0_1_Pipeline_APPEARANCES'.
WARNING: [SYN 201-103] Legalizing function name 'count0.1' to 'count0_1'.
WARNING: [SYN 201-103] Legalizing function name 'count1.2_Pipeline_APPEARANCES' to 'count1_2_Pipeline_APPEARANCES'.
WARNING: [SYN 201-103] Legalizing function name 'count1.2' to 'count1_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0_1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count0_1_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_2', byte_count_stream/src/byte_count_stream.cpp:76) on local variable 'count' [23]  (0 ns)
	'shl' operation ('shl_ln76_1', byte_count_stream/src/byte_count_stream.cpp:76) [37]  (0 ns)
	'or' operation ('or_ln76', byte_count_stream/src/byte_count_stream.cpp:76) [40]  (3.46 ns)
	'lshr' operation ('lshr_ln77', byte_count_stream/src/byte_count_stream.cpp:77) [43]  (0 ns)
	'select' operation ('select_ln73_1', byte_count_stream/src/byte_count_stream.cpp:73) [46]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:66) [47]  (5.94 ns)
	'store' operation ('count_01_write_ln69', byte_count_stream/src/byte_count_stream.cpp:69) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:66 on local variable 'count' [51]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.101 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1_2_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count1_2_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:111) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln111_1', byte_count_stream/src/byte_count_stream.cpp:111) [38]  (0 ns)
	'or' operation ('or_ln111', byte_count_stream/src/byte_count_stream.cpp:111) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln112', byte_count_stream/src/byte_count_stream.cpp:112) [44]  (0 ns)
	'select' operation ('select_ln108_1', byte_count_stream/src/byte_count_stream.cpp:108) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:98) [48]  (5.94 ns)
	'store' operation ('count_write_ln104', byte_count_stream/src/byte_count_stream.cpp:104) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:98 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.704 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count0_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_1', byte_count_stream/src/byte_count_stream.cpp:76) on local variable 'count' [23]  (0 ns)
	'shl' operation ('shl_ln76_1', byte_count_stream/src/byte_count_stream.cpp:76) [37]  (0 ns)
	'or' operation ('or_ln76', byte_count_stream/src/byte_count_stream.cpp:76) [40]  (3.46 ns)
	'lshr' operation ('lshr_ln77', byte_count_stream/src/byte_count_stream.cpp:77) [43]  (0 ns)
	'select' operation ('select_ln73_1', byte_count_stream/src/byte_count_stream.cpp:73) [46]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:66) [47]  (5.94 ns)
	'store' operation ('count_01_write_ln69', byte_count_stream/src/byte_count_stream.cpp:69) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:66 on local variable 'count' [51]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.164 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.138 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count1_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_1_load_1', byte_count_stream/src/byte_count_stream.cpp:111) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln111_1', byte_count_stream/src/byte_count_stream.cpp:111) [38]  (0 ns)
	'or' operation ('or_ln111', byte_count_stream/src/byte_count_stream.cpp:111) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln112', byte_count_stream/src/byte_count_stream.cpp:112) [44]  (0 ns)
	'select' operation ('select_ln108_1', byte_count_stream/src/byte_count_stream.cpp:108) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:98) [48]  (5.94 ns)
	'store' operation ('count_1_write_ln104', byte_count_stream/src/byte_count_stream.cpp:104) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:98 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.827 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_203_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_216_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_216_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0_1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count0_1_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0_1_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count0_1/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.872 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1_2_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count1_2_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count1_2_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1_2_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.405 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count1_2/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count0_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count0/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count1_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count1_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.539 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count1/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'reduce' is 8192 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_216_1' pipeline 'VITIS_LOOP_216_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_216_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_216_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_count0_1_localData_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO accelerator_input0_buf_data_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accelerator_input0_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_input1_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input1_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'appear0_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear1_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear2_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear3_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count0_1_U0_U(accelerator_start_for_count0_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count1_2_U0_U(accelerator_start_for_count1_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count0_U0_U(accelerator_start_for_count0_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count1_U0_U(accelerator_start_for_count1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.515 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.979 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23 seconds. CPU system time: 3 seconds. Elapsed time: 51.075 seconds; current allocated memory: 401.652 MB.
INFO: [HLS 200-112] Total CPU user time: 25 seconds. Total CPU system time: 4 seconds. Total elapsed time: 52.467 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 749.113 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'count2' (byte_count_stream/src/byte_count_stream.cpp:22:2)
ERROR: [HLS 207-3776] use of undeclared identifier 'count3' (byte_count_stream/src/byte_count_stream.cpp:23:2)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 388.219 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.327 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 740.277 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.015 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [512]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [512], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::write_acquire()' into 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::to_uint64() const' into 'ap_range_ref<32, false>::operator unsigned long long() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:361:76)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::write_release()' into 'hls::stream_of_blocks<unsigned char [512], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::write_release()' into 'hls::write_lock<unsigned char [512]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::~write_lock()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:47:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:36:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:35:32)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [512], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::read_acquire()' into 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::read_release()' into 'hls::stream_of_blocks<unsigned char [512], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::read_release()' into 'hls::read_lock<unsigned char [512]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:31)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:83:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:83:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:82:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:77:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:4)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:63:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:62:17)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:54:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:89:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:118:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:118:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:117:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:112:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:111:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:106:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:102:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:100:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:95:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:124:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:153:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:153:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:152:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:147:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:146:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:141:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:137:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:135:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:130:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:159:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:188:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:188:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:187:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:182:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:181:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:176:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:172:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:170:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:165:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:197:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:207:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:207:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:205:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:204:49)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:204:39)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:204:29)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:204:19)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:201:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:200:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:199:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:198:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:213:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:222:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:217:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:46)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:54)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:48)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:57)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:66)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:163:9) in function 'count3' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:128:9) in function 'count2' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:121:0)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:93:9) in function 'count1' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:86:0)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:60:9) in function 'count0' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:50:0)
INFO: [HLS 214-241] Aggregating scalar variable 'appear3' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:66)
INFO: [HLS 214-241] Aggregating scalar variable 'appear2' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:57)
INFO: [HLS 214-241] Aggregating scalar variable 'appear1' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:48)
INFO: [HLS 214-241] Aggregating scalar variable 'appear0' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 24.122 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_1' (byte_count_stream/src/byte_count_stream.cpp:214) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (byte_count_stream/src/byte_count_stream.cpp:39) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_1' (byte_count_stream/src/byte_count_stream.cpp:203) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 7 process function(s): 
	 'split'
	 'count0'
	 'count1'
	 'count2'
	 'count3'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:175:9) to (byte_count_stream/src/byte_count_stream.cpp:174:15) in function 'count3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:140:9) to (byte_count_stream/src/byte_count_stream.cpp:139:15) in function 'count2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:105:9) to (byte_count_stream/src/byte_count_stream.cpp:104:15) in function 'count1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:70:9) to (byte_count_stream/src/byte_count_stream.cpp:69:15) in function 'count0'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'reduce' (byte_count_stream/src/byte_count_stream.cpp:82:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.133 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out0' (byte_count_stream/src/byte_count_stream.cpp:42:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out1' (byte_count_stream/src/byte_count_stream.cpp:43:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out2' (byte_count_stream/src/byte_count_stream.cpp:44:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out3' (byte_count_stream/src/byte_count_stream.cpp:45:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:205:11)
INFO: [HLS 200-472] Inferring partial write operation for 'localData' (byte_count_stream/src/byte_count_stream.cpp:62:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.207 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count0_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_3', byte_count_stream/src/byte_count_stream.cpp:76) on local variable 'count' [23]  (0 ns)
	'shl' operation ('shl_ln76_1', byte_count_stream/src/byte_count_stream.cpp:76) [37]  (0 ns)
	'or' operation ('or_ln76', byte_count_stream/src/byte_count_stream.cpp:76) [40]  (3.46 ns)
	'lshr' operation ('lshr_ln77', byte_count_stream/src/byte_count_stream.cpp:77) [43]  (0 ns)
	'select' operation ('select_ln73_1', byte_count_stream/src/byte_count_stream.cpp:73) [46]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:66) [47]  (5.94 ns)
	'store' operation ('count_01_write_ln69', byte_count_stream/src/byte_count_stream.cpp:69) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:66 on local variable 'count' [51]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.148 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.337 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count1_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_2', byte_count_stream/src/byte_count_stream.cpp:111) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln111_1', byte_count_stream/src/byte_count_stream.cpp:111) [38]  (0 ns)
	'or' operation ('or_ln111', byte_count_stream/src/byte_count_stream.cpp:111) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln112', byte_count_stream/src/byte_count_stream.cpp:112) [44]  (0 ns)
	'select' operation ('select_ln108_1', byte_count_stream/src/byte_count_stream.cpp:108) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:98) [48]  (5.94 ns)
	'store' operation ('count_01_write_ln104', byte_count_stream/src/byte_count_stream.cpp:104) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:98 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count2_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count2_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_1', byte_count_stream/src/byte_count_stream.cpp:146) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln146_1', byte_count_stream/src/byte_count_stream.cpp:146) [38]  (0 ns)
	'or' operation ('or_ln146', byte_count_stream/src/byte_count_stream.cpp:146) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln147', byte_count_stream/src/byte_count_stream.cpp:147) [44]  (0 ns)
	'select' operation ('select_ln143_1', byte_count_stream/src/byte_count_stream.cpp:143) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:133) [48]  (5.94 ns)
	'store' operation ('count_01_write_ln139', byte_count_stream/src/byte_count_stream.cpp:139) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:133 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count3_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count3_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:181) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln181_1', byte_count_stream/src/byte_count_stream.cpp:181) [38]  (0 ns)
	'or' operation ('or_ln181', byte_count_stream/src/byte_count_stream.cpp:181) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln182', byte_count_stream/src/byte_count_stream.cpp:182) [44]  (0 ns)
	'select' operation ('select_ln178_1', byte_count_stream/src/byte_count_stream.cpp:178) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:168) [48]  (5.94 ns)
	'store' operation ('count_write_ln174', byte_count_stream/src/byte_count_stream.cpp:174) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:168 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_203_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_216_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_216_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count0_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count0/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.804 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count1_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count1_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.325 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count1/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count2_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count2_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count2_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count2_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count2/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count3_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count3_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count3_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count3_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count3/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'reduce' is 8192 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_216_1' pipeline 'VITIS_LOOP_216_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_216_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_216_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_count0_localData_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO accelerator_input0_buf_data_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accelerator_input0_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_input1_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input1_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'appear0_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear1_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear2_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear3_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count0_U0_U(accelerator_start_for_count0_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count1_U0_U(accelerator_start_for_count1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count2_U0_U(accelerator_start_for_count2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count3_U0_U(accelerator_start_for_count3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.566 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.828 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18 seconds. CPU system time: 2 seconds. Elapsed time: 47.495 seconds; current allocated memory: 392.961 MB.
INFO: [HLS 200-112] Total CPU user time: 19 seconds. Total CPU system time: 3 seconds. Total elapsed time: 49.045 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 754.363 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.65 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [512]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [512], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::write_acquire()' into 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::to_uint64() const' into 'ap_range_ref<32, false>::operator unsigned long long() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:361:76)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::write_release()' into 'hls::stream_of_blocks<unsigned char [512], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::write_release()' into 'hls::write_lock<unsigned char [512]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::~write_lock()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:47:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:36:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:35:32)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [512], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::read_acquire()' into 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::read_release()' into 'hls::stream_of_blocks<unsigned char [512], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::read_release()' into 'hls::read_lock<unsigned char [512]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:81:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:81:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:80:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:75:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:65:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:2)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:54:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:87:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:116:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:116:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:115:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:109:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:104:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:100:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:98:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:93:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:122:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:151:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:151:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:150:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:145:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:144:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:139:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:135:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:133:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:128:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:157:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:186:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:186:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:185:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:180:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:179:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:174:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:170:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:168:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:163:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:195:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:205:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:205:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:203:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:202:49)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:202:39)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:202:29)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:202:19)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:199:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:198:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:197:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:196:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:211:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:220:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:215:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:46)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:54)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:48)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:57)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:66)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:161:9) in function 'count3' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:154:0)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:126:9) in function 'count2' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:91:9) in function 'count1' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:84:0)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:58:9) in function 'count0' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:50:0)
INFO: [HLS 214-241] Aggregating scalar variable 'appear3' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:66)
INFO: [HLS 214-241] Aggregating scalar variable 'appear2' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:57)
INFO: [HLS 214-241] Aggregating scalar variable 'appear1' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:48)
INFO: [HLS 214-241] Aggregating scalar variable 'appear0' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 22.763 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_1' (byte_count_stream/src/byte_count_stream.cpp:212) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (byte_count_stream/src/byte_count_stream.cpp:39) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_1' (byte_count_stream/src/byte_count_stream.cpp:201) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 7 process function(s): 
	 'split'
	 'count0'
	 'count1'
	 'count2'
	 'count3'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:173:9) to (byte_count_stream/src/byte_count_stream.cpp:172:15) in function 'count3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:138:9) to (byte_count_stream/src/byte_count_stream.cpp:137:15) in function 'count2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:103:9) to (byte_count_stream/src/byte_count_stream.cpp:102:15) in function 'count1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:68:9) to (byte_count_stream/src/byte_count_stream.cpp:67:15) in function 'count0'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'reduce' (byte_count_stream/src/byte_count_stream.cpp:82:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out0' (byte_count_stream/src/byte_count_stream.cpp:42:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out1' (byte_count_stream/src/byte_count_stream.cpp:43:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out2' (byte_count_stream/src/byte_count_stream.cpp:44:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out3' (byte_count_stream/src/byte_count_stream.cpp:45:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:203:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count0_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_3', byte_count_stream/src/byte_count_stream.cpp:74) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln74_1', byte_count_stream/src/byte_count_stream.cpp:74) [38]  (0 ns)
	'or' operation ('or_ln74', byte_count_stream/src/byte_count_stream.cpp:74) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln75', byte_count_stream/src/byte_count_stream.cpp:75) [44]  (0 ns)
	'select' operation ('select_ln71_1', byte_count_stream/src/byte_count_stream.cpp:71) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:63) [48]  (5.94 ns)
	'store' operation ('count_01_write_ln67', byte_count_stream/src/byte_count_stream.cpp:67) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:63 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count1_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_2', byte_count_stream/src/byte_count_stream.cpp:109) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln109_1', byte_count_stream/src/byte_count_stream.cpp:109) [38]  (0 ns)
	'or' operation ('or_ln109', byte_count_stream/src/byte_count_stream.cpp:109) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln110', byte_count_stream/src/byte_count_stream.cpp:110) [44]  (0 ns)
	'select' operation ('select_ln106_1', byte_count_stream/src/byte_count_stream.cpp:106) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:96) [48]  (5.94 ns)
	'store' operation ('count_01_write_ln102', byte_count_stream/src/byte_count_stream.cpp:102) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:96 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count2_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count2_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_1', byte_count_stream/src/byte_count_stream.cpp:144) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln144_1', byte_count_stream/src/byte_count_stream.cpp:144) [38]  (0 ns)
	'or' operation ('or_ln144', byte_count_stream/src/byte_count_stream.cpp:144) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln145', byte_count_stream/src/byte_count_stream.cpp:145) [44]  (0 ns)
	'select' operation ('select_ln141_1', byte_count_stream/src/byte_count_stream.cpp:141) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:131) [48]  (5.94 ns)
	'store' operation ('count_01_write_ln137', byte_count_stream/src/byte_count_stream.cpp:137) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:131 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count3_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count3_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:179) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln179_1', byte_count_stream/src/byte_count_stream.cpp:179) [38]  (0 ns)
	'or' operation ('or_ln179', byte_count_stream/src/byte_count_stream.cpp:179) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln180', byte_count_stream/src/byte_count_stream.cpp:180) [44]  (0 ns)
	'select' operation ('select_ln176_1', byte_count_stream/src/byte_count_stream.cpp:176) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:166) [48]  (5.94 ns)
	'store' operation ('count_write_ln172', byte_count_stream/src/byte_count_stream.cpp:172) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:166 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_201_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_214_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_214_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count0_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count0_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count0/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count1_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count1_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count1/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count2_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count2_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count2_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count2_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count2/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count3_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count3_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count3_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count3_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count3/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'reduce' is 8192 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_214_1' pipeline 'VITIS_LOOP_214_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_214_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_214_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input0_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input0_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'appear0_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear1_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear2_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear3_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count0_U0_U(accelerator_start_for_count0_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count1_U0_U(accelerator_start_for_count1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count2_U0_U(accelerator_start_for_count2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count3_U0_U(accelerator_start_for_count3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.185 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 37.542 seconds; current allocated memory: 382.320 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 3 seconds. Total elapsed time: 39.172 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 822.195 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.86 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [512]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [512], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::write_acquire()' into 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::to_uint64() const' into 'ap_range_ref<32, false>::operator unsigned long long() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:361:76)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::write_release()' into 'hls::stream_of_blocks<unsigned char [512], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::write_release()' into 'hls::write_lock<unsigned char [512]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::~write_lock()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:47:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:36:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:35:32)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [512], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::read_acquire()' into 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::read_release()' into 'hls::stream_of_blocks<unsigned char [512], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::read_release()' into 'hls::read_lock<unsigned char [512]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:81:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:81:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:80:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:75:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:65:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:2)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:54:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:87:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:116:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:116:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:115:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:109:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:104:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:100:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:98:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:93:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:122:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:151:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:151:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:150:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:145:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:144:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:139:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:135:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:133:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:128:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:157:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:186:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:186:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:185:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:180:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:179:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:174:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:170:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:168:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:163:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:195:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:205:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:205:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:203:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:202:49)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:202:39)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:202:29)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:202:19)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:199:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:198:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:197:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:196:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:211:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:220:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:215:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:46)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:54)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:48)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:57)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:66)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:161:9) in function 'count3' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:154:0)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:126:9) in function 'count2' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:91:9) in function 'count1' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:84:0)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:58:9) in function 'count0' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:50:0)
INFO: [HLS 214-241] Aggregating scalar variable 'appear3' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:66)
INFO: [HLS 214-241] Aggregating scalar variable 'appear2' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:57)
INFO: [HLS 214-241] Aggregating scalar variable 'appear1' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:48)
INFO: [HLS 214-241] Aggregating scalar variable 'appear0' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 22.667 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_1' (byte_count_stream/src/byte_count_stream.cpp:212) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (byte_count_stream/src/byte_count_stream.cpp:39) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_1' (byte_count_stream/src/byte_count_stream.cpp:201) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 7 process function(s): 
	 'split'
	 'count0'
	 'count1'
	 'count2'
	 'count3'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:173:9) to (byte_count_stream/src/byte_count_stream.cpp:172:15) in function 'count3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:138:9) to (byte_count_stream/src/byte_count_stream.cpp:137:15) in function 'count2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:103:9) to (byte_count_stream/src/byte_count_stream.cpp:102:15) in function 'count1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:68:9) to (byte_count_stream/src/byte_count_stream.cpp:67:15) in function 'count0'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'reduce' (byte_count_stream/src/byte_count_stream.cpp:82:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out0' (byte_count_stream/src/byte_count_stream.cpp:42:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out1' (byte_count_stream/src/byte_count_stream.cpp:43:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out2' (byte_count_stream/src/byte_count_stream.cpp:44:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out3' (byte_count_stream/src/byte_count_stream.cpp:45:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:203:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 0ns, effective delay budget: 10ns).
WARNING: [HLS 200-1016] The critical path in module 'count0_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_3', byte_count_stream/src/byte_count_stream.cpp:74) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln74_1', byte_count_stream/src/byte_count_stream.cpp:74) [38]  (0 ns)
	'or' operation ('or_ln74', byte_count_stream/src/byte_count_stream.cpp:74) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln75', byte_count_stream/src/byte_count_stream.cpp:75) [44]  (0 ns)
	'select' operation ('select_ln71_1', byte_count_stream/src/byte_count_stream.cpp:71) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:63) [48]  (5.94 ns)
	'store' operation ('count_01_write_ln67', byte_count_stream/src/byte_count_stream.cpp:67) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:63 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 0ns, effective delay budget: 10ns).
WARNING: [HLS 200-1016] The critical path in module 'count1_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_2', byte_count_stream/src/byte_count_stream.cpp:109) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln109_1', byte_count_stream/src/byte_count_stream.cpp:109) [38]  (0 ns)
	'or' operation ('or_ln109', byte_count_stream/src/byte_count_stream.cpp:109) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln110', byte_count_stream/src/byte_count_stream.cpp:110) [44]  (0 ns)
	'select' operation ('select_ln106_1', byte_count_stream/src/byte_count_stream.cpp:106) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:96) [48]  (5.94 ns)
	'store' operation ('count_01_write_ln102', byte_count_stream/src/byte_count_stream.cpp:102) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:96 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count2_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 0ns, effective delay budget: 10ns).
WARNING: [HLS 200-1016] The critical path in module 'count2_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_1', byte_count_stream/src/byte_count_stream.cpp:144) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln144_1', byte_count_stream/src/byte_count_stream.cpp:144) [38]  (0 ns)
	'or' operation ('or_ln144', byte_count_stream/src/byte_count_stream.cpp:144) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln145', byte_count_stream/src/byte_count_stream.cpp:145) [44]  (0 ns)
	'select' operation ('select_ln141_1', byte_count_stream/src/byte_count_stream.cpp:141) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:131) [48]  (5.94 ns)
	'store' operation ('count_01_write_ln137', byte_count_stream/src/byte_count_stream.cpp:137) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:131 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count3_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 0ns, effective delay budget: 10ns).
WARNING: [HLS 200-1016] The critical path in module 'count3_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:179) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln179_1', byte_count_stream/src/byte_count_stream.cpp:179) [38]  (0 ns)
	'or' operation ('or_ln179', byte_count_stream/src/byte_count_stream.cpp:179) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln180', byte_count_stream/src/byte_count_stream.cpp:180) [44]  (0 ns)
	'select' operation ('select_ln176_1', byte_count_stream/src/byte_count_stream.cpp:176) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:166) [48]  (5.94 ns)
	'store' operation ('count_write_ln172', byte_count_stream/src/byte_count_stream.cpp:172) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:166 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_201_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_214_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_214_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count0_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count0_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count0/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count1_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count1_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count1/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count2_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count2_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count2_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count2_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count2/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count3_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count3_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count3_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count3_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count3/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'reduce' is 8192 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_214_1' pipeline 'VITIS_LOOP_214_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_214_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_214_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input0_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input0_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'appear0_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear1_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear2_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear3_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count0_U0_U(accelerator_start_for_count0_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count1_U0_U(accelerator_start_for_count1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count2_U0_U(accelerator_start_for_count2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count3_U0_U(accelerator_start_for_count3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.261 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.735 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 37.452 seconds; current allocated memory: 316.082 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 2 seconds. Total elapsed time: 39.122 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 810.453 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.673 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [512]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [512], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::write_acquire()' into 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::to_uint64() const' into 'ap_range_ref<32, false>::operator unsigned long long() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:361:76)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::write_release()' into 'hls::stream_of_blocks<unsigned char [512], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::write_release()' into 'hls::write_lock<unsigned char [512]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::~write_lock()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:47:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:43:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:3)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:37:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:36:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [512]>::write_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [512], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:35:32)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [512], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::read_acquire()' into 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [512]>::read_release()' into 'hls::stream_of_blocks<unsigned char [512], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::read_release()' into 'hls::read_lock<unsigned char [512]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:53:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:81:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:81:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:80:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:75:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:74:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:69:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:65:16)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:2)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count0(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:54:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:87:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:116:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:116:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:115:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:110:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:109:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:104:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:100:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:98:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count1(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:93:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:122:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:151:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:151:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:150:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:145:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:144:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:139:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:135:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:133:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count2(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:128:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:157:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:186:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::~read_lock()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:186:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:185:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:180:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:179:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:174:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::operator unsigned char (&) [512]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:170:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [512]>::read_lock(hls::stream_of_blocks<unsigned char [512], 2>&)' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:168:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count3(hls::stream_of_blocks<unsigned char [512], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:163:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:195:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:205:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:205:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:203:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:202:49)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:202:39)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:202:29)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:202:19)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:199:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:198:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:197:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:196:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:211:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:220:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:215:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:38)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:46)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [512], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:14:54)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:39)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:48)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:57)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<ap_uint<32>, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:16:66)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:161:9) in function 'count3' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:154:0)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:126:9) in function 'count2' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:91:9) in function 'count1' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:84:0)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:58:9) in function 'count0' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:50:0)
INFO: [HLS 214-241] Aggregating scalar variable 'appear3' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:66)
INFO: [HLS 214-241] Aggregating scalar variable 'appear2' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:57)
INFO: [HLS 214-241] Aggregating scalar variable 'appear1' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:48)
INFO: [HLS 214-241] Aggregating scalar variable 'appear0' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:16:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 21.455 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_1' (byte_count_stream/src/byte_count_stream.cpp:212) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (byte_count_stream/src/byte_count_stream.cpp:39) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_1' (byte_count_stream/src/byte_count_stream.cpp:201) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 7 process function(s): 
	 'split'
	 'count0'
	 'count1'
	 'count2'
	 'count3'
	 'reduce'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:173:9) to (byte_count_stream/src/byte_count_stream.cpp:172:15) in function 'count3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:138:9) to (byte_count_stream/src/byte_count_stream.cpp:137:15) in function 'count2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:103:9) to (byte_count_stream/src/byte_count_stream.cpp:102:15) in function 'count1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:68:9) to (byte_count_stream/src/byte_count_stream.cpp:67:15) in function 'count0'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'reduce' (byte_count_stream/src/byte_count_stream.cpp:82:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out0' (byte_count_stream/src/byte_count_stream.cpp:42:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out1' (byte_count_stream/src/byte_count_stream.cpp:43:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out2' (byte_count_stream/src/byte_count_stream.cpp:44:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out3' (byte_count_stream/src/byte_count_stream.cpp:45:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:203:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count0_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_3', byte_count_stream/src/byte_count_stream.cpp:74) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln74_1', byte_count_stream/src/byte_count_stream.cpp:74) [38]  (0 ns)
	'or' operation ('or_ln74', byte_count_stream/src/byte_count_stream.cpp:74) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln75', byte_count_stream/src/byte_count_stream.cpp:75) [44]  (0 ns)
	'select' operation ('select_ln71_1', byte_count_stream/src/byte_count_stream.cpp:71) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:63) [48]  (5.94 ns)
	'store' operation ('count_01_write_ln67', byte_count_stream/src/byte_count_stream.cpp:67) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:63 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count1_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_2', byte_count_stream/src/byte_count_stream.cpp:109) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln109_1', byte_count_stream/src/byte_count_stream.cpp:109) [38]  (0 ns)
	'or' operation ('or_ln109', byte_count_stream/src/byte_count_stream.cpp:109) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln110', byte_count_stream/src/byte_count_stream.cpp:110) [44]  (0 ns)
	'select' operation ('select_ln106_1', byte_count_stream/src/byte_count_stream.cpp:106) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:96) [48]  (5.94 ns)
	'store' operation ('count_01_write_ln102', byte_count_stream/src/byte_count_stream.cpp:102) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:96 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count2_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count2_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_01_load_1', byte_count_stream/src/byte_count_stream.cpp:144) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln144_1', byte_count_stream/src/byte_count_stream.cpp:144) [38]  (0 ns)
	'or' operation ('or_ln144', byte_count_stream/src/byte_count_stream.cpp:144) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln145', byte_count_stream/src/byte_count_stream.cpp:145) [44]  (0 ns)
	'select' operation ('select_ln141_1', byte_count_stream/src/byte_count_stream.cpp:141) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:131) [48]  (5.94 ns)
	'store' operation ('count_01_write_ln137', byte_count_stream/src/byte_count_stream.cpp:137) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:131 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count3_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count3_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:179) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln179_1', byte_count_stream/src/byte_count_stream.cpp:179) [38]  (0 ns)
	'or' operation ('or_ln179', byte_count_stream/src/byte_count_stream.cpp:179) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln180', byte_count_stream/src/byte_count_stream.cpp:180) [44]  (0 ns)
	'select' operation ('select_ln176_1', byte_count_stream/src/byte_count_stream.cpp:176) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:166) [48]  (5.94 ns)
	'store' operation ('count_write_ln172', byte_count_stream/src/byte_count_stream.cpp:172) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:166 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_201_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_214_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_214_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count0_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count0_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count0/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count1_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count1_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count1/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count2_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count2_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count2_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count2_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count2/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count3_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count3_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count3_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count3_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count3/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'reduce' is 8192 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_214_1' pipeline 'VITIS_LOOP_214_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_214_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_214_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-741] Implementing PIPO accelerator_input0_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input0_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'appear0_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear1_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear2_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear3_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count0_U0_U(accelerator_start_for_count0_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count1_U0_U(accelerator_start_for_count1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count2_U0_U(accelerator_start_for_count2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count3_U0_U(accelerator_start_for_count3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.272 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 0.722 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12 seconds. CPU system time: 2 seconds. Elapsed time: 37.667 seconds; current allocated memory: 331.652 MB.
INFO: [HLS 200-112] Total CPU user time: 13 seconds. Total CPU system time: 3 seconds. Total elapsed time: 39.212 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 878.773 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5286] expression result unused (byte_count_stream/src/byte_count_stream.cpp:24:12)
WARNING: [HLS 207-5286] expression result unused (byte_count_stream/src/byte_count_stream.cpp:25:12)
WARNING: [HLS 207-5286] expression result unused (byte_count_stream/src/byte_count_stream.cpp:26:12)
WARNING: [HLS 207-5286] expression result unused (byte_count_stream/src/byte_count_stream.cpp:27:12)
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 6.296 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned char, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:27:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned char, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:27:10)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned char, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:26:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned char, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:26:10)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned char, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned char, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned char, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:24:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'split(hls::stream<ap_uint<32>, 0>&, hls::stream<unsigned char, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:24:10)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:35:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:66:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:65:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:59:4)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:41:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:72:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:81:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:76:7)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:39:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:32:0)
INFO: [HLS 214-241] Aggregating scalar variable 'appear' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:11:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.591 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (byte_count_stream/src/byte_count_stream.cpp:73) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (byte_count_stream/src/byte_count_stream.cpp:21) in function 'split' automatically.
WARNING: [HLS 200-805] An internal stream 'input' (byte_count_stream/src/byte_count_stream.cpp:10) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:6:1), detected/extracted 3 process function(s): 
	 'split'
	 'count'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:49:9) to (byte_count_stream/src/byte_count_stream.cpp:48:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-880] The II Violation in module 'split' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('input1_write_ln174', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'input1' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('input1_write_ln174', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'input1' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'split' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('input1_write_ln174', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'input1' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('input1_write_ln174', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'input1' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'split' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('input1_write_ln174', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'input1' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('input1_write_ln174', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'input1' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:59) on local variable 'count' [21]  (0 ns)
	'shl' operation ('shl_ln59_1', byte_count_stream/src/byte_count_stream.cpp:59) [34]  (0 ns)
	'or' operation ('or_ln59', byte_count_stream/src/byte_count_stream.cpp:59) [37]  (3.46 ns)
	'lshr' operation ('lshr_ln60', byte_count_stream/src/byte_count_stream.cpp:60) [40]  (0 ns)
	'select' operation ('select_ln56_1', byte_count_stream/src/byte_count_stream.cpp:56) [43]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:44) [44]  (5.94 ns)
	'store' operation ('count_1_1_write_ln48', byte_count_stream/src/byte_count_stream.cpp:48) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:44 on local variable 'count' [48]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_75_1' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-285] Implementing FIFO 'input_U(accelerator_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'appear_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 19.812 seconds; current allocated memory: 261.316 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 21.62 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 757.559 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.573 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:20:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:51:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:50:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:44:4)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:26:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:57:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:66:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:61:7)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:24:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:17:0)
INFO: [HLS 214-241] Aggregating scalar variable 'appear' with compact=bit mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:10:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 8.74 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (byte_count_stream/src/byte_count_stream.cpp:58) in function 'threshold' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:6:1), detected/extracted 2 process function(s): 
	 'count'
	 'threshold'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:34:9) to (byte_count_stream/src/byte_count_stream.cpp:33:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:44) on local variable 'count' [21]  (0 ns)
	'shl' operation ('shl_ln44_1', byte_count_stream/src/byte_count_stream.cpp:44) [34]  (0 ns)
	'or' operation ('or_ln44', byte_count_stream/src/byte_count_stream.cpp:44) [37]  (3.46 ns)
	'lshr' operation ('lshr_ln45', byte_count_stream/src/byte_count_stream.cpp:45) [40]  (0 ns)
	'select' operation ('select_ln41_1', byte_count_stream/src/byte_count_stream.cpp:41) [43]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:29) [44]  (5.94 ns)
	'store' operation ('count_1_1_write_ln33', byte_count_stream/src/byte_count_stream.cpp:33) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:29 on local variable 'count' [48]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_60_1' pipeline 'VITIS_LOOP_60_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_60_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-285] Implementing FIFO 'appear_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 17.46 seconds; current allocated memory: 379.043 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 18.853 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 6.586 seconds; current allocated memory: 95.680 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.875 seconds; peak allocated memory: 1.104 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 766.906 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'outL' (byte_count_stream/src/byte_count_stream.cpp:18:33)
WARNING: [HLS 207-5542] invalid variable expr  (byte_count_stream/src/byte_count_stream.cpp:18:33)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.204 seconds; current allocated memory: 367.660 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 2.829 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 756.250 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.942 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:20:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:16:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.768 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_1' (byte_count_stream/src/byte_count_stream.cpp:52) in function 'threshold' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:6:1), detected/extracted 2 process function(s): 
	 'count'
	 'threshold'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:22:12)
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:40:17)
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:46:15)
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appear'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appear'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.971 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.906 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_54_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_54_1' pipeline 'VITIS_LOOP_54_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_54_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.605 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-740] Implementing PIPO accelerator_appear_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accelerator_appear_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-789] **** Estimated Fmax: 141.02 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 18.169 seconds; current allocated memory: 381.395 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.603 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.442 seconds; current allocated memory: 108.672 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.667 seconds; peak allocated memory: 1.104 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.068 seconds; current allocated memory: 389.555 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.454 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.854 seconds; current allocated memory: 302.844 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.432 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.209 seconds; current allocated memory: 416.043 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.921 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.109 seconds; current allocated memory: 364.352 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.846 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 203.555 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.652 seconds; peak allocated memory: 928.770 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.7 seconds; current allocated memory: 285.930 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.29 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 181.023 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.794 seconds; peak allocated memory: 968.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.725 seconds; current allocated memory: 409.762 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.086 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.545 seconds; current allocated memory: 414.926 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.977 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.432 seconds; current allocated memory: 402.797 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.741 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.009 seconds; current allocated memory: 435.035 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.409 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.49 seconds; current allocated memory: 425.750 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.865 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.155 seconds; current allocated memory: 401.930 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.623 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.482 seconds; current allocated memory: 367.156 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.899 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.604 seconds; current allocated memory: 357.305 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.967 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.534 seconds; current allocated memory: 384.938 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.933 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.513 seconds; current allocated memory: 369.227 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.948 seconds; peak allocated memory: 1.101 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.83 seconds; current allocated memory: 395.457 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.175 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.578 seconds; current allocated memory: 423.793 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.944 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 167.160 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.628 seconds; peak allocated memory: 936.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.618 seconds; current allocated memory: 400.582 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.976 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.81 seconds; current allocated memory: 395.980 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.198 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.89 seconds; current allocated memory: 370.566 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.419 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.775 seconds; current allocated memory: 370.973 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.156 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.018 seconds; current allocated memory: 350.633 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.472 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.4 seconds; current allocated memory: 342.285 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.785 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.933 seconds; current allocated memory: 398.766 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.496 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.7 seconds; current allocated memory: 394.820 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.116 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.831 seconds; current allocated memory: 381.789 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.22 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.914 seconds; current allocated memory: 360.477 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.413 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.919 seconds; current allocated memory: 347.473 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.31 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 177.348 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.629 seconds; peak allocated memory: 940.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.667 seconds; current allocated memory: 352.340 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.143 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.648 seconds; current allocated memory: 342.086 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.123 seconds; peak allocated memory: 1.101 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.715 seconds; current allocated memory: 375.039 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.125 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.691 seconds; current allocated memory: 342.875 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.149 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.848 seconds; current allocated memory: 376.176 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.253 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 168.844 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.584 seconds; peak allocated memory: 878.773 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.685 seconds; current allocated memory: 359.340 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.077 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.599 seconds; current allocated memory: 366.316 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.044 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.409 seconds; current allocated memory: 302.906 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.054 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.113 seconds; current allocated memory: 429.781 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.665 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.244 seconds; current allocated memory: 412.660 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.901 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.171 seconds; current allocated memory: 368.762 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.904 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.792 seconds; current allocated memory: 390.918 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.558 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 11.235 seconds; current allocated memory: 334.879 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.968 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 767.848 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (byte_count_stream/src/byte_count_stream.cpp:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file byte_count_stream/src/byte_count_stream.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.129 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:403:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:346:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_int_base<33, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:6813)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:336)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:247:9)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:26:14)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:45:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:42:10)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:29:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:9938)
INFO: [HLS 214-131] Inlining function 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:59:17)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:24:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:20:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.814 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (byte_count_stream/src/byte_count_stream.cpp:56) in function 'threshold' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_13_1_proc' (byte_count_stream/src/byte_count_stream.cpp:14) to a process function for dataflow in function 'accelerator'.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:6:1), detected/extracted 1 process function(s): 
	 'Loop_VITIS_LOOP_13_1_proc3'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:26:12)
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:44:17)
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:50:15)
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appear'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appear'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.039 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.785 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_13_1_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_13_1_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_13_1_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/num_blocks' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_Loop_VITIS_LOOP_13_1_proc3_appear_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 150.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 23.754 seconds; current allocated memory: 369.996 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 2 seconds. Total elapsed time: 25.232 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 761.258 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 207-5556] Only for-loops and functions support the dataflow (byte_count_stream/src/byte_count_stream.cpp:13:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (byte_count_stream/src/byte_count_stream.cpp:13:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file byte_count_stream/src/byte_count_stream.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.248 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:403:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:346:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_int_base<33, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:6813)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:336)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:247:9)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:27:14)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:46:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:46:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:43:10)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:30:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:9938)
INFO: [HLS 214-131] Inlining function 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:60:17)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:25:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:21:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.379 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (byte_count_stream/src/byte_count_stream.cpp:57) in function 'threshold' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:27:12)
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:45:17)
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:51:15)
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appear'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appear'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.026 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.856 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_59_1' pipeline 'VITIS_LOOP_59_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_59_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/num_blocks' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_appear_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 150.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 22.146 seconds; current allocated memory: 377.141 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.543 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 788.762 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (byte_count_stream/src/byte_count_stream.cpp:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file byte_count_stream/src/byte_count_stream.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.195 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:403:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:346:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_int_base<33, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:6813)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:336)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:247:9)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:25:14)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:44:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:44:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:28:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:9938)
INFO: [HLS 214-131] Inlining function 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:58:17)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:23:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:19:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.357 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_1' (byte_count_stream/src/byte_count_stream.cpp:55) in function 'threshold' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_12_1_proc' (byte_count_stream/src/byte_count_stream.cpp:13) to a process function for dataflow in function 'accelerator'.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:6:1), detected/extracted 1 process function(s): 
	 'Loop_VITIS_LOOP_12_1_proc3'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.603 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:25:12)
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:43:17)
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:49:15)
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appear'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appear'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.973 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.782 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_57_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_12_1_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_57_1' pipeline 'VITIS_LOOP_57_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_57_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_12_1_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_12_1_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/num_blocks' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_Loop_VITIS_LOOP_12_1_proc3_appear_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 150.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 22.078 seconds; current allocated memory: 348.363 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.515 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 738.871 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (byte_count_stream/src/byte_count_stream.cpp:11:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (byte_count_stream/src/byte_count_stream.cpp:14:12)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (byte_count_stream/src/byte_count_stream.cpp:15:13)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (byte_count_stream/src/byte_count_stream.cpp:12:9)
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file byte_count_stream/src/byte_count_stream.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.392 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:403:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:346:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_int_base<33, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:6813)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:336)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:247:9)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:26:14)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:45:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:42:10)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:29:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:9938)
INFO: [HLS 214-131] Inlining function 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:59:17)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:24:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:20:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.319 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (byte_count_stream/src/byte_count_stream.cpp:56) in function 'threshold' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_11_1 (byte_count_stream/src/byte_count_stream.cpp:14)  of function 'accelerator'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_11_1 at byte_count_stream/src/byte_count_stream.cpp:14 in function 'accelerator': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_11_1' (byte_count_stream/src/byte_count_stream.cpp:9:3), detected/extracted 2 process function(s): 
	 'count'
	 'threshold'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:26:12)
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:44:17)
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:50:15)
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appear'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appear'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.017 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.671 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.809 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.746 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/num_blocks' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-740] Implementing PIPO accelerator_dataflow_in_loop_VITIS_LOOP_11_1_appear_V_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accelerator_dataflow_in_loop_VITIS_LOOP_11_1_appear_V_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.643 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 150.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 22.556 seconds; current allocated memory: 398.430 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.952 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 735.051 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (byte_count_stream/src/byte_count_stream.cpp:14:12)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (byte_count_stream/src/byte_count_stream.cpp:15:13)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (byte_count_stream/src/byte_count_stream.cpp:12:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file byte_count_stream/src/byte_count_stream.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.078 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:403:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:346:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_int_base<33, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:6813)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:336)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:247:9)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:26:14)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:45:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:42:10)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:29:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:9938)
INFO: [HLS 214-131] Inlining function 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:59:17)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:24:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:20:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.421 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (byte_count_stream/src/byte_count_stream.cpp:56) in function 'threshold' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_11_1 (byte_count_stream/src/byte_count_stream.cpp:14)  of function 'accelerator'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_11_1 at byte_count_stream/src/byte_count_stream.cpp:14 in function 'accelerator': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_11_1' (byte_count_stream/src/byte_count_stream.cpp:9:3), detected/extracted 2 process function(s): 
	 'count'
	 'threshold'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:26:12)
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:44:17)
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:50:15)
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appear'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appear'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.996 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.648 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.842 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/num_blocks' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-740] Implementing PIPO accelerator_dataflow_in_loop_VITIS_LOOP_11_1_appear_V_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accelerator_dataflow_in_loop_VITIS_LOOP_11_1_appear_V_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.695 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 150.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 22.403 seconds; current allocated memory: 405.188 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.826 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 750.781 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (byte_count_stream/src/byte_count_stream.cpp:11:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file byte_count_stream/src/byte_count_stream.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.177 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:403:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:346:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_int_base<33, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:6813)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:336)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:247:9)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:27:14)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:46:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:46:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:43:10)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:30:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:9938)
INFO: [HLS 214-131] Inlining function 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:60:17)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:25:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:21:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:7:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.404 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (byte_count_stream/src/byte_count_stream.cpp:57) in function 'threshold' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_10_1 (byte_count_stream/src/byte_count_stream.cpp:13)  of function 'accelerator'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_10_1 at byte_count_stream/src/byte_count_stream.cpp:13 in function 'accelerator': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_10_1' (byte_count_stream/src/byte_count_stream.cpp:11:3), detected/extracted 2 process function(s): 
	 'count'
	 'threshold'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:27:12)
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:45:17)
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:51:15)
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appear'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appear'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 734.766 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.106 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:403:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:346:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_int_base<33, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:6813)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:336)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:247:9)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:26:14)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:45:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:42:10)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:29:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:9938)
INFO: [HLS 214-131] Inlining function 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:59:17)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:24:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:20:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:7:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.329 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (byte_count_stream/src/byte_count_stream.cpp:56) in function 'threshold' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_10_1 (byte_count_stream/src/byte_count_stream.cpp:13)  of function 'accelerator'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_10_1' (byte_count_stream/src/byte_count_stream.cpp:11:3), detected/extracted 2 process function(s): 
	 'count'
	 'threshold'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:26:12)
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:44:17)
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:50:15)
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appear'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appear'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.987 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.722 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.819 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_10_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_10_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_10_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/num_blocks' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-740] Implementing PIPO accelerator_dataflow_in_loop_VITIS_LOOP_10_1_appear_V_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accelerator_dataflow_in_loop_VITIS_LOOP_10_1_appear_V_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ap_bound_U(accelerator_ap_bound)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 150.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 22.202 seconds; current allocated memory: 402.582 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.649 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 9.359ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 9.359 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1010.438 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 6.777 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:403:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:346:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_int_base<33, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:6813)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:336)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:247:9)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:26:14)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:45:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:42:10)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed(int)' into 'count(hls::stream<unsigned char, 0>&, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count_stream/src/byte_count_stream.cpp:29:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:9938)
INFO: [HLS 214-131] Inlining function 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:59:17)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:24:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:20:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:7:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.91 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.104 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (byte_count_stream/src/byte_count_stream.cpp:56) in function 'threshold' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_10_1 (byte_count_stream/src/byte_count_stream.cpp:13)  of function 'accelerator'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_10_1' (byte_count_stream/src/byte_count_stream.cpp:11:3), detected/extracted 2 process function(s): 
	 'count'
	 'threshold'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:26:12)
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:44:17)
INFO: [HLS 200-472] Inferring partial write operation for 'appear' (byte_count_stream/src/byte_count_stream.cpp:50:15)
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appear'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'appear'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.964 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.675 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.884 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_10_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_10_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_10_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/num_blocks' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-740] Implementing PIPO accelerator_dataflow_in_loop_VITIS_LOOP_10_1_appear_V_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accelerator_dataflow_in_loop_VITIS_LOOP_10_1_appear_V_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ap_bound_U(accelerator_ap_bound)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.104 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 150.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 23.486 seconds; current allocated memory: 130.781 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 2 seconds. Total elapsed time: 27.297 seconds; peak allocated memory: 1.104 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 9.359ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 9.359 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./byte_count_stream/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 144.316 seconds; current allocated memory: 379.992 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 145.777 seconds; peak allocated memory: 1.101 GB.
