{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567121495110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567121495110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 29 20:31:34 2019 " "Processing started: Thu Aug 29 20:31:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567121495110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567121495110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula20190829 -c aula20190829 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula20190829 -c aula20190829" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567121495110 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1567121495595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_rsp_xbar_mux " "Found entity 1: aula20190829_QSYS_rsp_xbar_mux" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_rsp_xbar_mux.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_rsp_xbar_demux " "Found entity 1: aula20190829_QSYS_rsp_xbar_demux" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_rsp_xbar_demux.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_pio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_pio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_pio_out " "Found entity 1: aula20190829_QSYS_pio_out" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_pio_out.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_pio_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_pio_in.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_pio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_pio_in " "Found entity 1: aula20190829_QSYS_pio_in" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_pio_in.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_pio_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_onchip_memory2_0 " "Found entity 1: aula20190829_QSYS_onchip_memory2_0" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_onchip_memory2_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_nios2_qsys_0_test_bench " "Found entity 1: aula20190829_QSYS_nios2_qsys_0_test_bench" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_nios2_qsys_0_oci_test_bench " "Found entity 1: aula20190829_QSYS_nios2_qsys_0_oci_test_bench" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_nios2_qsys_0_register_bank_a_module " "Found entity 1: aula20190829_QSYS_nios2_qsys_0_register_bank_a_module" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula20190829_QSYS_nios2_qsys_0_register_bank_b_module " "Found entity 2: aula20190829_QSYS_nios2_qsys_0_register_bank_b_module" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug " "Found entity 3: aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula20190829_QSYS_nios2_qsys_0_nios2_ocimem " "Found entity 5: aula20190829_QSYS_nios2_qsys_0_nios2_ocimem" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "6 aula20190829_QSYS_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: aula20190829_QSYS_nios2_qsys_0_nios2_avalon_reg" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "7 aula20190829_QSYS_nios2_qsys_0_nios2_oci_break " "Found entity 7: aula20190829_QSYS_nios2_qsys_0_nios2_oci_break" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "8 aula20190829_QSYS_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: aula20190829_QSYS_nios2_qsys_0_nios2_oci_xbrk" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "9 aula20190829_QSYS_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: aula20190829_QSYS_nios2_qsys_0_nios2_oci_dbrk" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "10 aula20190829_QSYS_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: aula20190829_QSYS_nios2_qsys_0_nios2_oci_itrace" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "11 aula20190829_QSYS_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: aula20190829_QSYS_nios2_qsys_0_nios2_oci_td_mode" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "12 aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "13 aula20190829_QSYS_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: aula20190829_QSYS_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "14 aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "15 aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "16 aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "17 aula20190829_QSYS_nios2_qsys_0_nios2_oci_pib " "Found entity 17: aula20190829_QSYS_nios2_qsys_0_nios2_oci_pib" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "18 aula20190829_QSYS_nios2_qsys_0_nios2_oci_im " "Found entity 18: aula20190829_QSYS_nios2_qsys_0_nios2_oci_im" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "19 aula20190829_QSYS_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: aula20190829_QSYS_nios2_qsys_0_nios2_performance_monitors" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "20 aula20190829_QSYS_nios2_qsys_0_nios2_oci " "Found entity 20: aula20190829_QSYS_nios2_qsys_0_nios2_oci" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "21 aula20190829_QSYS_nios2_qsys_0 " "Found entity 21: aula20190829_QSYS_nios2_qsys_0" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_jtag_uart_0_sim_scfifo_w " "Found entity 1: aula20190829_QSYS_jtag_uart_0_sim_scfifo_w" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula20190829_QSYS_jtag_uart_0_scfifo_w " "Found entity 2: aula20190829_QSYS_jtag_uart_0_scfifo_w" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula20190829_QSYS_jtag_uart_0_sim_scfifo_r " "Found entity 3: aula20190829_QSYS_jtag_uart_0_sim_scfifo_r" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula20190829_QSYS_jtag_uart_0_scfifo_r " "Found entity 4: aula20190829_QSYS_jtag_uart_0_scfifo_r" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula20190829_QSYS_jtag_uart_0 " "Found entity 5: aula20190829_QSYS_jtag_uart_0" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_irq_mapper " "Found entity 1: aula20190829_QSYS_irq_mapper" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_irq_mapper.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula20190829_QSYS_id_router.sv(48) " "Verilog HDL Declaration information at aula20190829_QSYS_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567121495771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula20190829_QSYS_id_router.sv(49) " "Verilog HDL Declaration information at aula20190829_QSYS_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567121495771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_id_router_default_decode " "Found entity 1: aula20190829_QSYS_id_router_default_decode" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495771 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula20190829_QSYS_id_router " "Found entity 2: aula20190829_QSYS_id_router" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_cmd_xbar_mux " "Found entity 1: aula20190829_QSYS_cmd_xbar_mux" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_cmd_xbar_mux.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_cmd_xbar_demux " "Found entity 1: aula20190829_QSYS_cmd_xbar_demux" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_cmd_xbar_demux.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula20190829_QSYS_addr_router.sv(48) " "Verilog HDL Declaration information at aula20190829_QSYS_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567121495787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula20190829_QSYS_addr_router.sv(49) " "Verilog HDL Declaration information at aula20190829_QSYS_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567121495787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_addr_router_default_decode " "Found entity 1: aula20190829_QSYS_addr_router_default_decode" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495787 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula20190829_QSYS_addr_router " "Found entity 2: aula20190829_QSYS_addr_router" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula20190829_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495834 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121495850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121495850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190829_qsys/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190829_qsys_pio_out_s1_translator-rtl " "Found design unit 1: aula20190829_qsys_pio_out_s1_translator-rtl" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121496450 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_qsys_pio_out_s1_translator " "Found entity 1: aula20190829_qsys_pio_out_s1_translator" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121496450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121496450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190829_qsys/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190829_qsys_pio_in_s1_translator-rtl " "Found design unit 1: aula20190829_qsys_pio_in_s1_translator-rtl" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121496457 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_qsys_pio_in_s1_translator " "Found entity 1: aula20190829_qsys_pio_in_s1_translator" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121496457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121496457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190829_qsys/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190829_qsys_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: aula20190829_qsys_onchip_memory2_0_s1_translator-rtl" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121496457 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_qsys_onchip_memory2_0_s1_translator " "Found entity 1: aula20190829_qsys_onchip_memory2_0_s1_translator" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121496457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121496457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190829_qsys/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121496457 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121496457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121496457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190829_qsys/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190829_qsys_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: aula20190829_qsys_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121496472 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_qsys_nios2_qsys_0_instruction_master_translator " "Found entity 1: aula20190829_qsys_nios2_qsys_0_instruction_master_translator" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121496472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121496472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190829_qsys/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190829_qsys_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: aula20190829_qsys_nios2_qsys_0_data_master_translator-rtl" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121496472 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_qsys_nios2_qsys_0_data_master_translator " "Found entity 1: aula20190829_qsys_nios2_qsys_0_data_master_translator" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121496472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121496472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190829_qsys/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121496488 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121496488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121496488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/aula20190829_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190829_qsys/synthesis/aula20190829_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190829_QSYS-rtl " "Found design unit 1: aula20190829_QSYS-rtl" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121496504 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS " "Found entity 1: aula20190829_QSYS" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121496504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121496504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190829.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190829-c_aula20190829 " "Found design unit 1: aula20190829-c_aula20190829" {  } { { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121496504 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190829 " "Found entity 1: aula20190829" {  } { { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121496504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121496504 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula20190829_QSYS_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at aula20190829_QSYS_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1567121496551 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula20190829_QSYS_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at aula20190829_QSYS_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1567121496551 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula20190829_QSYS_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at aula20190829_QSYS_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1567121496551 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula20190829_QSYS_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at aula20190829_QSYS_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1567121496551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula20190829 " "Elaborating entity \"aula20190829\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567121496676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS aula20190829_QSYS:xnios " "Elaborating entity \"aula20190829_QSYS\" for hierarchy \"aula20190829_QSYS:xnios\"" {  } { { "aula20190829.vhd" "xnios" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121496785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0 aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "nios2_qsys_0" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121497332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_test_bench aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_test_bench:the_aula20190829_QSYS_nios2_qsys_0_test_bench " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_test_bench\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_test_bench:the_aula20190829_QSYS_nios2_qsys_0_test_bench\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_test_bench" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121497613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_register_bank_a_module aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_register_bank_a_module\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "aula20190829_QSYS_nios2_qsys_0_register_bank_a" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121497754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121499144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567121499285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121499285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula20190829_QSYS_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"aula20190829_QSYS_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121499285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121499285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121499285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121499285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121499285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121499285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121499285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121499285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121499285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121499285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121499285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121499285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121499285 ""}  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567121499285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gh1 " "Found entity 1: altsyncram_1gh1" {  } { { "db/altsyncram_1gh1.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/altsyncram_1gh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121499504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121499504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1gh1 aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_1gh1:auto_generated " "Elaborating entity \"altsyncram_1gh1\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_1gh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121499504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_register_bank_b_module aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_register_bank_b_module\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "aula20190829_QSYS_nios2_qsys_0_register_bank_b" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121499988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567121500207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula20190829_QSYS_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"aula20190829_QSYS_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500207 ""}  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567121500207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2gh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2gh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2gh1 " "Found entity 1: altsyncram_2gh1" {  } { { "db/altsyncram_2gh1.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/altsyncram_2gh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121500332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121500332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2gh1 aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_2gh1:auto_generated " "Elaborating entity \"altsyncram_2gh1\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_2gh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567121500754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500754 ""}  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567121500754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_ocimem aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121500926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567121501035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula20190829_QSYS_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"aula20190829_QSYS_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121501035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121501035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121501035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121501035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121501035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121501035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121501035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121501035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121501035 ""}  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567121501035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5t81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5t81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5t81 " "Found entity 1: altsyncram_5t81" {  } { { "db/altsyncram_5t81.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/altsyncram_5t81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121501113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121501113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5t81 aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_5t81:auto_generated " "Elaborating entity \"altsyncram_5t81\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_5t81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121501129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_avalon_reg aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_avalon_reg:the_aula20190829_QSYS_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_avalon_reg:the_aula20190829_QSYS_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121501363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_break aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_break:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_break\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_break:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_break\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121501488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_xbrk aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_xbrk:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_xbrk:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121501613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_dbrk aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_dbrk:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_dbrk:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121501644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_itrace aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_itrace:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_itrace:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121501691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121501785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_td_mode aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_td_mode:aula20190829_QSYS_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_td_mode:aula20190829_QSYS_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121501879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121501957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_compute_tm_count aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_compute_tm_count:aula20190829_QSYS_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_compute_tm_count:aula20190829_QSYS_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifowp_inc aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifowp_inc:aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifowp_inc:aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifocount_inc aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifocount_inc:aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifocount_inc:aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_oci_test_bench aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\|aula20190829_QSYS_nios2_qsys_0_oci_test_bench:the_aula20190829_QSYS_nios2_qsys_0_oci_test_bench " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_oci_test_bench\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\|aula20190829_QSYS_nios2_qsys_0_oci_test_bench:the_aula20190829_QSYS_nios2_qsys_0_oci_test_bench\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502207 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "aula20190829_QSYS_nios2_qsys_0_oci_test_bench " "Entity \"aula20190829_QSYS_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1567121502207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_pib aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_pib:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_pib:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_pib\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_im aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_im:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_im\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_im:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_im\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" "aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567121502910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502910 ""}  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567121502910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502910 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_onchip_memory2_0 aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"aula20190829_QSYS_onchip_memory2_0\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "onchip_memory2_0" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121502988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121503191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_onchip_memory2_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567121503238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121503238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula20190829_QSYS_onchip_memory2_0.hex " "Parameter \"init_file\" = \"aula20190829_QSYS_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121503238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121503238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121503238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121503238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121503238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121503238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121503238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121503238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121503238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121503238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121503238 ""}  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_onchip_memory2_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567121503238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ld1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ld1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ld1 " "Found entity 1: altsyncram_3ld1" {  } { { "db/altsyncram_3ld1.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/altsyncram_3ld1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121503394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121503394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ld1 aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3ld1:auto_generated " "Elaborating entity \"altsyncram_3ld1\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3ld1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121503394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3oa " "Found entity 1: decode_3oa" {  } { { "db/decode_3oa.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/decode_3oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121504347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121504347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3oa aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3ld1:auto_generated\|decode_3oa:decode3 " "Elaborating entity \"decode_3oa\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3ld1:auto_generated\|decode_3oa:decode3\"" {  } { { "db/altsyncram_3ld1.tdf" "decode3" { Text "C:/Users/Aluno/Documents/aula20190829/db/altsyncram_3ld1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121504363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kb " "Found entity 1: mux_0kb" {  } { { "db/mux_0kb.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/mux_0kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121504457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121504457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kb aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3ld1:auto_generated\|mux_0kb:mux2 " "Elaborating entity \"mux_0kb\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3ld1:auto_generated\|mux_0kb:mux2\"" {  } { { "db/altsyncram_3ld1.tdf" "mux2" { Text "C:/Users/Aluno/Documents/aula20190829/db/altsyncram_3ld1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121504472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_jtag_uart_0 aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"aula20190829_QSYS_jtag_uart_0\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "jtag_uart_0" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121504660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_jtag_uart_0_scfifo_w aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w " "Elaborating entity \"aula20190829_QSYS_jtag_uart_0_scfifo_w\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "the_aula20190829_QSYS_jtag_uart_0_scfifo_w" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121504691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "wfifo" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121505597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567121505676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121505676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121505676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121505676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121505676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121505676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121505676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121505676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121505676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121505676 ""}  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567121505676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121505801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121505801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121505801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121505847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121505847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/Aluno/Documents/aula20190829/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121505847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121505894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121505894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/Aluno/Documents/aula20190829/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121505894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121506051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121506051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Aluno/Documents/aula20190829/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121506051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121506207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121506207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/Aluno/Documents/aula20190829/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121506207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121506316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121506316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/Aluno/Documents/aula20190829/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121506332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121506441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121506441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/Aluno/Documents/aula20190829/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121506441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_jtag_uart_0_scfifo_r aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_r:the_aula20190829_QSYS_jtag_uart_0_scfifo_r " "Elaborating entity \"aula20190829_QSYS_jtag_uart_0_scfifo_r\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_r:the_aula20190829_QSYS_jtag_uart_0_scfifo_r\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "the_aula20190829_QSYS_jtag_uart_0_scfifo_r" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121506504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:aula20190829_QSYS_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:aula20190829_QSYS_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "aula20190829_QSYS_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121506754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:aula20190829_QSYS_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:aula20190829_QSYS_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567121506785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:aula20190829_QSYS_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:aula20190829_QSYS_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121506785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121506785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121506785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121506785 ""}  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567121506785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_pio_in aula20190829_QSYS:xnios\|aula20190829_QSYS_pio_in:pio_in " "Elaborating entity \"aula20190829_QSYS_pio_in\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_pio_in:pio_in\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "pio_in" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121506863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_pio_out aula20190829_QSYS:xnios\|aula20190829_QSYS_pio_out:pio_out " "Elaborating entity \"aula20190829_QSYS_pio_out\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_pio_out:pio_out\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "pio_out" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121506926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_qsys_nios2_qsys_0_instruction_master_translator aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"aula20190829_qsys_nios2_qsys_0_instruction_master_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121506988 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121506988 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121506988 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121506988 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121506988 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121506988 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121507019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_qsys_nios2_qsys_0_data_master_translator aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"aula20190829_qsys_nios2_qsys_0_data_master_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121507097 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507097 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507097 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507097 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507097 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507097 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121507129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121507191 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507191 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507191 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507191 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507191 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507191 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507191 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507207 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507207 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507207 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507207 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507207 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121507285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_qsys_onchip_memory2_0_s1_translator aula20190829_QSYS:xnios\|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"aula20190829_qsys_onchip_memory2_0_s1_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121507379 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507379 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507379 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507379 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507379 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507379 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507379 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507379 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507379 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507379 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507379 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507379 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula20190829_QSYS:xnios\|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121507426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator aula20190829_QSYS:xnios\|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121507504 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507519 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507519 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507519 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507519 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507519 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507519 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507519 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507519 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507519 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507519 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507519 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507519 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula20190829_QSYS:xnios\|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121507582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_qsys_pio_in_s1_translator aula20190829_QSYS:xnios\|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator " "Elaborating entity \"aula20190829_qsys_pio_in_s1_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "pio_in_s1_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121507644 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula20190829_qsys_pio_in_s1_translator.vhd(53) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507644 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula20190829_qsys_pio_in_s1_translator.vhd(54) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507644 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula20190829_qsys_pio_in_s1_translator.vhd(55) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507644 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable aula20190829_qsys_pio_in_s1_translator.vhd(56) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507644 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect aula20190829_qsys_pio_in_s1_translator.vhd(57) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507644 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula20190829_qsys_pio_in_s1_translator.vhd(58) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507644 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula20190829_qsys_pio_in_s1_translator.vhd(59) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507644 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula20190829_qsys_pio_in_s1_translator.vhd(60) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507644 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula20190829_qsys_pio_in_s1_translator.vhd(61) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507644 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read aula20190829_qsys_pio_in_s1_translator.vhd(62) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507644 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write aula20190829_qsys_pio_in_s1_translator.vhd(66) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507644 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula20190829_qsys_pio_in_s1_translator.vhd(67) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507644 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata aula20190829_qsys_pio_in_s1_translator.vhd(68) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507644 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula20190829_qsys_pio_in_s1_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507644 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula20190829_qsys_pio_in_s1_translator.vhd(72) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507644 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula20190829_qsys_pio_in_s1_translator.vhd(74) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507644 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula20190829_QSYS:xnios\|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator\|altera_merlin_slave_translator:pio_in_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator\|altera_merlin_slave_translator:pio_in_s1_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "pio_in_s1_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121507676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_qsys_pio_out_s1_translator aula20190829_QSYS:xnios\|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator " "Elaborating entity \"aula20190829_qsys_pio_out_s1_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "pio_out_s1_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121507769 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula20190829_qsys_pio_out_s1_translator.vhd(56) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507769 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula20190829_qsys_pio_out_s1_translator.vhd(57) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507769 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula20190829_qsys_pio_out_s1_translator.vhd(58) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507769 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable aula20190829_qsys_pio_out_s1_translator.vhd(59) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507769 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula20190829_qsys_pio_out_s1_translator.vhd(60) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507769 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula20190829_qsys_pio_out_s1_translator.vhd(61) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507769 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula20190829_qsys_pio_out_s1_translator.vhd(62) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507769 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula20190829_qsys_pio_out_s1_translator.vhd(63) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507769 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read aula20190829_qsys_pio_out_s1_translator.vhd(64) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507769 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula20190829_qsys_pio_out_s1_translator.vhd(68) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507769 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula20190829_qsys_pio_out_s1_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507769 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula20190829_qsys_pio_out_s1_translator.vhd(72) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507769 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula20190829_qsys_pio_out_s1_translator.vhd(74) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121507769 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent aula20190829_QSYS:xnios\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"aula20190829_QSYS:xnios\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121507847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent aula20190829_QSYS:xnios\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"aula20190829_QSYS:xnios\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121508066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent aula20190829_QSYS:xnios\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"aula20190829_QSYS:xnios\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121508097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor aula20190829_QSYS:xnios\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"aula20190829_QSYS:xnios\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121508191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo aula20190829_QSYS:xnios\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"aula20190829_QSYS:xnios\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 2226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121508238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_addr_router aula20190829_QSYS:xnios\|aula20190829_QSYS_addr_router:addr_router " "Elaborating entity \"aula20190829_QSYS_addr_router\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_addr_router:addr_router\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "addr_router" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 2773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121508394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_addr_router_default_decode aula20190829_QSYS:xnios\|aula20190829_QSYS_addr_router:addr_router\|aula20190829_QSYS_addr_router_default_decode:the_default_decode " "Elaborating entity \"aula20190829_QSYS_addr_router_default_decode\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_addr_router:addr_router\|aula20190829_QSYS_addr_router_default_decode:the_default_decode\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" "the_default_decode" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121508441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_id_router aula20190829_QSYS:xnios\|aula20190829_QSYS_id_router:id_router " "Elaborating entity \"aula20190829_QSYS_id_router\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_id_router:id_router\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "id_router" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 2807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121508472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_id_router_default_decode aula20190829_QSYS:xnios\|aula20190829_QSYS_id_router:id_router\|aula20190829_QSYS_id_router_default_decode:the_default_decode " "Elaborating entity \"aula20190829_QSYS_id_router_default_decode\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_id_router:id_router\|aula20190829_QSYS_id_router_default_decode:the_default_decode\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" "the_default_decode" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121508504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller aula20190829_QSYS:xnios\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"aula20190829_QSYS:xnios\|altera_reset_controller:rst_controller\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "rst_controller" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121508551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer aula20190829_QSYS:xnios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"aula20190829_QSYS:xnios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121508597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_cmd_xbar_demux aula20190829_QSYS:xnios\|aula20190829_QSYS_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"aula20190829_QSYS_cmd_xbar_demux\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "cmd_xbar_demux" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 2921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121508613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_cmd_xbar_mux aula20190829_QSYS:xnios\|aula20190829_QSYS_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"aula20190829_QSYS_cmd_xbar_mux\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "cmd_xbar_mux" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121508707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator aula20190829_QSYS:xnios\|aula20190829_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121508801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder aula20190829_QSYS:xnios\|aula20190829_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121508816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_rsp_xbar_demux aula20190829_QSYS:xnios\|aula20190829_QSYS_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"aula20190829_QSYS_rsp_xbar_demux\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "rsp_xbar_demux" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 3125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121508910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_rsp_xbar_mux aula20190829_QSYS:xnios\|aula20190829_QSYS_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"aula20190829_QSYS_rsp_xbar_mux\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "rsp_xbar_mux" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 3245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121508972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator aula20190829_QSYS:xnios\|aula20190829_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121509051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder aula20190829_QSYS:xnios\|aula20190829_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121509113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_irq_mapper aula20190829_QSYS:xnios\|aula20190829_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"aula20190829_QSYS_irq_mapper\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_irq_mapper:irq_mapper\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "irq_mapper" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 3329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121509176 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1567121516676 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 3167 -1 0 } } { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 4133 -1 0 } } { "aula20190829_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 348 -1 0 } } { "aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 3740 -1 0 } } { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 599 -1 0 } } { "aula20190829_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1567121517098 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1567121517098 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1567121520457 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1567121520785 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1567121520785 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1567121520895 "|aula20190829|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1567121520895 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aluno/Documents/aula20190829/output_files/aula20190829.map.smsg " "Generated suppressed messages file C:/Users/Aluno/Documents/aula20190829/output_files/aula20190829.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567121522206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1567121523644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567121523644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2187 " "Implemented 2187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1567121525113 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1567121525113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1956 " "Implemented 1956 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1567121525113 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1567121525113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1567121525113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567121525253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 29 20:32:05 2019 " "Processing ended: Thu Aug 29 20:32:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567121525253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567121525253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567121525253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567121525253 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567121529441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567121529441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 29 20:32:08 2019 " "Processing started: Thu Aug 29 20:32:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567121529441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1567121529441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off aula20190829 -c aula20190829 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off aula20190829 -c aula20190829" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1567121529441 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1567121531675 ""}
{ "Info" "0" "" "Project  = aula20190829" {  } {  } 0 0 "Project  = aula20190829" 0 0 "Fitter" 0 0 1567121531675 ""}
{ "Info" "0" "" "Revision = aula20190829" {  } {  } 0 0 "Revision = aula20190829" 0 0 "Fitter" 0 0 1567121531675 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1567121532066 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "aula20190829 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"aula20190829\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1567121532097 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567121532144 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567121532144 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1567121533566 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1567121533612 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567121534784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567121534784 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1567121534784 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 7867 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1567121534800 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 7868 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1567121534800 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 7869 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1567121534800 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1567121534800 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1567121534863 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pio_out\[0\] " "Pin pio_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { pio_out[0] } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 10 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pio_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567121535066 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pio_out\[1\] " "Pin pio_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { pio_out[1] } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 10 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pio_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567121535066 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pio_out\[2\] " "Pin pio_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { pio_out[2] } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 10 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pio_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567121535066 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pio_out\[3\] " "Pin pio_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { pio_out[3] } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 10 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pio_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567121535066 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pio_out\[4\] " "Pin pio_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { pio_out[4] } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 10 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pio_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567121535066 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pio_out\[5\] " "Pin pio_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { pio_out[5] } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 10 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pio_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567121535066 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pio_out\[6\] " "Pin pio_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { pio_out[6] } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 10 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pio_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567121535066 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pio_out\[7\] " "Pin pio_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { pio_out[7] } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 10 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pio_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567121535066 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 7 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567121535066 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pio_in\[0\] " "Pin pio_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { pio_in[0] } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 9 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pio_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567121535066 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pio_in\[2\] " "Pin pio_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { pio_in[2] } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 9 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pio_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567121535066 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pio_in\[1\] " "Pin pio_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { pio_in[1] } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 9 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pio_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567121535066 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pio_in\[3\] " "Pin pio_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { pio_in[3] } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 9 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pio_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567121535066 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pio_in\[4\] " "Pin pio_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { pio_in[4] } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 9 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pio_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567121535066 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pio_in\[5\] " "Pin pio_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { pio_in[5] } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 9 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pio_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567121535066 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pio_in\[7\] " "Pin pio_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { pio_in[7] } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 9 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pio_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567121535066 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pio_in\[6\] " "Pin pio_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { pio_in[6] } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 9 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pio_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567121535066 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 8 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567121535066 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1567121535066 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1567121535800 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1567121535800 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aula20190829.sdc " "Synopsys Design Constraints File file not found: 'aula20190829.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1567121535909 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1567121535925 "|aula20190829|clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1567121536003 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567121536003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567121536003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567121536003 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1567121536003 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1567121536284 ""}  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 7 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567121536284 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1567121536284 ""}  } { { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 2800 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567121536284 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1567121536284 ""}  } { { "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/web_13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 8 0 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567121536284 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aula20190829_QSYS:xnios\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node aula20190829_QSYS:xnios\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1567121536284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aula20190829_QSYS:xnios\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node aula20190829_QSYS:xnios\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aula20190829_QSYS:xnios|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 3037 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1567121536284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Destination node aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 3700 -1 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aula20190829_QSYS:xnios|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 2396 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1567121536284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aula20190829_QSYS:xnios|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci|aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 4439 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1567121536284 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1567121536284 ""}  } { { "aula20190829_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aula20190829_QSYS:xnios|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567121536284 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1567121536284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 7859 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1567121536284 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1567121536284 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/web_13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 7603 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567121536284 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1567121536284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 7737 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1567121536284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 7738 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1567121536284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 7860 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1567121536284 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1567121536284 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/web_13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 0 { 0 ""} 0 7496 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567121536284 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1567121536970 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567121536970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567121536970 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1567121536986 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1567121536986 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1567121537002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1567121537002 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1567121537002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1567121537080 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1567121537095 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1567121537095 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 8 8 0 " "Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1567121537095 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1567121537095 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1567121537095 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567121537095 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 6 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567121537095 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567121537095 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567121537095 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567121537095 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567121537095 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567121537095 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567121537095 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1567121537095 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1567121537095 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567121537205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1567121540455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567121541830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1567121541892 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1567121543470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567121543470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1567121544095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/Aluno/Documents/aula20190829/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1567121546939 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1567121546939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567121547486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1567121547502 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1567121547502 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1567121547502 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1567121547720 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1567121547736 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pio_out\[0\] 0 " "Pin \"pio_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1567121547814 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pio_out\[1\] 0 " "Pin \"pio_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1567121547814 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pio_out\[2\] 0 " "Pin \"pio_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1567121547814 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pio_out\[3\] 0 " "Pin \"pio_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1567121547814 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pio_out\[4\] 0 " "Pin \"pio_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1567121547814 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pio_out\[5\] 0 " "Pin \"pio_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1567121547814 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pio_out\[6\] 0 " "Pin \"pio_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1567121547814 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pio_out\[7\] 0 " "Pin \"pio_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1567121547814 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1567121547814 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1567121548908 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1567121549220 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1567121550392 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567121550986 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1567121551033 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1567121551205 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aluno/Documents/aula20190829/output_files/aula20190829.fit.smsg " "Generated suppressed messages file C:/Users/Aluno/Documents/aula20190829/output_files/aula20190829.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1567121551767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567121553439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 29 20:32:33 2019 " "Processing ended: Thu Aug 29 20:32:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567121553439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567121553439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567121553439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1567121553439 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1567121557267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567121557267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 29 20:32:37 2019 " "Processing started: Thu Aug 29 20:32:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567121557267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1567121557267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off aula20190829 -c aula20190829 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off aula20190829 -c aula20190829" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1567121557267 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1567121559325 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1567121559450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567121560367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 29 20:32:40 2019 " "Processing ended: Thu Aug 29 20:32:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567121560367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567121560367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567121560367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1567121560367 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1567121561055 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1567121563868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567121563868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 29 20:32:42 2019 " "Processing started: Thu Aug 29 20:32:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567121563868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567121563868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta aula20190829 -c aula20190829 " "Command: quartus_sta aula20190829 -c aula20190829" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567121563868 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1567121564446 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1567121564711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1567121564774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1567121564774 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1567121565352 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1567121565352 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aula20190829.sdc " "Synopsys Design Constraints File file not found: 'aula20190829.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1567121565399 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1567121565414 "|aula20190829|clk"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1567121565446 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1567121565477 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567121565477 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567121565555 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567121565602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567121565618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567121565618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567121565633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567121565633 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1567121565742 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1567121565742 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1567121565852 "|aula20190829|clk"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567121565961 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567121565992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567121566008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567121566024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567121566039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567121566039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567121566039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567121566039 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1567121566102 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1567121566211 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1567121566211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4581 " "Peak virtual memory: 4581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567121566524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 29 20:32:46 2019 " "Processing ended: Thu Aug 29 20:32:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567121566524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567121566524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567121566524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567121566524 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 93 s " "Quartus II Full Compilation was successful. 0 errors, 93 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567121567211 ""}
