##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: Clock_1       | Frequency: 29.29 MHz  | Target: 0.31 MHz   | 
Clock: CyBUS_CLK     | Frequency: 29.29 MHz  | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        3.25e+006        3227269     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        41666.7          7525        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase  
------------------  ------------  ----------------  
PlayerBTTx1(0)_PAD  37028         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 29.29 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7525p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -5210
-----------------------------------------------   ----- 
End-of-path required time (ps)                    36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28932
-------------------------------------   ----- 
End-of-path arrival time (ps)           28932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                            iocell1        17704  17704   7525  RISE       1
\PlayerBT1:BUART:rx_postpoll\/main_1         macrocell10     5588  23292   7525  RISE       1
\PlayerBT1:BUART:rx_postpoll\/q              macrocell10     3350  26642   7525  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2291  28932   7525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 29.29 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7525p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -5210
-----------------------------------------------   ----- 
End-of-path required time (ps)                    36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28932
-------------------------------------   ----- 
End-of-path arrival time (ps)           28932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                            iocell1        17704  17704   7525  RISE       1
\PlayerBT1:BUART:rx_postpoll\/main_1         macrocell10     5588  23292   7525  RISE       1
\PlayerBT1:BUART:rx_postpoll\/q              macrocell10     3350  26642   7525  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2291  28932   7525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_2\/q
Path End       : \PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3227269p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11211
-------------------------------------   ----- 
End-of-path arrival time (ps)           11211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_2\/q                      macrocell22     1250   1250  3227269  RISE       1
\PlayerBT1:BUART:counter_load_not\/main_2           macrocell2      4318   5568  3227269  RISE       1
\PlayerBT1:BUART:counter_load_not\/q                macrocell2      3350   8918  3227269  RISE       1
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2293  11211  3227269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7525p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -5210
-----------------------------------------------   ----- 
End-of-path required time (ps)                    36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28932
-------------------------------------   ----- 
End-of-path arrival time (ps)           28932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                            iocell1        17704  17704   7525  RISE       1
\PlayerBT1:BUART:rx_postpoll\/main_1         macrocell10     5588  23292   7525  RISE       1
\PlayerBT1:BUART:rx_postpoll\/q              macrocell10     3350  26642   7525  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2291  28932   7525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7525p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -5210
-----------------------------------------------   ----- 
End-of-path required time (ps)                    36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28932
-------------------------------------   ----- 
End-of-path arrival time (ps)           28932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                            iocell1        17704  17704   7525  RISE       1
\PlayerBT1:BUART:rx_postpoll\/main_1         macrocell10     5588  23292   7525  RISE       1
\PlayerBT1:BUART:rx_postpoll\/q              macrocell10     3350  26642   7525  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2291  28932   7525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:rx_status_3\/main_6
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 13178p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24979
-------------------------------------   ----- 
End-of-path arrival time (ps)           24979
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                     iocell1      17704  17704   7525  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_6  macrocell15   7275  24979  13178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:pollcount_0\/main_2
Capture Clock  : \PlayerBT1:BUART:pollcount_0\/clock_0
Path slack     : 14079p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24078
-------------------------------------   ----- 
End-of-path arrival time (ps)           24078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                     iocell1      17704  17704   7525  RISE       1
\PlayerBT1:BUART:pollcount_0\/main_2  macrocell3    6374  24078  14079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:pollcount_1\/main_3
Capture Clock  : \PlayerBT1:BUART:pollcount_1\/clock_0
Path slack     : 14079p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24078
-------------------------------------   ----- 
End-of-path arrival time (ps)           24078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                     iocell1      17704  17704   7525  RISE       1
\PlayerBT1:BUART:pollcount_1\/main_3  macrocell4    6374  24078  14079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:rx_last\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_last\/clock_0
Path slack     : 14808p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23349
-------------------------------------   ----- 
End-of-path arrival time (ps)           23349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                 iocell1      17704  17704   7525  RISE       1
\PlayerBT1:BUART:rx_last\/main_0  macrocell8    5645  23349  14808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_last\/clock_0                          macrocell8          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:rx_state_2\/main_8
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 14808p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23349
-------------------------------------   ----- 
End-of-path arrival time (ps)           23349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                    iocell1      17704  17704   7525  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_8  macrocell12   5645  23349  14808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:rx_state_0\/main_9
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 14865p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23292
-------------------------------------   ----- 
End-of-path arrival time (ps)           23292
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                    iocell1      17704  17704   7525  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_9  macrocell11   5588  23292  14865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_2\/q
Path End       : \PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3227269p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11211
-------------------------------------   ----- 
End-of-path arrival time (ps)           11211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_2\/q                      macrocell22     1250   1250  3227269  RISE       1
\PlayerBT1:BUART:counter_load_not\/main_2           macrocell2      4318   5568  3227269  RISE       1
\PlayerBT1:BUART:counter_load_not\/q                macrocell2      3350   8918  3227269  RISE       1
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2293  11211  3227269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \PlayerBT1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PlayerBT1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3229011p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -6290
--------------------------------------------   ------- 
End-of-path required time (ps)                 3243710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14699
-------------------------------------   ----- 
End-of-path arrival time (ps)           14699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  3229011  RISE       1
\PlayerBT1:BUART:tx_bitclk_enable_pre\/main_0      macrocell19     3376   9056  3229011  RISE       1
\PlayerBT1:BUART:tx_bitclk_enable_pre\/q           macrocell19     3350  12406  3229011  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2293  14699  3229011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \PlayerBT1:BUART:sRX:RxSts\/status_4
Capture Clock  : \PlayerBT1:BUART:sRX:RxSts\/clock
Path slack     : 3231047p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                 3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17383
-------------------------------------   ----- 
End-of-path arrival time (ps)           17383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  3231047  RISE       1
\PlayerBT1:BUART:rx_status_4\/main_1                 macrocell16     2919   8199  3231047  RISE       1
\PlayerBT1:BUART:rx_status_4\/q                      macrocell16     3350  11549  3231047  RISE       1
\PlayerBT1:BUART:sRX:RxSts\/status_4                 statusicell1    5834  17383  3231047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PlayerBT1:BUART:sTX:TxSts\/status_0
Capture Clock  : \PlayerBT1:BUART:sTX:TxSts\/clock
Path slack     : 3232140p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                 3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16290
-------------------------------------   ----- 
End-of-path arrival time (ps)           16290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  3232140  RISE       1
\PlayerBT1:BUART:tx_status_0\/main_2                 macrocell23     5349  10629  3232140  RISE       1
\PlayerBT1:BUART:tx_status_0\/q                      macrocell23     3350  13979  3232140  RISE       1
\PlayerBT1:BUART:sTX:TxSts\/status_0                 statusicell2    2312  16290  3232140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PlayerBT1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3233238p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -4220
--------------------------------------------   ------- 
End-of-path required time (ps)                 3245780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12542
-------------------------------------   ----- 
End-of-path arrival time (ps)           12542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q            macrocell11   1250   1250  3233238  RISE       1
\PlayerBT1:BUART:rx_counter_load\/main_1  macrocell7    5630   6880  3233238  RISE       1
\PlayerBT1:BUART:rx_counter_load\/q       macrocell7    3350  10230  3233238  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/load   count7cell    2312  12542  3233238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PlayerBT1:BUART:tx_state_0\/main_2
Capture Clock  : \PlayerBT1:BUART:tx_state_0\/clock_0
Path slack     : 3235301p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11189
-------------------------------------   ----- 
End-of-path arrival time (ps)           11189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  3232140  RISE       1
\PlayerBT1:BUART:tx_state_0\/main_2                  macrocell20     5909  11189  3235301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PlayerBT1:BUART:txn\/main_3
Capture Clock  : \PlayerBT1:BUART:txn\/clock_0
Path slack     : 3236326p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10164
-------------------------------------   ----- 
End-of-path arrival time (ps)           10164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  3236326  RISE       1
\PlayerBT1:BUART:txn\/main_3                macrocell25     2884  10164  3236326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3236436p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -6300
--------------------------------------------   ------- 
End-of-path required time (ps)                 3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7264
-------------------------------------   ---- 
End-of-path arrival time (ps)           7264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q       macrocell5      1250   1250  3234707  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   6014   7264  3236436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3238102p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8388
-------------------------------------   ---- 
End-of-path arrival time (ps)           8388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q               macrocell11   1250   1250  3233238  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/main_1  macrocell14   7138   8388  3238102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/clock_0               macrocell14         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3238109p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8381
-------------------------------------   ---- 
End-of-path arrival time (ps)           8381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q        macrocell11   1250   1250  3233238  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_1  macrocell15   7131   8381  3238109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \PlayerBT1:BUART:tx_bitclk\/main_0
Capture Clock  : \PlayerBT1:BUART:tx_bitclk\/clock_0
Path slack     : 3238176p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8314
-------------------------------------   ---- 
End-of-path arrival time (ps)           8314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  3229011  RISE       1
\PlayerBT1:BUART:tx_bitclk\/main_0                 macrocell18     2634   8314  3238176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_2\/q
Path End       : \PlayerBT1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \PlayerBT1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3238396p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8094
-------------------------------------   ---- 
End-of-path arrival time (ps)           8094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_2\/q               macrocell12   1250   1250  3233575  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/main_3  macrocell14   6844   8094  3238396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/clock_0               macrocell14         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_2\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_4
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3238409p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8081
-------------------------------------   ---- 
End-of-path arrival time (ps)           8081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_2\/q        macrocell12   1250   1250  3233575  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_4  macrocell15   6831   8081  3238409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3238582p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7908
-------------------------------------   ---- 
End-of-path arrival time (ps)           7908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q         macrocell11   1250   1250  3233238  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_1  macrocell9    6658   7908  3238582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_bitclk_enable\/q
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238587p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -6300
--------------------------------------------   ------- 
End-of-path required time (ps)                 3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5113
-------------------------------------   ---- 
End-of-path arrival time (ps)           5113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_bitclk_enable\/q          macrocell6      1250   1250  3238587  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   3863   5113  3238587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_4
Path End       : \PlayerBT1:BUART:rx_state_2\/main_7
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3238837p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7653
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3238837  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_7         macrocell12   5543   7653  3238837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_1\/q
Path End       : \PlayerBT1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PlayerBT1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -6290
--------------------------------------------   ------- 
End-of-path required time (ps)                 3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_1\/q                macrocell21     1250   1250  3228998  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3511   4761  3238949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_0\/q
Path End       : \PlayerBT1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PlayerBT1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238955p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -6290
--------------------------------------------   ------- 
End-of-path required time (ps)                 3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_0\/q                macrocell20     1250   1250  3229003  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3505   4755  3238955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3239251p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q  macrocell5    1250   1250  3234707  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_0      macrocell11   5989   7239  3239251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_2\/q
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_4
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3239351p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7139
-------------------------------------   ---- 
End-of-path arrival time (ps)           7139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_2\/q         macrocell12   1250   1250  3233575  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_4  macrocell9    5889   7139  3239351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_4
Path End       : \PlayerBT1:BUART:rx_state_0\/main_7
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3239407p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7083
-------------------------------------   ---- 
End-of-path arrival time (ps)           7083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3238837  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_7         macrocell11   4973   7083  3239407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3239488p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -6300
--------------------------------------------   ------- 
End-of-path required time (ps)                 3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q                macrocell11     1250   1250  3233238  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   2962   4212  3239488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:rx_state_3\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3239610p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6880
-------------------------------------   ---- 
End-of-path arrival time (ps)           6880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q       macrocell11   1250   1250  3233238  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_1  macrocell13   5630   6880  3239610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_3\/q
Path End       : \PlayerBT1:BUART:rx_state_2\/main_3
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3239662p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6828
-------------------------------------   ---- 
End-of-path arrival time (ps)           6828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_3\/q       macrocell13   1250   1250  3235390  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_3  macrocell12   5578   6828  3239662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_2\/q
Path End       : \PlayerBT1:BUART:rx_state_3\/main_4
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3239947p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6543
-------------------------------------   ---- 
End-of-path arrival time (ps)           6543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_2\/q       macrocell12   1250   1250  3233575  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_4  macrocell13   5293   6543  3239947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:rx_state_2\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3240079p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q  macrocell5    1250   1250  3234707  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_0      macrocell12   5161   6411  3240079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_4
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_7
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3240151p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6339
-------------------------------------   ---- 
End-of-path arrival time (ps)           6339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3238837  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_7       macrocell9    4229   6339  3240151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_3\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_3
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3240234p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_3\/q       macrocell13   1250   1250  3235390  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_3  macrocell11   5006   6256  3240234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_3\/q
Path End       : \PlayerBT1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3240254p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6236
-------------------------------------   ---- 
End-of-path arrival time (ps)           6236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_3\/q               macrocell13   1250   1250  3235390  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/main_2  macrocell14   4986   6236  3240254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/clock_0               macrocell14         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_3\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_3
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3240263p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_3\/q        macrocell13   1250   1250  3235390  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_3  macrocell15   4977   6227  3240263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:txn\/q
Path End       : \PlayerBT1:BUART:txn\/main_0
Capture Clock  : \PlayerBT1:BUART:txn\/clock_0
Path slack     : 3240496p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:txn\/q       macrocell25   1250   1250  3240496  RISE       1
\PlayerBT1:BUART:txn\/main_0  macrocell25   4744   5994  3240496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_6
Path End       : \PlayerBT1:BUART:rx_state_2\/main_5
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3240534p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3240534  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_5         macrocell12   3846   5956  3240534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_6
Path End       : \PlayerBT1:BUART:rx_state_0\/main_5
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3240552p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5938
-------------------------------------   ---- 
End-of-path arrival time (ps)           5938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3240534  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_5         macrocell11   3828   5938  3240552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_5
Path End       : \PlayerBT1:BUART:rx_state_2\/main_6
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3240674p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3240674  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_6         macrocell12   3706   5816  3240674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_5
Path End       : \PlayerBT1:BUART:rx_state_0\/main_6
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3240689p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3240674  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_6         macrocell11   3691   5801  3240689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_4
Path End       : \PlayerBT1:BUART:rx_state_3\/main_7
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3240710p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5780
-------------------------------------   ---- 
End-of-path arrival time (ps)           5780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3238837  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_7         macrocell13   3670   5780  3240710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_bitclk\/q
Path End       : \PlayerBT1:BUART:tx_state_2\/main_3
Capture Clock  : \PlayerBT1:BUART:tx_state_2\/clock_0
Path slack     : 3240816p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_bitclk\/q        macrocell18   1250   1250  3228824  RISE       1
\PlayerBT1:BUART:tx_state_2\/main_3  macrocell22   4424   5674  3240816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_bitclk\/q
Path End       : \PlayerBT1:BUART:txn\/main_5
Capture Clock  : \PlayerBT1:BUART:txn\/clock_0
Path slack     : 3240816p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_bitclk\/q  macrocell18   1250   1250  3228824  RISE       1
\PlayerBT1:BUART:txn\/main_5   macrocell25   4424   5674  3240816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_1\/q
Path End       : \PlayerBT1:BUART:tx_state_2\/main_0
Capture Clock  : \PlayerBT1:BUART:tx_state_2\/clock_0
Path slack     : 3240831p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5659
-------------------------------------   ---- 
End-of-path arrival time (ps)           5659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_1\/q       macrocell21   1250   1250  3228998  RISE       1
\PlayerBT1:BUART:tx_state_2\/main_0  macrocell22   4409   5659  3240831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_1\/q
Path End       : \PlayerBT1:BUART:txn\/main_1
Capture Clock  : \PlayerBT1:BUART:txn\/clock_0
Path slack     : 3240831p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5659
-------------------------------------   ---- 
End-of-path arrival time (ps)           5659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_1\/q  macrocell21   1250   1250  3228998  RISE       1
\PlayerBT1:BUART:txn\/main_1    macrocell25   4409   5659  3240831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_0\/q
Path End       : \PlayerBT1:BUART:tx_state_2\/main_1
Capture Clock  : \PlayerBT1:BUART:tx_state_2\/clock_0
Path slack     : 3240836p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_0\/q       macrocell20   1250   1250  3229003  RISE       1
\PlayerBT1:BUART:tx_state_2\/main_1  macrocell22   4404   5654  3240836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_0\/q
Path End       : \PlayerBT1:BUART:txn\/main_2
Capture Clock  : \PlayerBT1:BUART:txn\/clock_0
Path slack     : 3240836p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_0\/q  macrocell20   1250   1250  3229003  RISE       1
\PlayerBT1:BUART:txn\/main_2    macrocell25   4404   5654  3240836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_2\/q
Path End       : \PlayerBT1:BUART:tx_state_0\/main_3
Capture Clock  : \PlayerBT1:BUART:tx_state_0\/clock_0
Path slack     : 3240922p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_2\/q       macrocell22   1250   1250  3227269  RISE       1
\PlayerBT1:BUART:tx_state_0\/main_3  macrocell20   4318   5568  3240922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_2\/q
Path End       : \PlayerBT1:BUART:tx_state_1\/main_2
Capture Clock  : \PlayerBT1:BUART:tx_state_1\/clock_0
Path slack     : 3240922p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_2\/q       macrocell22   1250   1250  3227269  RISE       1
\PlayerBT1:BUART:tx_state_1\/main_2  macrocell21   4318   5568  3240922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241039p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q  macrocell5    1250   1250  3234707  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_0    macrocell9    4201   5451  3241039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:rx_state_3\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3241079p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q  macrocell5    1250   1250  3234707  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_0      macrocell13   4161   5411  3241079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_bitclk_enable\/q
Path End       : \PlayerBT1:BUART:rx_state_2\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3241382p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5108
-------------------------------------   ---- 
End-of-path arrival time (ps)           5108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  3238587  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_2   macrocell12   3858   5108  3241382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_bitclk_enable\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3241411p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  3238587  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_2   macrocell11   3829   5079  3241411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_5
Path End       : \PlayerBT1:BUART:rx_state_3\/main_6
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3241435p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3240674  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_6         macrocell13   2945   5055  3241435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_5
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_6
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241439p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3240674  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_6       macrocell9    2941   5051  3241439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_0\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_10
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3241506p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4984
-------------------------------------   ---- 
End-of-path arrival time (ps)           4984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_0\/q       macrocell3    1250   1250  3234165  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_10  macrocell11   3734   4984  3241506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_0\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_7
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3241514p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_0\/q       macrocell3    1250   1250  3234165  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_7  macrocell15   3726   4976  3241514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_6
Path End       : \PlayerBT1:BUART:rx_state_3\/main_5
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3241568p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3240534  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_5         macrocell13   2812   4922  3241568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_6
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_5
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241579p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3240534  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_5       macrocell9    2801   4911  3241579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_bitclk_enable\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3241714p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  3238587  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_2  macrocell15   3526   4776  3241714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_3\/q
Path End       : \PlayerBT1:BUART:rx_state_3\/main_3
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3241762p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_3\/q       macrocell13   1250   1250  3235390  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_3  macrocell13   3478   4728  3241762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_1
Path End       : \PlayerBT1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241766p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3241766  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/main_1   macrocell6    2614   4724  3241766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_1
Path End       : \PlayerBT1:BUART:pollcount_0\/main_1
Capture Clock  : \PlayerBT1:BUART:pollcount_0\/clock_0
Path slack     : 3241767p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3241766  RISE       1
\PlayerBT1:BUART:pollcount_0\/main_1        macrocell3    2613   4723  3241767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_1
Path End       : \PlayerBT1:BUART:pollcount_1\/main_1
Capture Clock  : \PlayerBT1:BUART:pollcount_1\/clock_0
Path slack     : 3241767p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3241766  RISE       1
\PlayerBT1:BUART:pollcount_1\/main_1        macrocell4    2613   4723  3241767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_2
Path End       : \PlayerBT1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241768p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3241768  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/main_0   macrocell6    2612   4722  3241768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_2
Path End       : \PlayerBT1:BUART:pollcount_0\/main_0
Capture Clock  : \PlayerBT1:BUART:pollcount_0\/clock_0
Path slack     : 3241769p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3241768  RISE       1
\PlayerBT1:BUART:pollcount_0\/main_0        macrocell3    2611   4721  3241769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_2
Path End       : \PlayerBT1:BUART:pollcount_1\/main_0
Capture Clock  : \PlayerBT1:BUART:pollcount_1\/clock_0
Path slack     : 3241769p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3241768  RISE       1
\PlayerBT1:BUART:pollcount_1\/main_0        macrocell4    2611   4721  3241769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_1\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_5
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3242025p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_1\/q       macrocell4    1250   1250  3234692  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_5  macrocell15   3215   4465  3242025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_3\/q
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_3
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242033p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_3\/q         macrocell13   1250   1250  3235390  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_3  macrocell9    3207   4457  3242033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_1\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_8
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3242033p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_1\/q      macrocell4    1250   1250  3234692  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_8  macrocell11   3207   4457  3242033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_0
Path End       : \PlayerBT1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242058p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  3242058  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/main_2   macrocell6    2322   4432  3242058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3242157p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q       macrocell11   1250   1250  3233238  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_1  macrocell11   3083   4333  3242157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:rx_state_2\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3242157p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q       macrocell11   1250   1250  3233238  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_1  macrocell12   3083   4333  3242157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_0\/q
Path End       : \PlayerBT1:BUART:pollcount_0\/main_3
Capture Clock  : \PlayerBT1:BUART:pollcount_0\/clock_0
Path slack     : 3242274p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_0\/q       macrocell3    1250   1250  3234165  RISE       1
\PlayerBT1:BUART:pollcount_0\/main_3  macrocell3    2966   4216  3242274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_0\/q
Path End       : \PlayerBT1:BUART:pollcount_1\/main_4
Capture Clock  : \PlayerBT1:BUART:pollcount_1\/clock_0
Path slack     : 3242274p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_0\/q       macrocell3    1250   1250  3234165  RISE       1
\PlayerBT1:BUART:pollcount_1\/main_4  macrocell4    2966   4216  3242274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_2\/q
Path End       : \PlayerBT1:BUART:rx_state_2\/main_4
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3242460p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_2\/q       macrocell12   1250   1250  3233575  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_4  macrocell12   2780   4030  3242460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_2\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_4
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3242474p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_2\/q       macrocell12   1250   1250  3233575  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_4  macrocell11   2766   4016  3242474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_bitclk\/q
Path End       : \PlayerBT1:BUART:tx_state_0\/main_4
Capture Clock  : \PlayerBT1:BUART:tx_state_0\/clock_0
Path slack     : 3242477p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_bitclk\/q        macrocell18   1250   1250  3228824  RISE       1
\PlayerBT1:BUART:tx_state_0\/main_4  macrocell20   2763   4013  3242477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_bitclk\/q
Path End       : \PlayerBT1:BUART:tx_state_1\/main_3
Capture Clock  : \PlayerBT1:BUART:tx_state_1\/clock_0
Path slack     : 3242477p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_bitclk\/q        macrocell18   1250   1250  3228824  RISE       1
\PlayerBT1:BUART:tx_state_1\/main_3  macrocell21   2763   4013  3242477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_2\/q
Path End       : \PlayerBT1:BUART:tx_state_2\/main_2
Capture Clock  : \PlayerBT1:BUART:tx_state_2\/clock_0
Path slack     : 3242606p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_2\/q       macrocell22   1250   1250  3227269  RISE       1
\PlayerBT1:BUART:tx_state_2\/main_2  macrocell22   2634   3884  3242606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_2\/q
Path End       : \PlayerBT1:BUART:txn\/main_4
Capture Clock  : \PlayerBT1:BUART:txn\/clock_0
Path slack     : 3242606p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_2\/q  macrocell22   1250   1250  3227269  RISE       1
\PlayerBT1:BUART:txn\/main_4    macrocell25   2634   3884  3242606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242618p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q      macrocell5    1250   1250  3234707  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/main_0  macrocell14   2622   3872  3242618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/clock_0               macrocell14         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3242619p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q  macrocell5    1250   1250  3234707  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_0     macrocell15   2621   3871  3242619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_bitclk_enable\/q
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242626p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_bitclk_enable\/q   macrocell6    1250   1250  3238587  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_2  macrocell9    2614   3864  3242626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_bitclk_enable\/q
Path End       : \PlayerBT1:BUART:rx_state_3\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3242627p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  3238587  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_2   macrocell13   2613   3863  3242627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_1\/q
Path End       : \PlayerBT1:BUART:tx_state_0\/main_0
Capture Clock  : \PlayerBT1:BUART:tx_state_0\/clock_0
Path slack     : 3242650p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_1\/q       macrocell21   1250   1250  3228998  RISE       1
\PlayerBT1:BUART:tx_state_0\/main_0  macrocell20   2590   3840  3242650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_1\/q
Path End       : \PlayerBT1:BUART:tx_state_1\/main_0
Capture Clock  : \PlayerBT1:BUART:tx_state_1\/clock_0
Path slack     : 3242650p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_1\/q       macrocell21   1250   1250  3228998  RISE       1
\PlayerBT1:BUART:tx_state_1\/main_0  macrocell21   2590   3840  3242650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_0\/q
Path End       : \PlayerBT1:BUART:tx_state_0\/main_1
Capture Clock  : \PlayerBT1:BUART:tx_state_0\/clock_0
Path slack     : 3242656p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_0\/q       macrocell20   1250   1250  3229003  RISE       1
\PlayerBT1:BUART:tx_state_0\/main_1  macrocell20   2584   3834  3242656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_0\/q
Path End       : \PlayerBT1:BUART:tx_state_1\/main_1
Capture Clock  : \PlayerBT1:BUART:tx_state_1\/clock_0
Path slack     : 3242656p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_0\/q       macrocell20   1250   1250  3229003  RISE       1
\PlayerBT1:BUART:tx_state_1\/main_1  macrocell21   2584   3834  3242656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_last\/q
Path End       : \PlayerBT1:BUART:rx_state_2\/main_9
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3242930p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_last\/clock_0                          macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_last\/q          macrocell8    1250   1250  3242930  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_9  macrocell12   2310   3560  3242930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_1\/q
Path End       : \PlayerBT1:BUART:pollcount_1\/main_2
Capture Clock  : \PlayerBT1:BUART:pollcount_1\/clock_0
Path slack     : 3242936p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_1\/q       macrocell4    1250   1250  3234692  RISE       1
\PlayerBT1:BUART:pollcount_1\/main_2  macrocell4    2304   3554  3242936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_load_fifo\/q
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3243605p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -1930
--------------------------------------------   ------- 
End-of-path required time (ps)                 3248070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_load_fifo\/q            macrocell9      1250   1250  3235702  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   3215   4465  3243605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_status_3\/q
Path End       : \PlayerBT1:BUART:sRX:RxSts\/status_3
Capture Clock  : \PlayerBT1:BUART:sRX:RxSts\/clock
Path slack     : 3244864p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                 3248430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_status_3\/q       macrocell15    1250   1250  3244864  RISE       1
\PlayerBT1:BUART:sRX:RxSts\/status_3  statusicell1   2316   3566  3244864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxSts\/clock                          statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

