Active-HDL 15.0.261.9132 2025-01-19 23:39:06

Elaboration top modules:
Verilog Module                breadboard


-------------------------------------------------------------------------------------------------
Verilog Module          | Library       | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------------
breadboard              | digital_clock |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
second1                 | digital_clock |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
second2                 | digital_clock |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
minute                  | digital_clock |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
minute2                 | digital_clock |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
hour1                   | digital_clock |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
hour2                   | digital_clock |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
month                   | digital_clock |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
date                    | digital_clock |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
day                     | digital_clock |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
year                    | digital_clock |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
-------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------
Library                 | Comment
-------------------------------------------------------------------------------------------------
digital_clock           | None
-------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+breadboard breadboard


The performance of simulation is reduced. Version Student Edition
