Starting Vivado...

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/spencer/processor-design/midterm-processor/work/project.tcl
# set projDir "/home/spencer/processor-design/midterm-processor/work/vivado"
# set projName "midterm-processor"
# set topName top
# set device xc7a100tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "/home/spencer/processor-design/midterm-processor/work/verilog/au_plus_top_0.v" "/home/spencer/processor-design/midterm-processor/work/verilog/reset_conditioner_1.v" "/home/spencer/processor-design/midterm-processor/work/verilog/cpu_2.v" "/home/spencer/processor-design/midterm-processor/work/verilog/instRom_3.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "/home/spencer/processor-design/midterm-processor/work/constraint/alchitry.xdc" "/home/spencer/Downloads/alchitry-labs-1.2.5/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 12
[Tue Oct 12 02:09:20 2021] Launched synth_1...
Run output will be captured here: /home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Oct 12 02:09:20 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_plus_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_plus_top_0.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_plus_top_0.tcl -notrace
Command: synth_design -top au_plus_top_0 -part xc7a100tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13204
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 2108 ; free virtual = 10704
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_plus_top_0' [/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.srcs/sources_1/imports/verilog/au_plus_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'cpu_2' [/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.srcs/sources_1/imports/verilog/cpu_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'instRom_3' [/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.srcs/sources_1/imports/verilog/instRom_3.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.srcs/sources_1/imports/verilog/instRom_3.v:17]
INFO: [Synth 8-6155] done synthesizing module 'instRom_3' (2#1) [/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.srcs/sources_1/imports/verilog/instRom_3.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.srcs/sources_1/imports/verilog/cpu_2.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cpu_2' (3#1) [/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.srcs/sources_1/imports/verilog/cpu_2.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_plus_top_0' (4#1) [/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.srcs/sources_1/imports/verilog/au_plus_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 1278 ; free virtual = 9875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 1275 ; free virtual = 9872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 1275 ; free virtual = 9872
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 1268 ; free virtual = 9865
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/spencer/processor-design/midterm-processor/work/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/spencer/processor-design/midterm-processor/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/spencer/processor-design/midterm-processor/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_plus_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_plus_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/spencer/Downloads/alchitry-labs-1.2.5/library/components/au.xdc]
Finished Parsing XDC File [/home/spencer/Downloads/alchitry-labs-1.2.5/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.910 ; gain = 0.000 ; free physical = 1978 ; free virtual = 10575
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.910 ; gain = 0.000 ; free physical = 1978 ; free virtual = 10575
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.910 ; gain = 63.887 ; free physical = 2043 ; free virtual = 10640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.910 ; gain = 63.887 ; free physical = 2043 ; free virtual = 10640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.910 ; gain = 63.887 ; free physical = 2043 ; free virtual = 10640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2557.910 ; gain = 63.887 ; free physical = 2033 ; free virtual = 10631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 4     
	   3 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	  16 Input  128 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 2557.910 ; gain = 63.887 ; free physical = 2026 ; free virtual = 10631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|instRom_3   | inst       | 32x16         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 2557.910 ; gain = 63.887 ; free physical = 1920 ; free virtual = 10524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 2696.152 ; gain = 202.129 ; free physical = 1670 ; free virtual = 10273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 2696.152 ; gain = 202.129 ; free physical = 1670 ; free virtual = 10273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 2696.152 ; gain = 202.129 ; free physical = 1670 ; free virtual = 10273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 2696.152 ; gain = 202.129 ; free physical = 1670 ; free virtual = 10273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 2696.152 ; gain = 202.129 ; free physical = 1670 ; free virtual = 10273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 2696.152 ; gain = 202.129 ; free physical = 1670 ; free virtual = 10273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 2696.152 ; gain = 202.129 ; free physical = 1670 ; free virtual = 10273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 2696.152 ; gain = 202.129 ; free physical = 1670 ; free virtual = 10273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     9|
|4     |LUT2   |    37|
|5     |LUT3   |    17|
|6     |LUT4   |    57|
|7     |LUT5   |   117|
|8     |LUT6   |   404|
|9     |FDRE   |   136|
|10    |FDSE   |     4|
|11    |IBUF   |     3|
|12    |OBUF   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 2696.152 ; gain = 202.129 ; free physical = 1670 ; free virtual = 10273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 2696.152 ; gain = 138.242 ; free physical = 1723 ; free virtual = 10326
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 2696.160 ; gain = 202.129 ; free physical = 1723 ; free virtual = 10326
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.090 ; gain = 0.000 ; free physical = 1764 ; free virtual = 10367
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.074 ; gain = 0.000 ; free physical = 1752 ; free virtual = 10354
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9c9e14a3
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:37 . Memory (MB): peak = 2737.074 ; gain = 243.195 ; free physical = 2121 ; free virtual = 10724
INFO: [Common 17-1381] The checkpoint '/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.runs/synth_1/au_plus_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_plus_top_0_utilization_synth.rpt -pb au_plus_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 12 02:11:06 2021...
[Tue Oct 12 02:11:09 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:51 ; elapsed = 00:01:49 . Memory (MB): peak = 2494.051 ; gain = 0.000 ; free physical = 2953 ; free virtual = 11550
# launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Oct 12 02:11:09 2021] Launched impl_1...
Run output will be captured here: /home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Oct 12 02:11:09 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log au_plus_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_plus_top_0.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_plus_top_0.tcl -notrace
Command: link_design -top au_plus_top_0 -part xc7a100tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2493.020 ; gain = 0.000 ; free physical = 2409 ; free virtual = 11006
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/spencer/processor-design/midterm-processor/work/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/spencer/processor-design/midterm-processor/work/constraint/alchitry.xdc]
Parsing XDC File [/home/spencer/Downloads/alchitry-labs-1.2.5/library/components/au.xdc]
Finished Parsing XDC File [/home/spencer/Downloads/alchitry-labs-1.2.5/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.902 ; gain = 0.000 ; free physical = 2303 ; free virtual = 10899
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2612.934 ; gain = 64.031 ; free physical = 2290 ; free virtual = 10887

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f0051a9b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2658.746 ; gain = 45.812 ; free physical = 1906 ; free virtual = 10503

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fbcca802

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2837.715 ; gain = 0.000 ; free physical = 1732 ; free virtual = 10329
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 8 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fbcca802

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2837.715 ; gain = 0.000 ; free physical = 1732 ; free virtual = 10329
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7a943a07

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2837.715 ; gain = 0.000 ; free physical = 1732 ; free virtual = 10329
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 7a943a07

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2837.715 ; gain = 0.000 ; free physical = 1732 ; free virtual = 10329
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 7a943a07

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2837.715 ; gain = 0.000 ; free physical = 1732 ; free virtual = 10329
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 7a943a07

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2837.715 ; gain = 0.000 ; free physical = 1732 ; free virtual = 10329
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               8  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.715 ; gain = 0.000 ; free physical = 1732 ; free virtual = 10329
Ending Logic Optimization Task | Checksum: 13766fe87

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2837.715 ; gain = 0.000 ; free physical = 1732 ; free virtual = 10329

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13766fe87

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2837.715 ; gain = 0.000 ; free physical = 1732 ; free virtual = 10329

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13766fe87

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.715 ; gain = 0.000 ; free physical = 1732 ; free virtual = 10329

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.715 ; gain = 0.000 ; free physical = 1732 ; free virtual = 10329
Ending Netlist Obfuscation Task | Checksum: 13766fe87

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.715 ; gain = 0.000 ; free physical = 1732 ; free virtual = 10329
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2837.715 ; gain = 288.812 ; free physical = 1732 ; free virtual = 10329
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2877.734 ; gain = 0.000 ; free physical = 1730 ; free virtual = 10327
INFO: [Common 17-1381] The checkpoint '/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.runs/impl_1/au_plus_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_plus_top_0_drc_opted.rpt -pb au_plus_top_0_drc_opted.pb -rpx au_plus_top_0_drc_opted.rpx
Command: report_drc -file au_plus_top_0_drc_opted.rpt -pb au_plus_top_0_drc_opted.pb -rpx au_plus_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.runs/impl_1/au_plus_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1653 ; free virtual = 10250
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f3b6fbe4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1653 ; free virtual = 10250
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1653 ; free virtual = 10250

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17987b821

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1686 ; free virtual = 10280

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1869b2ce1

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1702 ; free virtual = 10296

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1869b2ce1

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1702 ; free virtual = 10296
Phase 1 Placer Initialization | Checksum: 1869b2ce1

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1701 ; free virtual = 10295

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c89206ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1696 ; free virtual = 10289

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d7de0df2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1697 ; free virtual = 10290

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d7de0df2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1697 ; free virtual = 10290

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 27 LUTNM shape to break, 9 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 11, two critical 16, total 27, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 29 nets or LUTs. Breaked 27 LUTs, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1676 ; free virtual = 10273

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           27  |              2  |                    29  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           27  |              2  |                    29  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 206a3ea9c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1676 ; free virtual = 10273
Phase 2.4 Global Placement Core | Checksum: 2198fb98e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1675 ; free virtual = 10272
Phase 2 Global Placement | Checksum: 2198fb98e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1675 ; free virtual = 10272

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f17fe843

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1675 ; free virtual = 10273

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a8732b2b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1673 ; free virtual = 10271

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16b3bb642

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1673 ; free virtual = 10271

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23bf3016b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1673 ; free virtual = 10271

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1e63ab637

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1672 ; free virtual = 10270

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d1f1446d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1670 ; free virtual = 10267

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b877acf7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1670 ; free virtual = 10268

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 219747ca0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1670 ; free virtual = 10268
Phase 3 Detail Placement | Checksum: 219747ca0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1670 ; free virtual = 10268

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22e315b8e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.330 | TNS=-36.937 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b024aa5d

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1670 ; free virtual = 10268
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b69fb8ce

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1670 ; free virtual = 10268
Phase 4.1.1.1 BUFG Insertion | Checksum: 22e315b8e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1670 ; free virtual = 10268

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.198. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 255fa4e4e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1663 ; free virtual = 10261

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1663 ; free virtual = 10261
Phase 4.1 Post Commit Optimization | Checksum: 255fa4e4e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1663 ; free virtual = 10261

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 255fa4e4e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1664 ; free virtual = 10261

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 255fa4e4e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1664 ; free virtual = 10261
Phase 4.3 Placer Reporting | Checksum: 255fa4e4e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1664 ; free virtual = 10261

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1664 ; free virtual = 10261

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1664 ; free virtual = 10261
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28e3c352e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1664 ; free virtual = 10261
Ending Placer Task | Checksum: 1b9ff6a92

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1664 ; free virtual = 10261
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1691 ; free virtual = 10289
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1686 ; free virtual = 10285
INFO: [Common 17-1381] The checkpoint '/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.runs/impl_1/au_plus_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_plus_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1682 ; free virtual = 10280
INFO: [runtcl-4] Executing : report_utilization -file au_plus_top_0_utilization_placed.rpt -pb au_plus_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_plus_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1686 ; free virtual = 10284
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1654 ; free virtual = 10253
INFO: [Common 17-1381] The checkpoint '/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.runs/impl_1/au_plus_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d08a815b ConstDB: 0 ShapeSum: e974e937 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ab583aeb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1501 ; free virtual = 10099
Post Restoration Checksum: NetGraph: 837f9781 NumContArr: 27d8a36a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ab583aeb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1503 ; free virtual = 10101

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ab583aeb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1468 ; free virtual = 10066

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ab583aeb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3070.727 ; gain = 0.000 ; free physical = 1468 ; free virtual = 10066
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1323bb911

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3088.668 ; gain = 17.941 ; free physical = 1458 ; free virtual = 10056
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.366  | TNS=0.000  | WHS=-0.060 | THS=-0.116 |

Phase 2 Router Initialization | Checksum: 1529af34a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3088.668 ; gain = 17.941 ; free physical = 1458 ; free virtual = 10056

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 780
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 780
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1529af34a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3090.090 ; gain = 19.363 ; free physical = 1454 ; free virtual = 10052
Phase 3 Initial Routing | Checksum: 11bae42d4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3090.090 ; gain = 19.363 ; free physical = 1457 ; free virtual = 10055

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 917
 Number of Nodes with overlaps = 456
 Number of Nodes with overlaps = 248
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.085 | TNS=-44.401| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d9b94c2c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 3090.090 ; gain = 19.363 ; free physical = 1449 ; free virtual = 10047

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 468
 Number of Nodes with overlaps = 305
 Number of Nodes with overlaps = 194
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.585 | TNS=-4.462 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12e9cdf48

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 3090.090 ; gain = 19.363 ; free physical = 1462 ; free virtual = 10059

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 297
 Number of Nodes with overlaps = 175
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.181 | TNS=-0.702 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 4e4126e3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 3090.090 ; gain = 19.363 ; free physical = 1460 ; free virtual = 10058

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 323
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.192 | TNS=-0.371 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1a71f4701

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 3090.090 ; gain = 19.363 ; free physical = 1452 ; free virtual = 10050
Phase 4 Rip-up And Reroute | Checksum: 1a71f4701

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 3090.090 ; gain = 19.363 ; free physical = 1452 ; free virtual = 10050

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d506a36b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 3090.090 ; gain = 19.363 ; free physical = 1452 ; free virtual = 10050
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.102 | TNS=-0.207 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1027f0991

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 3099.090 ; gain = 28.363 ; free physical = 1446 ; free virtual = 10044

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1027f0991

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 3099.090 ; gain = 28.363 ; free physical = 1446 ; free virtual = 10044
Phase 5 Delay and Skew Optimization | Checksum: 1027f0991

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 3099.090 ; gain = 28.363 ; free physical = 1446 ; free virtual = 10044

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1afe952c9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 3099.090 ; gain = 28.363 ; free physical = 1446 ; free virtual = 10044
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.078 | TNS=-0.141 | WHS=0.242  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1afe952c9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 3099.090 ; gain = 28.363 ; free physical = 1446 ; free virtual = 10044
Phase 6 Post Hold Fix | Checksum: 1afe952c9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 3099.090 ; gain = 28.363 ; free physical = 1446 ; free virtual = 10044

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.273491 %
  Global Horizontal Routing Utilization  = 0.342001 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1978bab67

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 3099.090 ; gain = 28.363 ; free physical = 1446 ; free virtual = 10044

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1978bab67

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 3101.090 ; gain = 30.363 ; free physical = 1445 ; free virtual = 10043

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f3c2c97d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 3133.105 ; gain = 62.379 ; free physical = 1446 ; free virtual = 10043

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.078 | TNS=-0.141 | WHS=0.242  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f3c2c97d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 3133.105 ; gain = 62.379 ; free physical = 1446 ; free virtual = 10043
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 3133.105 ; gain = 62.379 ; free physical = 1492 ; free virtual = 10090

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 3133.105 ; gain = 62.379 ; free physical = 1492 ; free virtual = 10090
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3133.105 ; gain = 0.000 ; free physical = 1488 ; free virtual = 10087
INFO: [Common 17-1381] The checkpoint '/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.runs/impl_1/au_plus_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_plus_top_0_drc_routed.rpt -pb au_plus_top_0_drc_routed.pb -rpx au_plus_top_0_drc_routed.rpx
Command: report_drc -file au_plus_top_0_drc_routed.rpt -pb au_plus_top_0_drc_routed.pb -rpx au_plus_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.runs/impl_1/au_plus_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_plus_top_0_methodology_drc_routed.rpt -pb au_plus_top_0_methodology_drc_routed.pb -rpx au_plus_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_plus_top_0_methodology_drc_routed.rpt -pb au_plus_top_0_methodology_drc_routed.pb -rpx au_plus_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.runs/impl_1/au_plus_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_plus_top_0_power_routed.rpt -pb au_plus_top_0_power_summary_routed.pb -rpx au_plus_top_0_power_routed.rpx
Command: report_power -file au_plus_top_0_power_routed.rpt -pb au_plus_top_0_power_summary_routed.pb -rpx au_plus_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_plus_top_0_route_status.rpt -pb au_plus_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_plus_top_0_timing_summary_routed.rpt -pb au_plus_top_0_timing_summary_routed.pb -rpx au_plus_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_plus_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_plus_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_plus_top_0_bus_skew_routed.rpt -pb au_plus_top_0_bus_skew_routed.pb -rpx au_plus_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force au_plus_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 25800640 bits.
Writing bitstream ./au_plus_top_0.bit...
Writing bitstream ./au_plus_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/spencer/processor-design/midterm-processor/work/vivado/midterm-processor/midterm-processor.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct 12 02:12:26 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3449.809 ; gain = 224.352 ; free physical = 1457 ; free virtual = 10057
INFO: [Common 17-206] Exiting Vivado at Tue Oct 12 02:12:26 2021...
[Tue Oct 12 02:12:27 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:02:01 ; elapsed = 00:01:18 . Memory (MB): peak = 2494.051 ; gain = 0.000 ; free physical = 2921 ; free virtual = 11521
INFO: [Common 17-206] Exiting Vivado at Tue Oct 12 02:12:27 2021...
Vivado exited.

Finished building project.
