# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"testbench_top_time_impl.v" \
"../../../../../Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" \
"../../../../../Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" \
"../../../../../Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" \
"../../../../../Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" \
"../../../../../Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" \

# Do not sort compile order
nosort
