module half_adder (
  input a,b,
  output sum,carry);
  
  // gate level modeling
  xor (sum,a,b);
  and (carry,a,b);
endmodule