

================================================================
== Vivado HLS Report for 'cifar_10'
================================================================
* Date:           Mon Jan  6 15:37:11 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR_10
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    12.592|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%connect_0_V_V = alloca i32, align 4" [CIFAR_10_wrapper.cpp:13]   --->   Operation 29 'alloca' 'connect_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%connect_1_V_V = alloca i32, align 4" [CIFAR_10_wrapper.cpp:13]   --->   Operation 30 'alloca' 'connect_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%connect_2_V_V = alloca i32, align 4" [CIFAR_10_wrapper.cpp:13]   --->   Operation 31 'alloca' 'connect_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%connect_3_V_V = alloca i32, align 4" [CIFAR_10_wrapper.cpp:13]   --->   Operation 32 'alloca' 'connect_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%connect_4_V_V = alloca i32, align 4" [CIFAR_10_wrapper.cpp:13]   --->   Operation 33 'alloca' 'connect_4_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%connect_5_V_V = alloca i32, align 4" [CIFAR_10_wrapper.cpp:13]   --->   Operation 34 'alloca' 'connect_5_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%connect_6_V_V = alloca i32, align 4" [CIFAR_10_wrapper.cpp:13]   --->   Operation 35 'alloca' 'connect_6_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%connect_7_V_V = alloca i32, align 4" [CIFAR_10_wrapper.cpp:13]   --->   Operation 36 'alloca' 'connect_7_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%connect_8_V_V = alloca i32, align 4" [CIFAR_10_wrapper.cpp:13]   --->   Operation 37 'alloca' 'connect_8_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%connect_9_V_V = alloca i32, align 4" [CIFAR_10_wrapper.cpp:13]   --->   Operation 38 'alloca' 'connect_9_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%connect_10_V_V = alloca i32, align 4" [CIFAR_10_wrapper.cpp:13]   --->   Operation 39 'alloca' 'connect_10_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%connect_11_V_V = alloca i32, align 4" [CIFAR_10_wrapper.cpp:13]   --->   Operation 40 'alloca' 'connect_11_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.00ns)   --->   "call fastcc void @AXI_DMA_SLAVE(i32* %in_stream_V_data_V, i1* %in_stream_V_last, i32* %connect_0_V_V)" [CIFAR_10_wrapper.cpp:31]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @AXI_DMA_SLAVE(i32* %in_stream_V_data_V, i1* %in_stream_V_last, i32* %connect_0_V_V)" [CIFAR_10_wrapper.cpp:31]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (0.00ns)   --->   "call fastcc void @SCIG(i32* %connect_0_V_V, i32* %connect_1_V_V)" [CIFAR_10_wrapper.cpp:32]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (0.00ns)   --->   "call fastcc void @SCIG(i32* %connect_0_V_V, i32* %connect_1_V_V)" [CIFAR_10_wrapper.cpp:32]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 45 [2/2] (0.00ns)   --->   "call fastcc void @"SMM<1u, 75u, 32u>"(i32* %connect_1_V_V, i32* %connect_2_V_V)" [CIFAR_10_wrapper.cpp:33]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 46 [1/2] (0.00ns)   --->   "call fastcc void @"SMM<1u, 75u, 32u>"(i32* %connect_1_V_V, i32* %connect_2_V_V)" [CIFAR_10_wrapper.cpp:33]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 47 [2/2] (0.00ns)   --->   "call fastcc void @"pool<2u, 32u, 32u>"(i32* %connect_2_V_V, i32* %connect_3_V_V)" [CIFAR_10_wrapper.cpp:34]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 48 [1/2] (0.00ns)   --->   "call fastcc void @"pool<2u, 32u, 32u>"(i32* %connect_2_V_V, i32* %connect_3_V_V)" [CIFAR_10_wrapper.cpp:34]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 49 [2/2] (0.00ns)   --->   "call fastcc void @SCIG.2(i32* %connect_3_V_V, i32* %connect_4_V_V)" [CIFAR_10_wrapper.cpp:35]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 50 [1/2] (0.00ns)   --->   "call fastcc void @SCIG.2(i32* %connect_3_V_V, i32* %connect_4_V_V)" [CIFAR_10_wrapper.cpp:35]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 51 [2/2] (0.00ns)   --->   "call fastcc void @"SMM<1u, 800u, 32u>"(i32* %connect_4_V_V, i32* %connect_5_V_V)" [CIFAR_10_wrapper.cpp:36]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 52 [1/2] (0.00ns)   --->   "call fastcc void @"SMM<1u, 800u, 32u>"(i32* %connect_4_V_V, i32* %connect_5_V_V)" [CIFAR_10_wrapper.cpp:36]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 53 [2/2] (0.00ns)   --->   "call fastcc void @"pool<2u, 32u, 16u>"(i32* %connect_5_V_V, i32* %connect_6_V_V)" [CIFAR_10_wrapper.cpp:37]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 54 [1/2] (0.00ns)   --->   "call fastcc void @"pool<2u, 32u, 16u>"(i32* %connect_5_V_V, i32* %connect_6_V_V)" [CIFAR_10_wrapper.cpp:37]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 55 [2/2] (0.00ns)   --->   "call fastcc void @SCIG.1(i32* %connect_6_V_V, i32* %connect_7_V_V)" [CIFAR_10_wrapper.cpp:38]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 56 [1/2] (0.00ns)   --->   "call fastcc void @SCIG.1(i32* %connect_6_V_V, i32* %connect_7_V_V)" [CIFAR_10_wrapper.cpp:38]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 57 [2/2] (0.00ns)   --->   "call fastcc void @"SMM<1u, 800u, 64u>"(i32* %connect_7_V_V, i32* %connect_8_V_V)" [CIFAR_10_wrapper.cpp:39]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 58 [1/2] (0.00ns)   --->   "call fastcc void @"SMM<1u, 800u, 64u>"(i32* %connect_7_V_V, i32* %connect_8_V_V)" [CIFAR_10_wrapper.cpp:39]   --->   Operation 58 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 59 [2/2] (0.00ns)   --->   "call fastcc void @"pool<2u, 64u, 8u>"(i32* %connect_8_V_V, i32* %connect_9_V_V)" [CIFAR_10_wrapper.cpp:40]   --->   Operation 59 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 60 [1/2] (0.00ns)   --->   "call fastcc void @"pool<2u, 64u, 8u>"(i32* %connect_8_V_V, i32* %connect_9_V_V)" [CIFAR_10_wrapper.cpp:40]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 61 [2/2] (0.00ns)   --->   "call fastcc void @"FC<1u, 1024u, 64u>"(i32* %connect_9_V_V, i32* %connect_10_V_V)" [CIFAR_10_wrapper.cpp:41]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 62 [1/2] (0.00ns)   --->   "call fastcc void @"FC<1u, 1024u, 64u>"(i32* %connect_9_V_V, i32* %connect_10_V_V)" [CIFAR_10_wrapper.cpp:41]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 63 [2/2] (0.00ns)   --->   "call fastcc void @"FC<1u, 64u, 10u>"(i32* %connect_10_V_V, i32* %connect_11_V_V)" [CIFAR_10_wrapper.cpp:42]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 64 [1/2] (0.00ns)   --->   "call fastcc void @"FC<1u, 64u, 10u>"(i32* %connect_10_V_V, i32* %connect_11_V_V)" [CIFAR_10_wrapper.cpp:42]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 65 [2/2] (0.00ns)   --->   "call fastcc void @AXI_DMA_MASTER(i32* %connect_11_V_V, i32* %out_stream_V_data_V, i1* %out_stream_V_last)" [CIFAR_10_wrapper.cpp:43]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @AXI_DMA_MASTER(i32* %connect_11_V_V, i32* %out_stream_V_data_V, i1* %out_stream_V_last)" [CIFAR_10_wrapper.cpp:43]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [CIFAR_10_wrapper.cpp:7]   --->   Operation 67 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V_data_V), !map !75"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last), !map !81"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_V_data_V), !map !85"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_V_last), !map !89"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @cifar_10_str) nounwind"   --->   Operation 72 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 73 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @connect_0_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str133, [1 x i8]* @p_str133, i32 50, i32 50, i32* %connect_0_V_V, i32* %connect_0_V_V)"   --->   Operation 73 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str134, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str136, [1 x i8]* @p_str137, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str138, [1 x i8]* @p_str139)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 75 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @connect_1_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str140, [1 x i8]* @p_str140, i32 50, i32 50, i32* %connect_1_V_V, i32* %connect_1_V_V)"   --->   Operation 75 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str141, i32 0, i32 0, [1 x i8]* @p_str142, [1 x i8]* @p_str143, [1 x i8]* @p_str144, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str145, [1 x i8]* @p_str146)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 77 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @connect_2_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str147, [1 x i8]* @p_str147, i32 2, i32 2, i32* %connect_2_V_V, i32* %connect_2_V_V)"   --->   Operation 77 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str148, i32 0, i32 0, [1 x i8]* @p_str149, [1 x i8]* @p_str150, [1 x i8]* @p_str151, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str152, [1 x i8]* @p_str153)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 79 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @connect_3_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str154, [1 x i8]* @p_str154, i32 50, i32 50, i32* %connect_3_V_V, i32* %connect_3_V_V)"   --->   Operation 79 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str155, i32 0, i32 0, [1 x i8]* @p_str156, [1 x i8]* @p_str157, [1 x i8]* @p_str158, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str159, [1 x i8]* @p_str160)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 81 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @connect_4_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str161, [1 x i8]* @p_str161, i32 50, i32 50, i32* %connect_4_V_V, i32* %connect_4_V_V)"   --->   Operation 81 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str162, i32 0, i32 0, [1 x i8]* @p_str163, [1 x i8]* @p_str164, [1 x i8]* @p_str165, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str166, [1 x i8]* @p_str167)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 83 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @connect_5_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str168, [1 x i8]* @p_str168, i32 2, i32 2, i32* %connect_5_V_V, i32* %connect_5_V_V)"   --->   Operation 83 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str169, i32 0, i32 0, [1 x i8]* @p_str170, [1 x i8]* @p_str171, [1 x i8]* @p_str172, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str173, [1 x i8]* @p_str174)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 85 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @connect_6_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str175, [1 x i8]* @p_str175, i32 50, i32 50, i32* %connect_6_V_V, i32* %connect_6_V_V)"   --->   Operation 85 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str176, i32 0, i32 0, [1 x i8]* @p_str177, [1 x i8]* @p_str178, [1 x i8]* @p_str179, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str180, [1 x i8]* @p_str181)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 87 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @connect_7_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str182, [1 x i8]* @p_str182, i32 50, i32 50, i32* %connect_7_V_V, i32* %connect_7_V_V)"   --->   Operation 87 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str183, i32 0, i32 0, [1 x i8]* @p_str184, [1 x i8]* @p_str185, [1 x i8]* @p_str186, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str187, [1 x i8]* @p_str188)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 89 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @connect_8_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str189, [1 x i8]* @p_str189, i32 2, i32 2, i32* %connect_8_V_V, i32* %connect_8_V_V)"   --->   Operation 89 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str190, i32 0, i32 0, [1 x i8]* @p_str191, [1 x i8]* @p_str192, [1 x i8]* @p_str193, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str194, [1 x i8]* @p_str195)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 91 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @connect_9_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str196, [1 x i8]* @p_str196, i32 50, i32 50, i32* %connect_9_V_V, i32* %connect_9_V_V)"   --->   Operation 91 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str197, i32 0, i32 0, [1 x i8]* @p_str198, [1 x i8]* @p_str199, [1 x i8]* @p_str200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str201, [1 x i8]* @p_str202)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 93 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @connect_10_OC_V_OC_V, i32 1, [1 x i8]* @p_str203, [1 x i8]* @p_str203, i32 50, i32 50, i32* %connect_10_V_V, i32* %connect_10_V_V)"   --->   Operation 93 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str204, i32 0, i32 0, [1 x i8]* @p_str205, [1 x i8]* @p_str206, [1 x i8]* @p_str207, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str208, [1 x i8]* @p_str209)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 95 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @connect_11_OC_V_OC_V, i32 1, [1 x i8]* @p_str210, [1 x i8]* @p_str210, i32 50, i32 50, i32* %connect_11_V_V, i32* %connect_11_V_V)"   --->   Operation 95 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 0, [1 x i8]* @p_str212, [1 x i8]* @p_str213, [1 x i8]* @p_str214, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str215, [1 x i8]* @p_str216)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_data_V, i1* %in_stream_V_last, [5 x i8]* @p_str10, i32 1, i32 1, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [CIFAR_10_wrapper.cpp:8]   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_data_V, i1* %out_stream_V_last, [5 x i8]* @p_str10, i32 1, i32 1, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [CIFAR_10_wrapper.cpp:9]   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [CIFAR_10_wrapper.cpp:10]   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 100 [1/1] (0.00ns)   --->   "ret void" [CIFAR_10_wrapper.cpp:45]   --->   Operation 100 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
