Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  5 16:43:39 2020
| Host         : DESKTOP-L8325QD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (23)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.414        0.000                      0                  377        0.231        0.000                      0                  377        4.500        0.000                       0                   147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.414        0.000                      0                  377        0.231        0.000                      0                  377        4.500        0.000                       0                   147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_temp_a_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 0.668ns (16.225%)  route 3.449ns (83.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.612     5.196    clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.518     5.714 r  FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=155, routed)         2.081     7.795    M_state_q[0]
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.150     7.945 r  M_temp_a_q[15]_i_1/O
                         net (fo=16, routed)          1.368     9.313    M_temp_a_d
    SLICE_X61Y72         FDRE                                         r  M_temp_a_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.494    14.898    clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  M_temp_a_q_reg[10]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X61Y72         FDRE (Setup_fdre_C_CE)      -0.407    14.728    M_temp_a_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_temp_a_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 0.668ns (16.225%)  route 3.449ns (83.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.612     5.196    clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.518     5.714 r  FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=155, routed)         2.081     7.795    M_state_q[0]
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.150     7.945 r  M_temp_a_q[15]_i_1/O
                         net (fo=16, routed)          1.368     9.313    M_temp_a_d
    SLICE_X61Y72         FDRE                                         r  M_temp_a_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.494    14.898    clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  M_temp_a_q_reg[14]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X61Y72         FDRE (Setup_fdre_C_CE)      -0.407    14.728    M_temp_a_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_temp_a_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.668ns (16.303%)  route 3.429ns (83.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.612     5.196    clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.518     5.714 r  FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=155, routed)         2.081     7.795    M_state_q[0]
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.150     7.945 r  M_temp_a_q[15]_i_1/O
                         net (fo=16, routed)          1.348     9.294    M_temp_a_d
    SLICE_X65Y72         FDRE                                         r  M_temp_a_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.495    14.899    clk_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  M_temp_a_q_reg[12]/C
                         clock pessimism              0.258    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X65Y72         FDRE (Setup_fdre_C_CE)      -0.407    14.715    M_temp_a_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.116ns (26.133%)  route 3.154ns (73.867%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.554     5.138    seg/ctr/CLK
    SLICE_X55Y64         FDRE                                         r  seg/ctr/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.419     5.557 f  seg/ctr/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.819     6.376    seg/ctr/M_ctr_q[5]
    SLICE_X55Y64         LUT4 (Prop_lut4_I1_O)        0.297     6.673 r  seg/ctr/M_ctr_q[17]_i_5/O
                         net (fo=1, routed)           0.548     7.222    seg/ctr/M_ctr_q[17]_i_5_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I4_O)        0.124     7.346 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=1, routed)           0.296     7.642    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.766 r  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=18, routed)          1.051     8.817    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X55Y64         LUT2 (Prop_lut2_I0_O)        0.152     8.969 r  seg/ctr/M_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.440     9.408    seg/ctr/M_ctr_d[0]
    SLICE_X54Y64         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.437    14.841    seg/ctr/CLK
    SLICE_X54Y64         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
                         clock pessimism              0.275    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X54Y64         FDRE (Setup_fdre_C_D)       -0.228    14.853    seg/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_temp_a_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 0.668ns (16.225%)  route 3.449ns (83.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.612     5.196    clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.518     5.714 r  FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=155, routed)         2.081     7.795    M_state_q[0]
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.150     7.945 r  M_temp_a_q[15]_i_1/O
                         net (fo=16, routed)          1.368     9.313    M_temp_a_d
    SLICE_X60Y72         FDRE                                         r  M_temp_a_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.494    14.898    clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  M_temp_a_q_reg[13]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X60Y72         FDRE (Setup_fdre_C_CE)      -0.371    14.764    M_temp_a_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 M_timer_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.996ns (22.061%)  route 3.519ns (77.939%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.614     5.198    clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  M_timer_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.518     5.716 r  M_timer_q_reg[29]/Q
                         net (fo=93, routed)          2.755     8.471    M_timer_q[29]
    SLICE_X59Y67         LUT2 (Prop_lut2_I1_O)        0.152     8.623 r  FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=3, routed)           0.764     9.387    FSM_sequential_M_state_q[1]_i_2_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I0_O)        0.326     9.713 r  FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     9.713    FSM_sequential_M_state_q[1]_i_1_n_0
    SLICE_X60Y70         FDRE                                         r  FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.497    14.901    clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X60Y70         FDRE (Setup_fdre_C_D)        0.081    15.219    FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_temp_a_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.668ns (16.909%)  route 3.282ns (83.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.612     5.196    clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.518     5.714 r  FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=155, routed)         2.081     7.795    M_state_q[0]
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.150     7.945 r  M_temp_a_q[15]_i_1/O
                         net (fo=16, routed)          1.201     9.146    M_temp_a_d
    SLICE_X63Y73         FDRE                                         r  M_temp_a_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.494    14.898    clk_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  M_temp_a_q_reg[11]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X63Y73         FDRE (Setup_fdre_C_CE)      -0.407    14.714    M_temp_a_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_temp_a_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.668ns (16.909%)  route 3.282ns (83.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.612     5.196    clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.518     5.714 r  FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=155, routed)         2.081     7.795    M_state_q[0]
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.150     7.945 r  M_temp_a_q[15]_i_1/O
                         net (fo=16, routed)          1.201     9.146    M_temp_a_d
    SLICE_X63Y73         FDRE                                         r  M_temp_a_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.494    14.898    clk_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  M_temp_a_q_reg[15]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X63Y73         FDRE (Setup_fdre_C_CE)      -0.407    14.714    M_temp_a_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_temp_a_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.668ns (16.909%)  route 3.282ns (83.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.612     5.196    clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.518     5.714 r  FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=155, routed)         2.081     7.795    M_state_q[0]
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.150     7.945 r  M_temp_a_q[15]_i_1/O
                         net (fo=16, routed)          1.201     9.146    M_temp_a_d
    SLICE_X62Y73         FDRE                                         r  M_temp_a_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.494    14.898    clk_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  M_temp_a_q_reg[6]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X62Y73         FDRE (Setup_fdre_C_CE)      -0.407    14.714    M_temp_a_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_temp_a_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.668ns (17.098%)  route 3.239ns (82.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.612     5.196    clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.518     5.714 r  FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=155, routed)         2.081     7.795    M_state_q[0]
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.150     7.945 r  M_temp_a_q[15]_i_1/O
                         net (fo=16, routed)          1.158     9.103    M_temp_a_d
    SLICE_X64Y73         FDRE                                         r  M_temp_a_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.494    14.898    clk_IBUF_BUFG
    SLICE_X64Y73         FDRE                                         r  M_temp_a_q_reg[7]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X64Y73         FDRE (Setup_fdre_C_CE)      -0.371    14.750    M_temp_a_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  5.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.059%)  route 0.170ns (50.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.560     1.504    reset_cond/CLK
    SLICE_X54Y65         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.170     1.838    reset_cond/M_stage_d[3]
    SLICE_X57Y67         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.826     2.016    reset_cond/CLK
    SLICE_X57Y67         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X57Y67         FDSE (Hold_fdse_C_D)         0.070     1.607    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 M_timer_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_timer_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.585     1.529    clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  M_timer_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.164     1.693 f  M_timer_q_reg[29]/Q
                         net (fo=93, routed)          0.175     1.868    M_timer_q[29]
    SLICE_X60Y68         LUT5 (Prop_lut5_I2_O)        0.043     1.911 r  M_timer_q[29]_i_2/O
                         net (fo=1, routed)           0.000     1.911    M_timer_d0_in[29]
    SLICE_X60Y68         FDRE                                         r  M_timer_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.853     2.042    clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  M_timer_q_reg[29]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X60Y68         FDRE (Hold_fdre_C_D)         0.133     1.662    M_timer_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 M_timera_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_timera_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  M_timera_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 f  M_timera_q_reg[0]/Q
                         net (fo=2, routed)           0.168     1.843    M_timera_q_reg_n_0_[0]
    SLICE_X63Y62         LUT5 (Prop_lut5_I4_O)        0.045     1.888 r  M_timera_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.888    M_timera_q[0]_i_1_n_0
    SLICE_X63Y62         FDRE                                         r  M_timera_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.859     2.049    clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  M_timera_q_reg[0]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.091     1.625    M_timera_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.004%)  route 0.200ns (54.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.560     1.504    reset_cond/CLK
    SLICE_X54Y63         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.200     1.868    reset_cond/M_stage_d[2]
    SLICE_X54Y65         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.828     2.018    reset_cond/CLK
    SLICE_X54Y65         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.501     1.518    
    SLICE_X54Y65         FDSE (Hold_fdse_C_D)         0.087     1.605    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 M_timerb_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_timerb_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  M_timerb_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.164     1.698 f  M_timerb_q_reg[0]/Q
                         net (fo=2, routed)           0.175     1.873    M_timerb_q_reg_n_0_[0]
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.045     1.918 r  M_timerb_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.918    M_timerb_q[0]_i_1_n_0
    SLICE_X60Y60         FDRE                                         r  M_timerb_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.860     2.049    clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  M_timerb_q_reg[0]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.120     1.654    M_timerb_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 M_timer_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_timer_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.588     1.532    clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  M_timer_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 f  M_timer_q_reg[0]/Q
                         net (fo=16, routed)          0.181     1.853    M_timer_q[0]
    SLICE_X61Y64         LUT5 (Prop_lut5_I4_O)        0.045     1.898 r  M_timer_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    M_timer_d0_in[0]
    SLICE_X61Y64         FDRE                                         r  M_timer_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.856     2.046    clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  M_timer_q_reg[0]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.091     1.623    M_timer_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 M_timer_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_timera_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.740%)  route 0.220ns (51.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.585     1.529    clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  M_timer_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.164     1.693 f  M_timer_q_reg[29]/Q
                         net (fo=93, routed)          0.220     1.913    M_timer_q[29]
    SLICE_X65Y68         LUT5 (Prop_lut5_I2_O)        0.045     1.958 r  M_timera_q[29]_i_2/O
                         net (fo=1, routed)           0.000     1.958    M_timera_q[29]_i_2_n_0
    SLICE_X65Y68         FDRE                                         r  M_timera_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.854     2.044    clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  M_timera_q_reg[29]/C
                         clock pessimism             -0.480     1.565    
    SLICE_X65Y68         FDRE (Hold_fdre_C_D)         0.091     1.656    M_timera_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.560     1.504    reset_cond/CLK
    SLICE_X54Y63         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.201     1.869    reset_cond/M_stage_d[1]
    SLICE_X54Y63         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.829     2.019    reset_cond/CLK
    SLICE_X54Y63         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X54Y63         FDSE (Hold_fdse_C_D)         0.052     1.556    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 M_timer_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_timer_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.273%)  route 0.243ns (53.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.585     1.529    clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  M_timer_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.164     1.693 f  M_timer_q_reg[29]/Q
                         net (fo=93, routed)          0.243     1.935    M_timer_q[29]
    SLICE_X63Y67         LUT5 (Prop_lut5_I2_O)        0.045     1.980 r  M_timer_q[27]_i_1/O
                         net (fo=1, routed)           0.000     1.980    M_timer_d0_in[27]
    SLICE_X63Y67         FDRE                                         r  M_timer_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.855     2.045    clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  M_timer_q_reg[27]/C
                         clock pessimism             -0.480     1.566    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.092     1.658    M_timer_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 M_timer_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_timer_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.967%)  route 0.246ns (54.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.585     1.529    clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  M_timer_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.164     1.693 f  M_timer_q_reg[29]/Q
                         net (fo=93, routed)          0.246     1.938    M_timer_q[29]
    SLICE_X63Y67         LUT5 (Prop_lut5_I2_O)        0.045     1.983 r  M_timer_q[28]_i_1/O
                         net (fo=1, routed)           0.000     1.983    M_timer_d0_in[28]
    SLICE_X63Y67         FDRE                                         r  M_timer_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.855     2.045    clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  M_timer_q_reg[28]/C
                         clock pessimism             -0.480     1.566    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.092     1.658    M_timer_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y70   FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y70   FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y75   M_temp_a_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y72   M_temp_a_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y73   M_temp_a_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y72   M_temp_a_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y72   M_temp_a_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y72   M_temp_a_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y73   M_temp_a_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y73   M_temp_a_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y73   M_temp_a_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   M_temp_a_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   M_temp_a_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   M_temp_a_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   M_temp_a_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   M_temp_a_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y76   M_temp_b_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   M_temp_b_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   M_temp_b_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y70   FSM_sequential_M_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y70   FSM_sequential_M_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75   M_temp_a_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   M_temp_a_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   M_timer_q_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y68   M_timera_q_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   M_temp_a_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y75   M_temp_b_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   M_temp_b_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   M_temp_b_q_reg[6]/C



