
synthesis -f "aula50_cordic_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jul 09 09:18:14 2025


Command Line:  synthesis -f aula50_cordic_impl1_lattice.synproj -gui -msgset D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = cordic_serial_abs.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/RTL_FPGA/SD3/VERILOG/aula50_cordic (searchpath added)
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/impl1 (searchpath added)
-p D:/RTL_FPGA/SD3/VERILOG/aula50_cordic (searchpath added)
Verilog design file = D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v
Verilog design file = D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/ROM_powerof2.v
NGD file = aula50_cordic_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/rtl_fpga/sd3/verilog/aula50_cordic/cordic.v. VERI-1482
Analyzing Verilog file d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): cordic_serial_abs
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/rtl_fpga/sd3/verilog/aula50_cordic/cordic.v(1): " arg1="cordic_serial_abs" arg2="d:/rtl_fpga/sd3/verilog/aula50_cordic/cordic.v" arg3="1"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="d:/rtl_fpga/sd3/verilog/aula50_cordic/cordic.v(73): " arg1="32" arg2="4" arg3="d:/rtl_fpga/sd3/verilog/aula50_cordic/cordic.v" arg4="73"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v(3): " arg1="rom_16x16" arg2="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v" arg3="3"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v(20): " arg1="15" arg2="8" arg3="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v" arg4="20"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v(22): " arg1="14" arg2="8" arg3="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v" arg4="22"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v(24): " arg1="13" arg2="8" arg3="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v" arg4="24"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v(26): " arg1="12" arg2="8" arg3="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v" arg4="26"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v(28): " arg1="11" arg2="8" arg3="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v" arg4="28"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v(30): " arg1="10" arg2="8" arg3="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v" arg4="30"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v(32): " arg1="9" arg2="8" arg3="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v" arg4="32"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v(14): " arg1="rom_data" arg2="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v" arg3="14"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="d:/rtl_fpga/sd3/verilog/aula50_cordic/cordic.v(79): " arg1="4" arg2="5" arg3="address" arg4="d:/rtl_fpga/sd3/verilog/aula50_cordic/cordic.v" arg5="79"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="d:/rtl_fpga/sd3/verilog/aula50_cordic/cordic.v(80): " arg1="16" arg2="17" arg3="data_out" arg4="d:/rtl_fpga/sd3/verilog/aula50_cordic/cordic.v" arg5="80"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="d:/rtl_fpga/sd3/verilog/aula50_cordic/cordic.v(82): " arg1="32" arg2="4" arg3="d:/rtl_fpga/sd3/verilog/aula50_cordic/cordic.v" arg4="82"  />
Last elaborated design is cordic_serial_abs()
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Top-level module name = cordic_serial_abs.
    <postMsg mid="35931038" type="Warning" dynamic="2" navigation="2" arg0="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v(14): " arg1="rom_data_original_ramnet" arg2="d:/rtl_fpga/sd3/verilog/aula50_cordic/rom_powerof2.v" arg3="14"  />



    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\ROM/data_out"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\ROM/data_out"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\ROM/data_out"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\ROM/data_out"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\ROM/data_out"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\ROM/data_out"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\ROM/data_out"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\ROM/data_out"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in cordic_serial_abs_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    386 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file aula50_cordic_impl1.ngd.

################### Begin Area Report (cordic_serial_abs)######################
Number of register bits => 64 of 44439 (0 % )
CCU2C => 27
FD1P3AX => 1
FD1S3AX => 18
FD1S3IX => 39
FD1S3JX => 6
GSR => 1
IB => 50
L6MUX21 => 1
LUT4 => 189
MULT18X18D => 1
OB => 33
PFUMX => 17
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 64
Clock Enable Nets
Number of Clock Enables: 1
Top 1 highest fanout Clock Enables:
  Net : rst_N_160, loads : 2
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : iter_counter_0, loads : 66
  Net : reg_X_15__N_151, loads : 48
  Net : reg_Y_15, loads : 41
  Net : iter_counter_1, loads : 38
  Net : iter_counter_2, loads : 37
  Net : n2381, loads : 35
  Net : reg_X_15, loads : 31
  Net : iter_counter_3, loads : 28
  Net : n2423, loads : 21
  Net : select, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|   90.310 MHz|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 99.988  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.672  secs
--------------------------------------------------------------
