<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="altera_mf.altera_mf_components" />
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="NUMWORDS_READ_A" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="NUMWORDS_WRITE_A" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="NUMWORDS_READ_B" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="MAXIMUM_DEPTH" TYPE="INTEGER" DEFAULT_VALUE="4096" CONTEXT="SYNTH_ONLY" />
		<PARAMETER NAME="NUMWORDS_WRITE_B" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="WIDTHAD_READ_B" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="WIDTH_READ_A" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="WIDTHAD_READ_A" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="WIDTHAD_WRITE_A" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="WIDTHAD_WRITE_B" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="WIDTH_READ_B" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="WIDTH_WRITE_B" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="WIDTH_WRITE_A" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="RDCONTROL_ACLR_B" TYPE="STRING" VALUE="OUTACLR_B" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OPERATION_MODE" TYPE="STRING" VALUE="QUAD_PORT" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="WRCONTROL_ACLR_A" TYPE="STRING" VALUE="INACLR_A" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="RDADDRESS_ACLR_A" TYPE="STRING" VALUE="OUTACLR_A" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="RDCONTROL_REG_A" TYPE="STRING" VALUE="OUTCLOCK_A" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="RDADDRESS_REG_A" TYPE="STRING" VALUE="OUTCLOCK_A" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="RDADDRESS_ACLR_B" TYPE="STRING" VALUE="OUTACLR_B" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OUTDATA_REG_A" TYPE="STRING" VALUE="UNREGISTERED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="RDADDRESS_REG_B" TYPE="STRING" VALUE="OUTCLOCK_B" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="WRCONTROL_WRADDRESS_REG_B" TYPE="STRING" VALUE="INCLOCK_B" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="INDATA_ACLR_B" TYPE="STRING" VALUE="INACLR_B" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="WRADDRESS_ACLR_B" TYPE="STRING" VALUE="INACLR_B" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="RDCONTROL_ACLR_A" TYPE="STRING" VALUE="OUTACLR_A" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="INDATA_REG_A" TYPE="STRING" VALUE="INCLOCK_A" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="INIT_FILE" TYPE="STRING" VALUE="UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="RDCONTROL_REG_B" TYPE="STRING" VALUE="OUTCLOCK_B" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="INDATA_ACLR_A" TYPE="STRING" VALUE="INACLR_A" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="INTENDED_DEVICE_FAMILY" TYPE="STRING" CONTEXT="SYNTH_ONLY" />
		<PARAMETER NAME="SUPPRESS_MEMORY_CONVERSION_WARNINGS" TYPE="STRING" VALUE="OFF" DEFAULT_VALUE_INDEX="0" CONTEXT="SYNTH_ONLY" />
		<PARAMETER NAME="WRADDRESS_ACLR_A" TYPE="STRING" VALUE="INACLR_A" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="WRCONTROL_ACLR_B" TYPE="STRING" VALUE="INACLR_B" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="WRCONTROL_WRADDRESS_REG_A" TYPE="STRING" VALUE="INCLOCK_A" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="INDATA_REG_B" TYPE="STRING" VALUE="INCLOCK_B" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OUTDATA_ACLR_A" TYPE="STRING" VALUE="OUTACLR_A" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OUTDATA_REG_B" TYPE="STRING" VALUE="UNREGISTERED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OUTDATA_ACLR_B" TYPE="STRING" VALUE="OUTACLR_B" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="altqpram" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="rden_a" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="rdaddress_a" TYPE="INPUT" WIDTH="WIDTHAD_READ_A" DEFAULT_VALUE="1" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="wraddress_b" TYPE="INPUT" WIDTH="WIDTHAD_WRITE_B" DEFAULT_VALUE="1" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="outaclr_a" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="inaclr_a" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="outclocken_b" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="wren_b" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="inclock_a" TYPE="INPUT" DEFAULT_VALUE="1" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="outclock_a" TYPE="INPUT" DEFAULT_VALUE="1" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="inclocken_a" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="outclock_b" TYPE="INPUT" DEFAULT_VALUE="1" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="rden_b" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="wren_a" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="rdaddress_b" TYPE="INPUT" WIDTH="WIDTHAD_READ_B" DEFAULT_VALUE="1" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="data_b" TYPE="INPUT" WIDTH="WIDTH_WRITE_B" DEFAULT_VALUE="1" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="inclock_b" TYPE="INPUT" DEFAULT_VALUE="1" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="outclocken_a" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="wraddress_a" TYPE="INPUT" WIDTH="WIDTHAD_WRITE_A" DEFAULT_VALUE="1" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="inclocken_b" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="inaclr_b" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="outaclr_b" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="data_a" TYPE="INPUT" WIDTH="WIDTH_WRITE_A" DEFAULT_VALUE="1" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="q_a" TYPE="OUTPUT" WIDTH="WIDTH_READ_A" />
		<PORT NAME="q_b" TYPE="OUTPUT" WIDTH="WIDTH_READ_B" />
	</PORTS>
</ROOT>
