#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 11 20:41:56 2023
# Process ID: 19004
# Current directory: D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16216 D:\LearningMaterials\CS202\Project\CS202_Project\CS202_Poject\CS202_Poject.xpr
# Log file: D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/vivado.log
# Journal file: D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/MemOrIO.v] -no_script -reset -force -quiet
remove_files  D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/MemOrIO.v
export_ip_user_files -of_objects  [get_files D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/clock.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/UartDriver.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/ioRead.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/ledDriver.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/programRom.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/uart_loop.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/switchDriver.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/uart_manager.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/uart_send.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/uart_recv.v] -no_script -reset -force -quiet
remove_files  {D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/clock.v D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/UartDriver.v D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/ioRead.v D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/ledDriver.v D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/programRom.v D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/uart_loop.v D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/switchDriver.v D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/uart_manager.v D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/uart_send.v D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/uart_recv.v}
add_files -norecurse D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/new/CPU.v
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name cpu_clk -dir d:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {cpu_clk} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT2_USED {true} CONFIG.PRIMARY_PORT {fpga_clk} CONFIG.CLK_OUT1_PORT {cpu_clk} CONFIG.CLK_OUT2_PORT {uart_clk} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {23.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {10.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {46} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40} CONFIG.MMCM_CLKOUT1_DIVIDE {92} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {342.117} CONFIG.CLKOUT1_PHASE_ERROR {303.235} CONFIG.CLKOUT2_JITTER {391.228} CONFIG.CLKOUT2_PHASE_ERROR {303.235}] [get_ips cpu_clk]
generate_target {instantiation_template} [get_files d:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/ip/cpu_clk/cpu_clk.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/ip/cpu_clk/cpu_clk.xci]
catch { config_ip_cache -export [get_ips -all cpu_clk] }
export_ip_user_files -of_objects [get_files d:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/ip/cpu_clk/cpu_clk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/ip/cpu_clk/cpu_clk.xci]
launch_runs -jobs 4 cpu_clk_synth_1
export_simulation -of_objects [get_files d:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/ip/cpu_clk/cpu_clk.xci] -directory D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.ip_user_files/sim_scripts -ip_user_files_dir D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.ip_user_files -ipstatic_source_dir D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.cache/compile_simlib/modelsim} {questa=D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.cache/compile_simlib/questa} {riviera=D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.cache/compile_simlib/riviera} {activehdl=D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property  ip_repo_paths  D:/BingDownload [current_project]
update_ip_catalog
create_ip -name uart_bmpg -vendor SEU_CSE_507 -library user -version 1.3 -module_name uart_bmpg_0 -dir d:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/ip
generate_target {instantiation_template} [get_files d:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci]
generate_target all [get_files  d:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci]
catch { config_ip_cache -export [get_ips -all uart_bmpg_0] }
export_ip_user_files -of_objects [get_files d:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci]
launch_runs -jobs 4 uart_bmpg_0_synth_1
export_simulation -of_objects [get_files d:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci] -directory D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.ip_user_files/sim_scripts -ip_user_files_dir D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.ip_user_files -ipstatic_source_dir D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.cache/compile_simlib/modelsim} {questa=D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.cache/compile_simlib/questa} {riviera=D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.cache/compile_simlib/riviera} {activehdl=D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/constrs_1
file mkdir D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/constrs_1/new
close [ open D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/constrs_1/new/cpu_constrs.xdc w ]
add_files -fileset constrs_1 D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Poject/CS202_Poject.srcs/constrs_1/new/cpu_constrs.xdc
