// Seed: 1189531147
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = $display(1);
endmodule
module module_1;
  wire id_2;
  assign id_1 = 1;
  assign id_2 = 1'd0;
  reg id_3;
  module_0(
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1
  );
  assign id_3 = 1 ? id_3 - $display(id_1 == id_1) : 1'd0;
  logic [7:0] id_4, id_5;
  id_6(
      .id_0(1'b0 != 1),
      .id_1(1),
      .id_2(id_1),
      .id_3(1),
      .id_4(1),
      .id_5(id_5[1 : 1'b0-1'h0]),
      .id_6(),
      .id_7(1),
      .id_8(1),
      .id_9(1),
      .id_10(~id_1 == 1),
      .id_11(id_1),
      .id_12(id_4),
      .id_13(1)
  );
  always @(posedge id_5[1] or posedge id_4) begin
    id_3 <= 1'b0;
  end
endmodule
