

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 15:43:56 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.299 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.95>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_V_read = call i192 @_ssdm_op_Read.ap_vld.i192P(i192* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 9 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_12 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 168, i32 179)" [firmware/myproject.cpp:50]   --->   Operation 10 'partselect' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 48, i32 59)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_s = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 180, i32 191)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 24, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i12 %p_Val2_5 to i18" [firmware/myproject.cpp:50]   --->   Operation 14 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i18 %sext_ln1192, 45" [firmware/myproject.cpp:50]   --->   Operation 15 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_15 = trunc i192 %x_V_read to i12" [firmware/myproject.cpp:51]   --->   Operation 16 'trunc' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i12 %p_Val2_15 to i13" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:51]   --->   Operation 17 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.74ns)   --->   "%ret_V_11 = add i13 %lhs_V_5, 512" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:51]   --->   Operation 18 'add' 'ret_V_11' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_4)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_11, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 19 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_19 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %ret_V_11, i32 10, i32 12)" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:51]   --->   Operation 20 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.49ns)   --->   "%icmp_ln56_4 = icmp ne i3 %tmp_19, 0" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:51]   --->   Operation 21 'icmp' 'icmp_ln56_4' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_11, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 22 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_12 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1(i1 %tmp_20, i9 0, i1 %tmp_20)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 23 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln55_8 = sext i11 %tmp_12 to i12" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 24 'sext' 'sext_ln55_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.73ns)   --->   "%add_ln55_4 = add i12 %sext_ln55_8, 1023" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 25 'add' 'add_ln55_4' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_4)   --->   "%sext_ln55_9 = sext i12 %add_ln55_4 to i13" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 26 'sext' 'sext_ln55_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_4)   --->   "%or_ln55_4 = or i1 %tmp_17, %icmp_ln56_4" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 27 'or' 'or_ln55_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln55_4 = select i1 %or_ln55_4, i13 %sext_ln55_9, i13 %ret_V_11" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 28 'select' 'select_ln55_4' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i13 %select_ln55_4 to i64" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 29 'zext' 'zext_ln57_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%cos_lut_samples_V_addr_1 = getelementptr [1024 x i5]* @cos_lut_samples_V, i64 0, i64 %zext_ln57_4" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 30 'getelementptr' 'cos_lut_samples_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.15ns)   --->   "%p_Val2_17 = load i5* %cos_lut_samples_V_addr_1, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 31 'load' 'p_Val2_17' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Val2_22 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 36, i32 47)" [firmware/myproject.cpp:51]   --->   Operation 32 'partselect' 'p_Val2_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lhs_V_17 = sext i12 %p_Val2_22 to i13" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:51]   --->   Operation 33 'sext' 'lhs_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.74ns)   --->   "%ret_V_16 = add i13 %lhs_V_17, 512" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:51]   --->   Operation 34 'add' 'ret_V_16' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_7)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_16, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 35 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_31 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %ret_V_16, i32 10, i32 12)" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:51]   --->   Operation 36 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.49ns)   --->   "%icmp_ln56_7 = icmp ne i3 %tmp_31, 0" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:51]   --->   Operation 37 'icmp' 'icmp_ln56_7' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_16, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 38 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_21 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1(i1 %tmp_33, i9 0, i1 %tmp_33)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 39 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln55_14 = sext i11 %tmp_21 to i12" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 40 'sext' 'sext_ln55_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.73ns)   --->   "%add_ln55_7 = add i12 %sext_ln55_14, 1023" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 41 'add' 'add_ln55_7' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_7)   --->   "%sext_ln55_15 = sext i12 %add_ln55_7 to i13" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 42 'sext' 'sext_ln55_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_7)   --->   "%or_ln55_7 = or i1 %tmp_30, %icmp_ln56_7" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 43 'or' 'or_ln55_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln55_7 = select i1 %or_ln55_7, i13 %sext_ln55_15, i13 %ret_V_16" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 44 'select' 'select_ln55_7' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln57_7 = zext i13 %select_ln55_7 to i64" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 45 'zext' 'zext_ln57_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%cos_lut_samples_V_addr_3 = getelementptr [1024 x i5]* @cos_lut_samples_V, i64 0, i64 %zext_ln57_7" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 46 'getelementptr' 'cos_lut_samples_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.15ns)   --->   "%p_Val2_46 = load i5* %cos_lut_samples_V_addr_3, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 47 'load' 'p_Val2_46' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sin_lut_samples_V_addr_8 = getelementptr [1024 x i7]* @sin_lut_samples_V, i64 0, i64 %zext_ln57_7" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:53]   --->   Operation 48 'getelementptr' 'sin_lut_samples_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.15ns)   --->   "%p_Val2_38 = load i7* %sin_lut_samples_V_addr_8, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:53]   --->   Operation 49 'load' 'p_Val2_38' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>

State 2 <SV = 1> <Delay = 4.03>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i12 %p_Val2_12 to i20" [firmware/myproject.cpp:53]   --->   Operation 50 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%lhs_V_10 = sext i12 %p_Val2_12 to i13" [firmware/myproject.cpp:50]   --->   Operation 51 'sext' 'lhs_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i12 %p_Val2_1 to i13" [firmware/myproject.cpp:50]   --->   Operation 52 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.74ns)   --->   "%ret_V_54 = sub i13 %lhs_V_10, %rhs_V_4" [firmware/myproject.cpp:50]   --->   Operation 53 'sub' 'ret_V_54' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.74ns)   --->   "%p_Val2_2 = add i12 %p_Val2_1, %p_Val2_s" [firmware/myproject.cpp:50]   --->   Operation 54 'add' 'p_Val2_2' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%lhs_V = sext i12 %p_Val2_2 to i13" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:50]   --->   Operation 55 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.74ns)   --->   "%ret_V_2 = add i13 %lhs_V, 512" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:50]   --->   Operation 56 'add' 'ret_V_2' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_2, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 57 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %ret_V_2, i32 10, i32 12)" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:50]   --->   Operation 58 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.49ns)   --->   "%icmp_ln56 = icmp ne i3 %tmp_1, 0" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:50]   --->   Operation 59 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_2, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 60 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1(i1 %tmp_2, i9 0, i1 %tmp_2)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 61 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i11 %tmp_3 to i12" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 62 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.73ns)   --->   "%add_ln55 = add i12 %sext_ln55, 1023" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 63 'add' 'add_ln55' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%sext_ln55_1 = sext i12 %add_ln55 to i13" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 64 'sext' 'sext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%or_ln55 = or i1 %tmp, %icmp_ln56" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 65 'or' 'or_ln55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln55 = select i1 %or_ln55, i13 %sext_ln55_1, i13 %ret_V_2" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 66 'select' 'select_ln55' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i13 %select_ln55 to i64" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:50]   --->   Operation 67 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%cos_lut_samples_V_addr = getelementptr [1024 x i5]* @cos_lut_samples_V, i64 0, i64 %zext_ln57" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:50]   --->   Operation 68 'getelementptr' 'cos_lut_samples_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (1.15ns)   --->   "%cos_lut_samples_V_load = load i5* %cos_lut_samples_V_addr, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:50]   --->   Operation 69 'load' 'cos_lut_samples_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i12 %p_Val2_5 to i13" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:50]   --->   Operation 70 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.74ns)   --->   "%ret_V_4 = add i13 %lhs_V_1, 512" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:50]   --->   Operation 71 'add' 'ret_V_4' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_1)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_4, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 72 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %ret_V_4, i32 10, i32 12)" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:50]   --->   Operation 73 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.49ns)   --->   "%icmp_ln56_1 = icmp ne i3 %tmp_5, 0" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:50]   --->   Operation 74 'icmp' 'icmp_ln56_1' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_4, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 75 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1(i1 %tmp_7, i9 0, i1 %tmp_7)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 76 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln55_2 = sext i11 %tmp_6 to i12" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 77 'sext' 'sext_ln55_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.73ns)   --->   "%add_ln55_1 = add i12 %sext_ln55_2, 1023" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 78 'add' 'add_ln55_1' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_1)   --->   "%sext_ln55_3 = sext i12 %add_ln55_1 to i13" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 79 'sext' 'sext_ln55_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_1)   --->   "%or_ln55_1 = or i1 %tmp_4, %icmp_ln56_1" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 80 'or' 'or_ln55_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln55_1 = select i1 %or_ln55_1, i13 %sext_ln55_3, i13 %ret_V_4" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 81 'select' 'select_ln55_1' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i13 %select_ln55_1 to i64" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:50]   --->   Operation 82 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sin_lut_samples_V_addr = getelementptr [1024 x i7]* @sin_lut_samples_V, i64 0, i64 %zext_ln57_1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:50]   --->   Operation 83 'getelementptr' 'sin_lut_samples_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (1.15ns)   --->   "%sin_lut_samples_V_load = load i7* %sin_lut_samples_V_addr, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:50]   --->   Operation 84 'load' 'sin_lut_samples_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i12 %p_Val2_s to i18" [firmware/myproject.cpp:53]   --->   Operation 85 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192_1 = mul i18 %sext_ln728, -45" [firmware/myproject.cpp:50]   --->   Operation 86 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192 = add i18 %mul_ln1192, %mul_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 87 'add' 'add_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 88 [1/1] (0.79ns)   --->   "%ret_V_50 = add i18 %add_ln1192, 3200" [firmware/myproject.cpp:50]   --->   Operation 88 'add' 'ret_V_50' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Val2_10 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_50, i32 6, i32 17)" [firmware/myproject.cpp:50]   --->   Operation 89 'partselect' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/2] (1.15ns)   --->   "%p_Val2_17 = load i5* %cos_lut_samples_V_addr_1, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 90 'load' 'p_Val2_17' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_2 : Operation 91 [1/1] (0.74ns)   --->   "%p_Val2_19 = sub i12 %p_Val2_12, %p_Val2_1" [firmware/myproject.cpp:51]   --->   Operation 91 'sub' 'p_Val2_19' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%lhs_V_6 = sext i12 %p_Val2_19 to i13" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:51]   --->   Operation 92 'sext' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.74ns)   --->   "%ret_V_13 = add i13 %lhs_V_6, 512" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:51]   --->   Operation 93 'add' 'ret_V_13' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_5)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_13, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 94 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_23 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %ret_V_13, i32 10, i32 12)" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:51]   --->   Operation 95 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.49ns)   --->   "%icmp_ln56_5 = icmp ne i3 %tmp_23, 0" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:51]   --->   Operation 96 'icmp' 'icmp_ln56_5' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_13, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 97 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_15 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1(i1 %tmp_25, i9 0, i1 %tmp_25)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 98 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln55_10 = sext i11 %tmp_15 to i12" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 99 'sext' 'sext_ln55_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.73ns)   --->   "%add_ln55_5 = add i12 %sext_ln55_10, 1023" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 100 'add' 'add_ln55_5' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_5)   --->   "%sext_ln55_11 = sext i12 %add_ln55_5 to i13" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 101 'sext' 'sext_ln55_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_5)   --->   "%or_ln55_5 = or i1 %tmp_22, %icmp_ln56_5" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 102 'or' 'or_ln55_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln55_5 = select i1 %or_ln55_5, i13 %sext_ln55_11, i13 %ret_V_13" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 103 'select' 'select_ln55_5' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i13 %select_ln55_5 to i64" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 104 'zext' 'zext_ln57_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%cos_lut_samples_V_addr_2 = getelementptr [1024 x i5]* @cos_lut_samples_V, i64 0, i64 %zext_ln57_5" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 105 'getelementptr' 'cos_lut_samples_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (1.15ns)   --->   "%cos_lut_samples_V_load_2 = load i5* %cos_lut_samples_V_addr_2, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 106 'load' 'cos_lut_samples_V_load_2' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_2 : Operation 107 [1/1] (0.74ns)   --->   "%p_Val2_20 = add i12 %p_Val2_5, -25" [firmware/myproject.cpp:51]   --->   Operation 107 'add' 'p_Val2_20' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%lhs_V_7 = sext i12 %p_Val2_20 to i13" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:51]   --->   Operation 108 'sext' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.74ns)   --->   "%ret_V_14 = add i13 %lhs_V_7, 512" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:51]   --->   Operation 109 'add' 'ret_V_14' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_6)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_14, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 110 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_27 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %ret_V_14, i32 10, i32 12)" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:51]   --->   Operation 111 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.49ns)   --->   "%icmp_ln56_6 = icmp ne i3 %tmp_27, 0" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:51]   --->   Operation 112 'icmp' 'icmp_ln56_6' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_14, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 113 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_18 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1(i1 %tmp_28, i9 0, i1 %tmp_28)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 114 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln55_12 = sext i11 %tmp_18 to i12" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 115 'sext' 'sext_ln55_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.73ns)   --->   "%add_ln55_6 = add i12 %sext_ln55_12, 1023" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 116 'add' 'add_ln55_6' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_6)   --->   "%sext_ln55_13 = sext i12 %add_ln55_6 to i13" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 117 'sext' 'sext_ln55_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_6)   --->   "%or_ln55_6 = or i1 %tmp_26, %icmp_ln56_6" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 118 'or' 'or_ln55_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln55_6 = select i1 %or_ln55_6, i13 %sext_ln55_13, i13 %ret_V_14" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 119 'select' 'select_ln55_6' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i13 %select_ln55_6 to i64" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 120 'zext' 'zext_ln57_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sin_lut_samples_V_addr_3 = getelementptr [1024 x i7]* @sin_lut_samples_V, i64 0, i64 %zext_ln57_6" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 121 'getelementptr' 'sin_lut_samples_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [2/2] (1.15ns)   --->   "%p_Val2_21 = load i7* %sin_lut_samples_V_addr_3, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 122 'load' 'p_Val2_21' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_2 : Operation 123 [1/2] (1.15ns)   --->   "%p_Val2_46 = load i5* %cos_lut_samples_V_addr_3, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 123 'load' 'p_Val2_46' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_s, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 124 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i17 %shl_ln1118_3 to i18" [firmware/myproject.cpp:51]   --->   Operation 125 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_s, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 126 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i15 %shl_ln1118_4 to i18" [firmware/myproject.cpp:51]   --->   Operation 127 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.79ns)   --->   "%r_V_42 = sub i18 %sext_ln1118_12, %sext_ln1118_13" [firmware/myproject.cpp:51]   --->   Operation 128 'sub' 'r_V_42' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%p_Val2_24 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %r_V_42, i32 6, i32 17)" [firmware/myproject.cpp:51]   --->   Operation 129 'partselect' 'p_Val2_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%lhs_V_9 = sext i12 %p_Val2_24 to i13" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:51]   --->   Operation 130 'sext' 'lhs_V_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.74ns)   --->   "%ret_V_17 = add i13 %lhs_V_9, 512" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:51]   --->   Operation 131 'add' 'ret_V_17' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_8)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_17, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 132 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_36 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %ret_V_17, i32 10, i32 12)" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:51]   --->   Operation 133 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.49ns)   --->   "%icmp_ln56_8 = icmp ne i3 %tmp_36, 0" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:51]   --->   Operation 134 'icmp' 'icmp_ln56_8' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_17, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 135 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_24 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1(i1 %tmp_37, i9 0, i1 %tmp_37)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 136 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln55_16 = sext i11 %tmp_24 to i12" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 137 'sext' 'sext_ln55_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.73ns)   --->   "%add_ln55_8 = add i12 %sext_ln55_16, 1023" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 138 'add' 'add_ln55_8' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_8)   --->   "%sext_ln55_17 = sext i12 %add_ln55_8 to i13" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 139 'sext' 'sext_ln55_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_8)   --->   "%or_ln55_8 = or i1 %tmp_34, %icmp_ln56_8" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 140 'or' 'or_ln55_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln55_8 = select i1 %or_ln55_8, i13 %sext_ln55_17, i13 %ret_V_17" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 141 'select' 'select_ln55_8' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln57_8 = zext i13 %select_ln55_8 to i64" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 142 'zext' 'zext_ln57_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%sin_lut_samples_V_addr_4 = getelementptr [1024 x i7]* @sin_lut_samples_V, i64 0, i64 %zext_ln57_8" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 143 'getelementptr' 'sin_lut_samples_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [2/2] (1.15ns)   --->   "%p_Val2_26 = load i7* %sin_lut_samples_V_addr_4, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 144 'load' 'p_Val2_26' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%cos_lut_samples_V_addr_4 = getelementptr [1024 x i5]* @cos_lut_samples_V, i64 0, i64 %zext_ln57_1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 145 'getelementptr' 'cos_lut_samples_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [2/2] (1.15ns)   --->   "%cos_lut_samples_V_load_4 = load i5* %cos_lut_samples_V_addr_4, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 146 'load' 'cos_lut_samples_V_load_4' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_2 : Operation 147 [1/1] (0.74ns)   --->   "%ret_V_19 = add i13 %lhs_V_10, 512" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:51]   --->   Operation 147 'add' 'ret_V_19' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_9)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_19, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 148 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_39 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %ret_V_19, i32 10, i32 12)" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:51]   --->   Operation 149 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.49ns)   --->   "%icmp_ln56_9 = icmp ne i3 %tmp_39, 0" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:51]   --->   Operation 150 'icmp' 'icmp_ln56_9' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_19, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 151 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_29 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1(i1 %tmp_40, i9 0, i1 %tmp_40)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 152 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln55_18 = sext i11 %tmp_29 to i12" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 153 'sext' 'sext_ln55_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.73ns)   --->   "%add_ln55_9 = add i12 %sext_ln55_18, 1023" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 154 'add' 'add_ln55_9' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_9)   --->   "%sext_ln55_19 = sext i12 %add_ln55_9 to i13" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 155 'sext' 'sext_ln55_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_9)   --->   "%or_ln55_9 = or i1 %tmp_38, %icmp_ln56_9" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 156 'or' 'or_ln55_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln55_9 = select i1 %or_ln55_9, i13 %sext_ln55_19, i13 %ret_V_19" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 157 'select' 'select_ln55_9' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln57_9 = zext i13 %select_ln55_9 to i64" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 158 'zext' 'zext_ln57_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%sin_lut_samples_V_addr_5 = getelementptr [1024 x i7]* @sin_lut_samples_V, i64 0, i64 %zext_ln57_9" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 159 'getelementptr' 'sin_lut_samples_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [2/2] (1.15ns)   --->   "%sin_lut_samples_V_load_5 = load i7* %sin_lut_samples_V_addr_5, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 160 'load' 'sin_lut_samples_V_load_5' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%r_V_17 = sext i12 %p_Val2_22 to i24" [firmware/myproject.cpp:52]   --->   Operation 161 'sext' 'r_V_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_18 = mul i24 %r_V_17, %r_V_17" [firmware/myproject.cpp:52]   --->   Operation 162 'mul' 'r_V_18' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%lhs_V_13 = sext i13 %ret_V_54 to i14" [firmware/myproject.cpp:52]   --->   Operation 163 'sext' 'lhs_V_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.75ns)   --->   "%ret_V_24 = add nsw i14 %lhs_V_13, 35" [firmware/myproject.cpp:52]   --->   Operation 164 'add' 'ret_V_24' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%r_V_20 = sext i14 %ret_V_24 to i28" [firmware/myproject.cpp:52]   --->   Operation 165 'sext' 'r_V_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_21 = mul i28 %r_V_20, %r_V_20" [firmware/myproject.cpp:52]   --->   Operation 166 'mul' 'r_V_21' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 167 [1/1] (0.74ns)   --->   "%ret_V_55 = sub i13 %lhs_V_10, %lhs_V_17" [firmware/myproject.cpp:52]   --->   Operation 167 'sub' 'ret_V_55' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%lhs_V_14 = sext i13 %ret_V_55 to i14" [firmware/myproject.cpp:52]   --->   Operation 168 'sext' 'lhs_V_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.75ns)   --->   "%ret_V_26 = add nsw i14 %lhs_V_14, 44" [firmware/myproject.cpp:52]   --->   Operation 169 'add' 'ret_V_26' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i14 %ret_V_26 to i18" [firmware/myproject.cpp:52]   --->   Operation 170 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%lhs_V_15 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_5, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 171 'bitconcatenate' 'lhs_V_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.49ns) (grouped into DSP with root node ret_V_56)   --->   "%mul_ln1193 = mul i18 %sext_ln1118_21, %sext_ln1118_21" [firmware/myproject.cpp:52]   --->   Operation 172 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 173 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_56 = sub i18 %lhs_V_15, %mul_ln1193" [firmware/myproject.cpp:52]   --->   Operation 173 'sub' 'ret_V_56' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%p_Val2_35 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_56, i32 6, i32 17)" [firmware/myproject.cpp:52]   --->   Operation 174 'partselect' 'p_Val2_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_1 = mul i18 %sext_ln728, -43" [firmware/myproject.cpp:53]   --->   Operation 175 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 176 [1/2] (1.15ns)   --->   "%p_Val2_38 = load i7* %sin_lut_samples_V_addr_8, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:53]   --->   Operation 176 'load' 'p_Val2_38' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln703_22 = sext i7 %p_Val2_38 to i8" [firmware/myproject.cpp:53]   --->   Operation 177 'sext' 'sext_ln703_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.70ns)   --->   "%ret_V_30 = add i8 %sext_ln703_22, 27" [firmware/myproject.cpp:53]   --->   Operation 178 'add' 'ret_V_30' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i12 %p_Val2_22 to i18" [firmware/myproject.cpp:53]   --->   Operation 179 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.49ns) (grouped into DSP with root node ret_V_59)   --->   "%mul_ln1192_2 = mul i18 %sext_ln1118_23, 151" [firmware/myproject.cpp:53]   --->   Operation 180 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 181 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_59 = add i18 %mul_ln1192_2, 3456" [firmware/myproject.cpp:53]   --->   Operation 181 'add' 'ret_V_59' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%p_Val2_41 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_59, i32 6, i32 17)" [firmware/myproject.cpp:53]   --->   Operation 182 'partselect' 'p_Val2_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.49ns) (grouped into DSP with root node ret_V_35)   --->   "%mul_ln703_1 = mul i20 %sext_ln703, 151" [firmware/myproject.cpp:53]   --->   Operation 183 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 184 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_35 = add i20 %mul_ln703_1, 18048" [firmware/myproject.cpp:53]   --->   Operation 184 'add' 'ret_V_35' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 185 [1/1] (0.49ns) (grouped into DSP with root node ret_V_62)   --->   "%mul_ln1192_3 = mul i18 %sext_ln1118_23, 183" [firmware/myproject.cpp:54]   --->   Operation 185 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 186 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_62 = add i18 %mul_ln1192_3, 704" [firmware/myproject.cpp:54]   --->   Operation 186 'add' 'ret_V_62' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%p_Val2_48 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_62, i32 6, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 187 'partselect' 'p_Val2_48' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.08>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i12 %p_Val2_12 to i18" [firmware/myproject.cpp:54]   --->   Operation 188 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %p_Val2_1 to i17" [firmware/myproject.cpp:50]   --->   Operation 189 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%r_V_10 = sext i12 %p_Val2_s to i24" [firmware/myproject.cpp:50]   --->   Operation 190 'sext' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i12 %p_Val2_s to i15" [firmware/myproject.cpp:50]   --->   Operation 191 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %p_Val2_s, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 192 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i14 %shl_ln to i18" [firmware/myproject.cpp:50]   --->   Operation 193 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i14 %shl_ln to i15" [firmware/myproject.cpp:50]   --->   Operation 194 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_37 = add i15 %sext_ln1118_2, %sext_ln1118_4" [firmware/myproject.cpp:50]   --->   Operation 195 'add' 'r_V_37' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 196 [1/2] (1.15ns)   --->   "%cos_lut_samples_V_load = load i5* %cos_lut_samples_V_addr, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:50]   --->   Operation 196 'load' 'cos_lut_samples_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i5 %cos_lut_samples_V_load to i7" [firmware/myproject.cpp:50]   --->   Operation 197 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %cos_lut_samples_V_load, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 198 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.70ns)   --->   "%r_V_38 = add i7 %sext_ln1118_5, %shl_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 199 'add' 'r_V_38' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i7 %r_V_38 to i15" [firmware/myproject.cpp:50]   --->   Operation 200 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_48 = sub i15 %r_V_37, %sext_ln703_2" [firmware/myproject.cpp:50]   --->   Operation 201 'sub' 'ret_V_48' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 202 [1/2] (1.15ns)   --->   "%sin_lut_samples_V_load = load i7* %sin_lut_samples_V_addr, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:50]   --->   Operation 202 'load' 'sin_lut_samples_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i7 %sin_lut_samples_V_load to i14" [firmware/myproject.cpp:50]   --->   Operation 203 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i7 %sin_lut_samples_V_load to i10" [firmware/myproject.cpp:50]   --->   Operation 204 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %sin_lut_samples_V_load, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 205 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i9 %shl_ln1118_2 to i10" [firmware/myproject.cpp:50]   --->   Operation 206 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.71ns)   --->   "%r_V_39 = add i10 %sext_ln1118_7, %sext_ln1118_8" [firmware/myproject.cpp:50]   --->   Operation 207 'add' 'r_V_39' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i10 %r_V_39 to i15" [firmware/myproject.cpp:50]   --->   Operation 208 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_49 = add i15 %sext_ln703_4, %ret_V_48" [firmware/myproject.cpp:50]   --->   Operation 209 'add' 'ret_V_49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 210 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_6 = add i15 %ret_V_49, -4992" [firmware/myproject.cpp:50]   --->   Operation 210 'add' 'ret_V_6' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%r_V_13 = sext i12 %p_Val2_5 to i24" [firmware/myproject.cpp:50]   --->   Operation 211 'sext' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i12 %p_Val2_10 to i13" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:50]   --->   Operation 212 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.74ns)   --->   "%ret_V_8 = add i13 %lhs_V_2, 512" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:50]   --->   Operation 213 'add' 'ret_V_8' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_2)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_8, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 214 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_10 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %ret_V_8, i32 10, i32 12)" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:50]   --->   Operation 215 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.49ns)   --->   "%icmp_ln56_2 = icmp ne i3 %tmp_10, 0" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:50]   --->   Operation 216 'icmp' 'icmp_ln56_2' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_8, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 217 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1(i1 %tmp_11, i9 0, i1 %tmp_11)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 218 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln55_4 = sext i11 %tmp_9 to i12" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 219 'sext' 'sext_ln55_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.73ns)   --->   "%add_ln55_2 = add i12 %sext_ln55_4, 1023" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 220 'add' 'add_ln55_2' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_2)   --->   "%sext_ln55_5 = sext i12 %add_ln55_2 to i13" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 221 'sext' 'sext_ln55_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_2)   --->   "%or_ln55_2 = or i1 %tmp_8, %icmp_ln56_2" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 222 'or' 'or_ln55_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln55_2 = select i1 %or_ln55_2, i13 %sext_ln55_5, i13 %ret_V_8" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 223 'select' 'select_ln55_2' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i13 %select_ln55_2 to i64" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:50]   --->   Operation 224 'zext' 'zext_ln57_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%sin_lut_samples_V_addr_1 = getelementptr [1024 x i7]* @sin_lut_samples_V, i64 0, i64 %zext_ln57_2" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:50]   --->   Operation 225 'getelementptr' 'sin_lut_samples_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [2/2] (1.15ns)   --->   "%sin_lut_samples_V_load_1 = load i7* %sin_lut_samples_V_addr_1, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:50]   --->   Operation 226 'load' 'sin_lut_samples_V_load_1' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_3 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i12 %p_Val2_12, %p_Val2_5" [firmware/myproject.cpp:50]   --->   Operation 227 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 228 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%p_Val2_13 = add i12 %sub_ln703, 18" [firmware/myproject.cpp:50]   --->   Operation 228 'add' 'p_Val2_13' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i12 %p_Val2_13 to i13" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:50]   --->   Operation 229 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.74ns)   --->   "%ret_V_9 = add i13 %lhs_V_4, 512" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:50]   --->   Operation 230 'add' 'ret_V_9' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_3)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_9, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 231 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_14 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %ret_V_9, i32 10, i32 12)" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:50]   --->   Operation 232 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.49ns)   --->   "%icmp_ln56_3 = icmp ne i3 %tmp_14, 0" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:50]   --->   Operation 233 'icmp' 'icmp_ln56_3' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_9, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 234 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1(i1 %tmp_16, i9 0, i1 %tmp_16)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 235 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln55_6 = sext i11 %tmp_s to i12" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 236 'sext' 'sext_ln55_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.73ns)   --->   "%add_ln55_3 = add i12 %sext_ln55_6, 1023" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 237 'add' 'add_ln55_3' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_3)   --->   "%sext_ln55_7 = sext i12 %add_ln55_3 to i13" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 238 'sext' 'sext_ln55_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_3)   --->   "%or_ln55_3 = or i1 %tmp_13, %icmp_ln56_3" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 239 'or' 'or_ln55_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln55_3 = select i1 %or_ln55_3, i13 %sext_ln55_7, i13 %ret_V_9" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:50]   --->   Operation 240 'select' 'select_ln55_3' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i13 %select_ln55_3 to i64" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:50]   --->   Operation 241 'zext' 'zext_ln57_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%sin_lut_samples_V_addr_2 = getelementptr [1024 x i7]* @sin_lut_samples_V, i64 0, i64 %zext_ln57_3" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:50]   --->   Operation 242 'getelementptr' 'sin_lut_samples_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [2/2] (1.15ns)   --->   "%sin_lut_samples_V_load_2 = load i7* %sin_lut_samples_V_addr_2, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:50]   --->   Operation 243 'load' 'sin_lut_samples_V_load_2' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%r_V = sext i12 %p_Val2_s to i13" [firmware/myproject.cpp:51]   --->   Operation 244 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.74ns)   --->   "%r_V_40 = sub i13 0, %r_V" [firmware/myproject.cpp:51]   --->   Operation 245 'sub' 'r_V_40' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i5 %p_Val2_17 to i13" [firmware/myproject.cpp:51]   --->   Operation 246 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_52 = sub i13 %r_V_40, %sext_ln703_9" [firmware/myproject.cpp:51]   --->   Operation 247 'sub' 'ret_V_52' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 248 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ret_V = add i13 %ret_V_52, 207" [firmware/myproject.cpp:51]   --->   Operation 248 'add' 'ret_V' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 249 [1/2] (1.15ns)   --->   "%cos_lut_samples_V_load_2 = load i5* %cos_lut_samples_V_addr_2, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 249 'load' 'cos_lut_samples_V_load_2' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i13 %ret_V to i16" [firmware/myproject.cpp:51]   --->   Operation 250 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i5 %cos_lut_samples_V_load_2 to i16" [firmware/myproject.cpp:51]   --->   Operation 251 'sext' 'sext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.49ns) (grouped into DSP with root node ret_V_15)   --->   "%mul_ln703 = mul i16 %sext_ln703_12, %sext_ln703_11" [firmware/myproject.cpp:51]   --->   Operation 252 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 253 [1/2] (1.15ns)   --->   "%p_Val2_21 = load i7* %sin_lut_samples_V_addr_3, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 253 'load' 'p_Val2_21' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %p_Val2_21, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 254 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i13 %rhs_V_1 to i16" [firmware/myproject.cpp:51]   --->   Operation 255 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_15 = sub i16 %mul_ln703, %sext_ln728_2" [firmware/myproject.cpp:51]   --->   Operation 256 'sub' 'ret_V_15' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 257 [1/2] (1.15ns)   --->   "%p_Val2_26 = load i7* %sin_lut_samples_V_addr_4, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 257 'load' 'p_Val2_26' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_3 : Operation 258 [1/2] (1.15ns)   --->   "%cos_lut_samples_V_load_4 = load i5* %cos_lut_samples_V_addr_4, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 258 'load' 'cos_lut_samples_V_load_4' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_3 : Operation 259 [1/2] (1.15ns)   --->   "%sin_lut_samples_V_load_5 = load i7* %sin_lut_samples_V_addr_5, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 259 'load' 'sin_lut_samples_V_load_5' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_3 : Operation 260 [1/1] (0.74ns)   --->   "%p_Val2_27 = add i12 %p_Val2_22, -4" [firmware/myproject.cpp:51]   --->   Operation 260 'add' 'p_Val2_27' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%lhs_V_11 = sext i12 %p_Val2_27 to i13" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:51]   --->   Operation 261 'sext' 'lhs_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.74ns)   --->   "%ret_V_20 = add i13 %lhs_V_11, 512" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:51]   --->   Operation 262 'add' 'ret_V_20' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_10)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_20, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 263 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_43 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %ret_V_20, i32 10, i32 12)" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:51]   --->   Operation 264 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.49ns)   --->   "%icmp_ln56_10 = icmp ne i3 %tmp_43, 0" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:51]   --->   Operation 265 'icmp' 'icmp_ln56_10' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_20, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 266 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_32 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1(i1 %tmp_44, i9 0, i1 %tmp_44)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 267 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln55_20 = sext i11 %tmp_32 to i12" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 268 'sext' 'sext_ln55_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.73ns)   --->   "%add_ln55_10 = add i12 %sext_ln55_20, 1023" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 269 'add' 'add_ln55_10' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_10)   --->   "%sext_ln55_21 = sext i12 %add_ln55_10 to i13" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 270 'sext' 'sext_ln55_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_10)   --->   "%or_ln55_10 = or i1 %tmp_41, %icmp_ln56_10" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 271 'or' 'or_ln55_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln55_10 = select i1 %or_ln55_10, i13 %sext_ln55_21, i13 %ret_V_20" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51]   --->   Operation 272 'select' 'select_ln55_10' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln57_10 = zext i13 %select_ln55_10 to i64" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 273 'zext' 'zext_ln57_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%sin_lut_samples_V_addr_6 = getelementptr [1024 x i7]* @sin_lut_samples_V, i64 0, i64 %zext_ln57_10" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 274 'getelementptr' 'sin_lut_samples_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [2/2] (1.15ns)   --->   "%sin_lut_samples_V_load_6 = load i7* %sin_lut_samples_V_addr_6, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 275 'load' 'sin_lut_samples_V_load_6' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_3 : Operation 276 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_11 = mul i24 %r_V_10, %r_V_10" [firmware/myproject.cpp:52]   --->   Operation 276 'mul' 'r_V_11' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln703 = shl i24 %r_V_11, 2" [firmware/myproject.cpp:52]   --->   Operation 277 'shl' 'shl_ln703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.76ns)   --->   "%r_V_44 = sub i15 %sext_ln1118_4, %sext_ln1118_2" [firmware/myproject.cpp:52]   --->   Operation 278 'sub' 'r_V_44' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i21 @_ssdm_op_BitConcatenate.i21.i15.i6(i15 %r_V_44, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 279 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i24 %r_V_11, %shl_ln703" [firmware/myproject.cpp:52]   --->   Operation 280 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i21 %rhs_V_3 to i24" [firmware/myproject.cpp:52]   --->   Operation 281 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_14 = mul i24 %r_V_13, %r_V_13" [firmware/myproject.cpp:52]   --->   Operation 282 'mul' 'r_V_14' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i5 %cos_lut_samples_V_load_4 to i17" [firmware/myproject.cpp:52]   --->   Operation 283 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.49ns) (grouped into DSP with root node ret_V_22)   --->   "%r_V_45 = mul i17 %sext_ln1118, %sext_ln1118_22" [firmware/myproject.cpp:52]   --->   Operation 284 'mul' 'r_V_45' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%lhs_V_12 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_s, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 285 'bitconcatenate' 'lhs_V_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i18 %lhs_V_12 to i19" [firmware/myproject.cpp:52]   --->   Operation 286 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns) (grouped into DSP with root node ret_V_22)   --->   "%sext_ln703_18 = sext i17 %r_V_45 to i19" [firmware/myproject.cpp:52]   --->   Operation 287 'sext' 'sext_ln703_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_22 = add i19 %sext_ln703_18, %sext_ln728_4" [firmware/myproject.cpp:52]   --->   Operation 288 'add' 'ret_V_22' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 289 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln700_1 = add i24 %sub_ln1192, %sext_ln1192_2" [firmware/myproject.cpp:52]   --->   Operation 289 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i24 %r_V_18 to i26" [firmware/myproject.cpp:52]   --->   Operation 290 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i26 @_ssdm_op_BitConcatenate.i26.i24.i2(i24 %r_V_18, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 291 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.84ns)   --->   "%r_V_19 = sub i26 %shl_ln1118_6, %sext_ln1118_20" [firmware/myproject.cpp:52]   --->   Operation 292 'sub' 'r_V_19' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln700_6 = sext i26 %r_V_19 to i48" [firmware/myproject.cpp:52]   --->   Operation 293 'sext' 'sext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln700_7 = sext i28 %r_V_21 to i48" [firmware/myproject.cpp:52]   --->   Operation 294 'sext' 'sext_ln700_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (2.87ns)   --->   "%mul_ln700_2 = mul i48 %sext_ln700_7, %sext_ln700_6" [firmware/myproject.cpp:52]   --->   Operation 295 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 2.87> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (1.27ns)   --->   "%r_V_22 = mul i14 %sext_ln1118_6, %sext_ln1118_6" [firmware/myproject.cpp:52]   --->   Operation 296 'mul' 'r_V_22' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%lhs_V_16 = sext i12 %p_Val2_35 to i13" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:52]   --->   Operation 297 'sext' 'lhs_V_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.74ns)   --->   "%ret_V_28 = add i13 %lhs_V_16, 512" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:52]   --->   Operation 298 'add' 'ret_V_28' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_11)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_28, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:52]   --->   Operation 299 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_48 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %ret_V_28, i32 10, i32 12)" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:52]   --->   Operation 300 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.49ns)   --->   "%icmp_ln56_11 = icmp ne i3 %tmp_48, 0" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:52]   --->   Operation 301 'icmp' 'icmp_ln56_11' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_28, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:52]   --->   Operation 302 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_35 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1(i1 %tmp_50, i9 0, i1 %tmp_50)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:52]   --->   Operation 303 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln55_22 = sext i11 %tmp_35 to i12" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:52]   --->   Operation 304 'sext' 'sext_ln55_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.73ns)   --->   "%add_ln55_11 = add i12 %sext_ln55_22, 1023" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:52]   --->   Operation 305 'add' 'add_ln55_11' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_11)   --->   "%sext_ln55_23 = sext i12 %add_ln55_11 to i13" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:52]   --->   Operation 306 'sext' 'sext_ln55_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_11)   --->   "%or_ln55_11 = or i1 %tmp_47, %icmp_ln56_11" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:52]   --->   Operation 307 'or' 'or_ln55_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln55_11 = select i1 %or_ln55_11, i13 %sext_ln55_23, i13 %ret_V_28" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:52]   --->   Operation 308 'select' 'select_ln55_11' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln57_11 = zext i13 %select_ln55_11 to i64" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:52]   --->   Operation 309 'zext' 'zext_ln57_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%sin_lut_samples_V_addr_7 = getelementptr [1024 x i7]* @sin_lut_samples_V, i64 0, i64 %zext_ln57_11" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:52]   --->   Operation 310 'getelementptr' 'sin_lut_samples_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [2/2] (1.15ns)   --->   "%p_Val2_36 = load i7* %sin_lut_samples_V_addr_7, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:52]   --->   Operation 311 'load' 'p_Val2_36' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i8 %ret_V_30 to i16" [firmware/myproject.cpp:53]   --->   Operation 312 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (1.55ns)   --->   "%r_V_23 = mul i16 %sext_ln1118_25, %sext_ln1118_25" [firmware/myproject.cpp:53]   --->   Operation 313 'mul' 'r_V_23' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i16 %r_V_23 to i23" [firmware/myproject.cpp:53]   --->   Operation 314 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%lhs_V_18 = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %mul_ln728_1, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 315 'bitconcatenate' 'lhs_V_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.49ns) (grouped into DSP with root node ret_V_58)   --->   "%mul_ln1193_1 = mul i23 %sext_ln728_6, -43" [firmware/myproject.cpp:53]   --->   Operation 316 'mul' 'mul_ln1193_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 317 [1/1] (0.00ns) (grouped into DSP with root node ret_V_58)   --->   "%sext_ln1193 = sext i23 %mul_ln1193_1 to i24" [firmware/myproject.cpp:53]   --->   Operation 317 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_58 = add i24 %sext_ln1193, %lhs_V_18" [firmware/myproject.cpp:53]   --->   Operation 318 'add' 'ret_V_58' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%lhs_V_19 = sext i12 %p_Val2_41 to i13" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:53]   --->   Operation 319 'sext' 'lhs_V_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.74ns)   --->   "%ret_V_34 = add i13 %lhs_V_19, 512" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:53]   --->   Operation 320 'add' 'ret_V_34' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_12)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_34, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:53]   --->   Operation 321 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_53 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %ret_V_34, i32 10, i32 12)" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:53]   --->   Operation 322 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.49ns)   --->   "%icmp_ln56_12 = icmp ne i3 %tmp_53, 0" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:53]   --->   Operation 323 'icmp' 'icmp_ln56_12' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_34, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:53]   --->   Operation 324 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_42 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1(i1 %tmp_54, i9 0, i1 %tmp_54)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:53]   --->   Operation 325 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln55_24 = sext i11 %tmp_42 to i12" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:53]   --->   Operation 326 'sext' 'sext_ln55_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.73ns)   --->   "%add_ln55_12 = add i12 %sext_ln55_24, 1023" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:53]   --->   Operation 327 'add' 'add_ln55_12' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_12)   --->   "%sext_ln55_25 = sext i12 %add_ln55_12 to i13" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:53]   --->   Operation 328 'sext' 'sext_ln55_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_12)   --->   "%or_ln55_12 = or i1 %tmp_51, %icmp_ln56_12" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:53]   --->   Operation 329 'or' 'or_ln55_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln55_12 = select i1 %or_ln55_12, i13 %sext_ln55_25, i13 %ret_V_34" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:53]   --->   Operation 330 'select' 'select_ln55_12' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln57_12 = zext i13 %select_ln55_12 to i64" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:53]   --->   Operation 331 'zext' 'zext_ln57_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%cos_lut_samples_V_addr_5 = getelementptr [1024 x i5]* @cos_lut_samples_V, i64 0, i64 %zext_ln57_12" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:53]   --->   Operation 332 'getelementptr' 'cos_lut_samples_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 333 [2/2] (1.15ns)   --->   "%cos_lut_samples_V_load_5 = load i5* %cos_lut_samples_V_addr_5, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:53]   --->   Operation 333 'load' 'cos_lut_samples_V_load_5' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln700_9 = sext i12 %p_Val2_12 to i24" [firmware/myproject.cpp:53]   --->   Operation 334 'sext' 'sext_ln700_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln700_10 = sext i20 %ret_V_35 to i24" [firmware/myproject.cpp:53]   --->   Operation 335 'sext' 'sext_ln700_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.49ns) (grouped into DSP with root node ret_V_60)   --->   "%mul_ln700_4 = mul i24 %sext_ln700_9, %sext_ln700_10" [firmware/myproject.cpp:53]   --->   Operation 336 'mul' 'mul_ln700_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %p_Val2_22, i12 0)" [firmware/myproject.cpp:53]   --->   Operation 337 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_60 = add i24 %mul_ln700_4, %rhs_V_7" [firmware/myproject.cpp:53]   --->   Operation 338 'add' 'ret_V_60' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%p_Val2_43 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V_60, i32 12, i32 23)" [firmware/myproject.cpp:53]   --->   Operation 339 'partselect' 'p_Val2_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%lhs_V_21 = sext i12 %p_Val2_48 to i13" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:54]   --->   Operation 340 'sext' 'lhs_V_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.74ns)   --->   "%ret_V_41 = add i13 %lhs_V_21, 512" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:54]   --->   Operation 341 'add' 'ret_V_41' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_14)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_41, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 342 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_62 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %ret_V_41, i32 10, i32 12)" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:54]   --->   Operation 343 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.49ns)   --->   "%icmp_ln56_14 = icmp ne i3 %tmp_62, 0" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:54]   --->   Operation 344 'icmp' 'icmp_ln56_14' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_41, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 345 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_49 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1(i1 %tmp_63, i9 0, i1 %tmp_63)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 346 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln55_28 = sext i11 %tmp_49 to i12" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 347 'sext' 'sext_ln55_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.73ns)   --->   "%add_ln55_14 = add i12 %sext_ln55_28, 1023" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 348 'add' 'add_ln55_14' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_14)   --->   "%sext_ln55_29 = sext i12 %add_ln55_14 to i13" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 349 'sext' 'sext_ln55_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_14)   --->   "%or_ln55_14 = or i1 %tmp_60, %icmp_ln56_14" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 350 'or' 'or_ln55_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln55_14 = select i1 %or_ln55_14, i13 %sext_ln55_29, i13 %ret_V_41" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 351 'select' 'select_ln55_14' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln57_14 = zext i13 %select_ln55_14 to i64" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:54]   --->   Operation 352 'zext' 'zext_ln57_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%cos_lut_samples_V_addr_7 = getelementptr [1024 x i5]* @cos_lut_samples_V, i64 0, i64 %zext_ln57_14" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:54]   --->   Operation 353 'getelementptr' 'cos_lut_samples_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [2/2] (1.15ns)   --->   "%cos_lut_samples_V_load_7 = load i5* %cos_lut_samples_V_addr_7, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:54]   --->   Operation 354 'load' 'cos_lut_samples_V_load_7' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_3 : Operation 355 [1/1] (0.79ns)   --->   "%r_V_47 = sub i18 %sext_ln1118_12, %sext_ln1118_3" [firmware/myproject.cpp:54]   --->   Operation 355 'sub' 'r_V_47' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_22, i5 0)" [firmware/myproject.cpp:54]   --->   Operation 356 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i17 %shl_ln1118_7 to i18" [firmware/myproject.cpp:54]   --->   Operation 357 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %p_Val2_22, i2 0)" [firmware/myproject.cpp:54]   --->   Operation 358 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i14 %shl_ln1118_8 to i18" [firmware/myproject.cpp:54]   --->   Operation 359 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.79ns)   --->   "%r_V_48 = sub i18 %sext_ln1118_26, %sext_ln1118_27" [firmware/myproject.cpp:54]   --->   Operation 360 'sub' 'r_V_48' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_18 = add i18 %r_V_47, %r_V_48" [firmware/myproject.cpp:54]   --->   Operation 361 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 362 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_63 = add i18 %add_ln1192_18, 1536" [firmware/myproject.cpp:54]   --->   Operation 362 'add' 'ret_V_63' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%p_Val2_52 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_63, i32 6, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 363 'partselect' 'p_Val2_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.49ns) (grouped into DSP with root node ret_V_64)   --->   "%mul_ln700_5 = mul i18 %sext_ln700, 312" [firmware/myproject.cpp:54]   --->   Operation 364 'mul' 'mul_ln700_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_22, i6 0)" [firmware/myproject.cpp:54]   --->   Operation 365 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_64 = add i18 %mul_ln700_5, %rhs_V_8" [firmware/myproject.cpp:54]   --->   Operation 366 'add' 'ret_V_64' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%p_Val2_54 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_64, i32 6, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 367 'partselect' 'p_Val2_54' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.29>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i13 %ret_V_54 to i17" [firmware/myproject.cpp:50]   --->   Operation 368 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (1.89ns)   --->   "%ret_V_47 = mul i17 %sext_ln1193_1, 11" [firmware/myproject.cpp:50]   --->   Operation 369 'mul' 'ret_V_47' <Predicate = true> <Delay = 1.89> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [1/2] (1.15ns)   --->   "%sin_lut_samples_V_load_1 = load i7* %sin_lut_samples_V_addr_1, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:50]   --->   Operation 370 'load' 'sin_lut_samples_V_load_1' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i15 %ret_V_6 to i22" [firmware/myproject.cpp:50]   --->   Operation 371 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i7 %sin_lut_samples_V_load_1 to i22" [firmware/myproject.cpp:50]   --->   Operation 372 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700 = mul i22 %sext_ln700_2, %sext_ln700_1" [firmware/myproject.cpp:50]   --->   Operation 373 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 374 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%sext_ln700_11 = sext i22 %mul_ln700 to i24" [firmware/myproject.cpp:50]   --->   Operation 374 'sext' 'sext_ln700_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i23 @_ssdm_op_BitConcatenate.i23.i17.i6(i17 %ret_V_47, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 375 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i23 %lhs_V_3 to i24" [firmware/myproject.cpp:50]   --->   Operation 376 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i24 %sext_ln700_11, %sext_ln700_3" [firmware/myproject.cpp:50]   --->   Operation 377 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 378 [1/2] (1.15ns)   --->   "%sin_lut_samples_V_load_2 = load i7* %sin_lut_samples_V_addr_2, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:50]   --->   Operation 378 'load' 'sin_lut_samples_V_load_2' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i5 %p_Val2_46 to i10" [firmware/myproject.cpp:51]   --->   Operation 379 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.91ns)   --->   "%r_V_41 = mul i10 %sext_ln1118_11, %sext_ln1118_11" [firmware/myproject.cpp:51]   --->   Operation 380 'mul' 'r_V_41' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln703_16 = sext i10 %r_V_41 to i14" [firmware/myproject.cpp:51]   --->   Operation 381 'sext' 'sext_ln703_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %p_Val2_26, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 382 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i13 %rhs_V_2 to i14" [firmware/myproject.cpp:51]   --->   Operation 383 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (0.75ns)   --->   "%ret_V_18 = sub i14 %sext_ln703_16, %sext_ln728_3" [firmware/myproject.cpp:51]   --->   Operation 384 'sub' 'ret_V_18' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i16 %ret_V_15 to i30" [firmware/myproject.cpp:51]   --->   Operation 385 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i14 %ret_V_18 to i30" [firmware/myproject.cpp:51]   --->   Operation 386 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_7 = mul i30 %sext_ln1118_15, %sext_ln1118_14" [firmware/myproject.cpp:51]   --->   Operation 387 'mul' 'r_V_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 388 [1/2] (1.15ns)   --->   "%sin_lut_samples_V_load_6 = load i7* %sin_lut_samples_V_addr_6, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51]   --->   Operation 388 'load' 'sin_lut_samples_V_load_6' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i24 %r_V_14 to i26" [firmware/myproject.cpp:52]   --->   Operation 389 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i26 @_ssdm_op_BitConcatenate.i26.i24.i2(i24 %r_V_14, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 390 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.84ns)   --->   "%r_V_15 = sub i26 %shl_ln1118_5, %sext_ln1118_18" [firmware/myproject.cpp:52]   --->   Operation 391 'sub' 'r_V_15' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i26 %r_V_15 to i36" [firmware/myproject.cpp:52]   --->   Operation 392 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i19 %ret_V_22 to i36" [firmware/myproject.cpp:52]   --->   Operation 393 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_1 = mul i36 %sext_ln700_5, %sext_ln700_4" [firmware/myproject.cpp:52]   --->   Operation 394 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%shl_ln1 = call i36 @_ssdm_op_BitConcatenate.i36.i24.i12(i24 %add_ln700_1, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 395 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (0.92ns)   --->   "%sub_ln700 = sub i36 %shl_ln1, %mul_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 396 'sub' 'sub_ln700' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln700_8 = sext i14 %r_V_22 to i48" [firmware/myproject.cpp:52]   --->   Operation 397 'sext' 'sext_ln700_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (3.74ns)   --->   "%mul_ln700_3 = mul i48 %sext_ln700_8, %mul_ln700_2" [firmware/myproject.cpp:52]   --->   Operation 398 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 399 [1/2] (1.15ns)   --->   "%p_Val2_36 = load i7* %sin_lut_samples_V_addr_7, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:52]   --->   Operation 399 'load' 'p_Val2_36' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_4 : Operation 400 [1/1] (0.83ns)   --->   "%ret_V_32 = add i24 %ret_V_58, 438272" [firmware/myproject.cpp:53]   --->   Operation 400 'add' 'ret_V_32' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i24 %ret_V_32 to i34" [firmware/myproject.cpp:53]   --->   Operation 401 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i10 %r_V_41 to i34" [firmware/myproject.cpp:53]   --->   Operation 402 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_24 = mul i34 %sext_ln1118_30, %sext_ln1118_28" [firmware/myproject.cpp:53]   --->   Operation 403 'mul' 'r_V_24' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 404 [1/2] (1.15ns)   --->   "%cos_lut_samples_V_load_5 = load i5* %cos_lut_samples_V_addr_5, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:53]   --->   Operation 404 'load' 'cos_lut_samples_V_load_5' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%lhs_V_20 = sext i12 %p_Val2_43 to i13" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:53]   --->   Operation 405 'sext' 'lhs_V_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.74ns)   --->   "%ret_V_37 = add i13 %lhs_V_20, 512" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:53]   --->   Operation 406 'add' 'ret_V_37' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_13)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_37, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:53]   --->   Operation 407 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_56 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %ret_V_37, i32 10, i32 12)" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:53]   --->   Operation 408 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (0.49ns)   --->   "%icmp_ln56_13 = icmp ne i3 %tmp_56, 0" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:53]   --->   Operation 409 'icmp' 'icmp_ln56_13' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_37, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:53]   --->   Operation 410 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_45 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1(i1 %tmp_58, i9 0, i1 %tmp_58)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:53]   --->   Operation 411 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln55_26 = sext i11 %tmp_45 to i12" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:53]   --->   Operation 412 'sext' 'sext_ln55_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (0.73ns)   --->   "%add_ln55_13 = add i12 %sext_ln55_26, 1023" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:53]   --->   Operation 413 'add' 'add_ln55_13' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_13)   --->   "%sext_ln55_27 = sext i12 %add_ln55_13 to i13" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:53]   --->   Operation 414 'sext' 'sext_ln55_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_13)   --->   "%or_ln55_13 = or i1 %tmp_55, %icmp_ln56_13" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:53]   --->   Operation 415 'or' 'or_ln55_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln55_13 = select i1 %or_ln55_13, i13 %sext_ln55_27, i13 %ret_V_37" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:53]   --->   Operation 416 'select' 'select_ln55_13' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln57_13 = zext i13 %select_ln55_13 to i64" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:53]   --->   Operation 417 'zext' 'zext_ln57_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%cos_lut_samples_V_addr_6 = getelementptr [1024 x i5]* @cos_lut_samples_V, i64 0, i64 %zext_ln57_13" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:53]   --->   Operation 418 'getelementptr' 'cos_lut_samples_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 419 [2/2] (1.15ns)   --->   "%cos_lut_samples_V_load_6 = load i5* %cos_lut_samples_V_addr_6, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:53]   --->   Operation 419 'load' 'cos_lut_samples_V_load_6' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln703_25 = sext i5 %p_Val2_46 to i6" [firmware/myproject.cpp:54]   --->   Operation 420 'sext' 'sext_ln703_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.70ns)   --->   "%ret_V_39 = add i6 %sext_ln703_25, 30" [firmware/myproject.cpp:54]   --->   Operation 421 'add' 'ret_V_39' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 422 [1/2] (1.15ns)   --->   "%cos_lut_samples_V_load_7 = load i5* %cos_lut_samples_V_addr_7, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:54]   --->   Operation 422 'load' 'cos_lut_samples_V_load_7' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_4 : Operation 423 [1/1] (0.00ns)   --->   "%lhs_V_22 = sext i12 %p_Val2_52 to i13" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:54]   --->   Operation 423 'sext' 'lhs_V_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 424 [1/1] (0.74ns)   --->   "%ret_V_43 = add i13 %lhs_V_22, 512" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:54]   --->   Operation 424 'add' 'ret_V_43' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_15)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_43, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 425 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_65 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %ret_V_43, i32 10, i32 12)" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:54]   --->   Operation 426 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.49ns)   --->   "%icmp_ln56_15 = icmp ne i3 %tmp_65, 0" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:54]   --->   Operation 427 'icmp' 'icmp_ln56_15' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_43, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 428 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_52 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1(i1 %tmp_66, i9 0, i1 %tmp_66)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 429 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln55_30 = sext i11 %tmp_52 to i12" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 430 'sext' 'sext_ln55_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (0.73ns)   --->   "%add_ln55_15 = add i12 %sext_ln55_30, 1023" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 431 'add' 'add_ln55_15' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_15)   --->   "%sext_ln55_31 = sext i12 %add_ln55_15 to i13" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 432 'sext' 'sext_ln55_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_15)   --->   "%or_ln55_15 = or i1 %tmp_64, %icmp_ln56_15" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 433 'or' 'or_ln55_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 434 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln55_15 = select i1 %or_ln55_15, i13 %sext_ln55_31, i13 %ret_V_43" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 434 'select' 'select_ln55_15' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln57_15 = zext i13 %select_ln55_15 to i64" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:54]   --->   Operation 435 'zext' 'zext_ln57_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%cos_lut_samples_V_addr_8 = getelementptr [1024 x i5]* @cos_lut_samples_V, i64 0, i64 %zext_ln57_15" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:54]   --->   Operation 436 'getelementptr' 'cos_lut_samples_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 437 [2/2] (1.15ns)   --->   "%cos_lut_samples_V_load_8 = load i5* %cos_lut_samples_V_addr_8, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:54]   --->   Operation 437 'load' 'cos_lut_samples_V_load_8' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%lhs_V_23 = sext i12 %p_Val2_54 to i13" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:54]   --->   Operation 438 'sext' 'lhs_V_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.74ns)   --->   "%ret_V_45 = add i13 %lhs_V_23, 512" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:54]   --->   Operation 439 'add' 'ret_V_45' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_16)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_45, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 440 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_68 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %ret_V_45, i32 10, i32 12)" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:54]   --->   Operation 441 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.49ns)   --->   "%icmp_ln56_16 = icmp ne i3 %tmp_68, 0" [firmware/nnet_utils/nnet_types.h:56->firmware/myproject.cpp:54]   --->   Operation 442 'icmp' 'icmp_ln56_16' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_45, i32 12)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 443 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_57 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1(i1 %tmp_69, i9 0, i1 %tmp_69)" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 444 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln55_32 = sext i11 %tmp_57 to i12" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 445 'sext' 'sext_ln55_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (0.73ns)   --->   "%add_ln55_16 = add i12 %sext_ln55_32, 1023" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 446 'add' 'add_ln55_16' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_16)   --->   "%sext_ln55_33 = sext i12 %add_ln55_16 to i13" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 447 'sext' 'sext_ln55_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_16)   --->   "%or_ln55_16 = or i1 %tmp_67, %icmp_ln56_16" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 448 'or' 'or_ln55_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 449 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln55_16 = select i1 %or_ln55_16, i13 %sext_ln55_33, i13 %ret_V_45" [firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:54]   --->   Operation 449 'select' 'select_ln55_16' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln57_16 = zext i13 %select_ln55_16 to i64" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:54]   --->   Operation 450 'zext' 'zext_ln57_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%sin_lut_samples_V_addr_9 = getelementptr [1024 x i7]* @sin_lut_samples_V, i64 0, i64 %zext_ln57_16" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:54]   --->   Operation 451 'getelementptr' 'sin_lut_samples_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 452 [2/2] (1.15ns)   --->   "%sin_lut_samples_V_load_9 = load i7* %sin_lut_samples_V_addr_9, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:54]   --->   Operation 452 'load' 'sin_lut_samples_V_load_9' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 4.03>
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i7 %sin_lut_samples_V_load_2 to i13" [firmware/myproject.cpp:50]   --->   Operation 453 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 454 [1/1] (1.27ns)   --->   "%mul_ln728 = mul i13 %sext_ln1118_10, %sext_ln1118_10" [firmware/myproject.cpp:50]   --->   Operation 454 'mul' 'mul_ln728' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 455 [1/1] (0.00ns)   --->   "%rhs_V = call i19 @_ssdm_op_BitConcatenate.i19.i13.i6(i13 %mul_ln728, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 455 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i19 %rhs_V to i24" [firmware/myproject.cpp:50]   --->   Operation 456 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (0.83ns)   --->   "%ret_V_51 = add i24 %add_ln700, %sext_ln728_1" [firmware/myproject.cpp:50]   --->   Operation 457 'add' 'ret_V_51' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V_51, i32 12, i32 23)" [firmware/myproject.cpp:50]   --->   Operation 458 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i30 %r_V_7 to i35" [firmware/myproject.cpp:51]   --->   Operation 459 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i5 %cos_lut_samples_V_load_4 to i35" [firmware/myproject.cpp:51]   --->   Operation 460 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 461 [1/1] (3.02ns)   --->   "%r_V_8 = mul i35 %sext_ln1118_19, %sext_ln1118_16" [firmware/myproject.cpp:51]   --->   Operation 461 'mul' 'r_V_8' <Predicate = true> <Delay = 3.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 462 [1/1] (0.00ns)   --->   "%shl_ln700_1 = call i48 @_ssdm_op_BitConcatenate.i48.i36.i12(i36 %sub_ln700, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 462 'bitconcatenate' 'shl_ln700_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln700_1 = sub i48 %shl_ln700_1, %mul_ln700_3" [firmware/myproject.cpp:52]   --->   Operation 463 'sub' 'sub_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i43 @_ssdm_op_BitConcatenate.i43.i7.i36(i7 %p_Val2_36, i36 0)" [firmware/myproject.cpp:52]   --->   Operation 464 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i43 %rhs_V_6 to i48" [firmware/myproject.cpp:52]   --->   Operation 465 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (0.78ns) (root node of TernaryAdder)   --->   "%ret_V_57 = add i48 %sub_ln700_1, %sext_ln728_5" [firmware/myproject.cpp:52]   --->   Operation 466 'add' 'ret_V_57' <Predicate = true> <Delay = 0.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i12 @_ssdm_op_PartSelect.i12.i48.i32.i32(i48 %ret_V_57, i32 36, i32 47)" [firmware/myproject.cpp:52]   --->   Operation 467 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i5 %cos_lut_samples_V_load_5 to i10" [firmware/myproject.cpp:53]   --->   Operation 468 'sext' 'sext_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 469 [1/1] (0.91ns)   --->   "%r_V_25 = mul i10 %sext_ln1118_31, %sext_ln1118_31" [firmware/myproject.cpp:53]   --->   Operation 469 'mul' 'r_V_25' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i34 %r_V_24 to i44" [firmware/myproject.cpp:53]   --->   Operation 470 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i10 %r_V_25 to i44" [firmware/myproject.cpp:53]   --->   Operation 471 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 472 [1/1] (3.12ns)   --->   "%mul_ln1116_1 = mul i44 %sext_ln1116_6, %sext_ln1116_5" [firmware/myproject.cpp:53]   --->   Operation 472 'mul' 'mul_ln1116_1' <Predicate = true> <Delay = 3.12> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 473 [1/2] (1.15ns)   --->   "%cos_lut_samples_V_load_6 = load i5* %cos_lut_samples_V_addr_6, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:53]   --->   Operation 473 'load' 'cos_lut_samples_V_load_6' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_5 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i5 %cos_lut_samples_V_load_6 to i10" [firmware/myproject.cpp:53]   --->   Operation 474 'sext' 'sext_ln1118_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 475 [1/1] (0.91ns)   --->   "%r_V_26 = mul i10 %sext_ln1118_32, %sext_ln1118_32" [firmware/myproject.cpp:53]   --->   Operation 475 'mul' 'r_V_26' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i6 %ret_V_39 to i12" [firmware/myproject.cpp:54]   --->   Operation 476 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 477 [1/1] (1.23ns)   --->   "%r_V_28 = mul i12 %zext_ln1118, %zext_ln1118" [firmware/myproject.cpp:54]   --->   Operation 477 'mul' 'r_V_28' <Predicate = true> <Delay = 1.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i12 %r_V_28 to i22" [firmware/myproject.cpp:54]   --->   Operation 478 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i5 %cos_lut_samples_V_load_7 to i10" [firmware/myproject.cpp:54]   --->   Operation 479 'sext' 'sext_ln1118_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 480 [1/1] (0.91ns)   --->   "%r_V_29 = mul i10 %sext_ln1118_33, %sext_ln1118_33" [firmware/myproject.cpp:54]   --->   Operation 480 'mul' 'r_V_29' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i10 %r_V_29 to i22" [firmware/myproject.cpp:54]   --->   Operation 481 'sext' 'sext_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 482 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_30 = mul i22 %sext_ln1118_34, %zext_ln1118_1" [firmware/myproject.cpp:54]   --->   Operation 482 'mul' 'r_V_30' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 483 [1/2] (1.15ns)   --->   "%cos_lut_samples_V_load_8 = load i5* %cos_lut_samples_V_addr_8, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:54]   --->   Operation 483 'load' 'cos_lut_samples_V_load_8' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_5 : Operation 484 [1/2] (1.15ns)   --->   "%sin_lut_samples_V_load_9 = load i7* %sin_lut_samples_V_addr_9, align 1" [firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:54]   --->   Operation 484 'load' 'sin_lut_samples_V_load_9' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 3.68>
ST_6 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i35 %r_V_8 to i42" [firmware/myproject.cpp:51]   --->   Operation 485 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i7 %sin_lut_samples_V_load_5 to i42" [firmware/myproject.cpp:51]   --->   Operation 486 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 487 [1/1] (3.09ns)   --->   "%mul_ln1116 = mul i42 %sext_ln1116_1, %sext_ln1116" [firmware/myproject.cpp:51]   --->   Operation 487 'mul' 'mul_ln1116' <Predicate = true> <Delay = 3.09> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i44 %mul_ln1116_1 to i45" [firmware/myproject.cpp:53]   --->   Operation 488 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i10 %r_V_26 to i45" [firmware/myproject.cpp:53]   --->   Operation 489 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 490 [1/1] (3.68ns)   --->   "%r_V_46 = mul i45 %sext_ln1118_24, %sext_ln1116_7" [firmware/myproject.cpp:53]   --->   Operation 490 'mul' 'r_V_46' <Predicate = true> <Delay = 3.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i5 %cos_lut_samples_V_load_8 to i10" [firmware/myproject.cpp:54]   --->   Operation 491 'sext' 'sext_ln1118_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 492 [1/1] (0.91ns)   --->   "%r_V_33 = mul i10 %sext_ln1118_35, %sext_ln1118_35" [firmware/myproject.cpp:54]   --->   Operation 492 'mul' 'r_V_33' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i22 %r_V_30 to i32" [firmware/myproject.cpp:54]   --->   Operation 493 'sext' 'sext_ln1118_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i10 %r_V_33 to i32" [firmware/myproject.cpp:54]   --->   Operation 494 'sext' 'sext_ln1118_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 495 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_34 = mul i32 %sext_ln1118_37, %sext_ln1118_36" [firmware/myproject.cpp:54]   --->   Operation 495 'mul' 'r_V_34' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i7 %sin_lut_samples_V_load_9 to i14" [firmware/myproject.cpp:54]   --->   Operation 496 'sext' 'sext_ln1118_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 497 [1/1] (1.27ns)   --->   "%r_V_35 = mul i14 %sext_ln1118_39, %sext_ln1118_39" [firmware/myproject.cpp:54]   --->   Operation 497 'mul' 'r_V_35' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.12>
ST_7 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i42 %mul_ln1116 to i44" [firmware/myproject.cpp:51]   --->   Operation 498 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i7 %sin_lut_samples_V_load_6 to i44" [firmware/myproject.cpp:51]   --->   Operation 499 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 500 [1/1] (3.53ns)   --->   "%r_V_43 = mul i44 %sext_ln1118_17, %sext_ln1116_2" [firmware/myproject.cpp:51]   --->   Operation 500 'mul' 'r_V_43' <Predicate = true> <Delay = 3.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i45 %r_V_46 to i55" [firmware/myproject.cpp:53]   --->   Operation 501 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 502 [1/1] (1.02ns)   --->   "%ret_V_61 = add i55 %sext_ln1192_3, -17451448556060672" [firmware/myproject.cpp:53]   --->   Operation 502 'add' 'ret_V_61' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_59 = call i7 @_ssdm_op_PartSelect.i7.i55.i32.i32(i55 %ret_V_61, i32 48, i32 54)" [firmware/myproject.cpp:53]   --->   Operation 503 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i32 %r_V_34 to i38" [firmware/myproject.cpp:54]   --->   Operation 504 'sext' 'sext_ln1118_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i14 %r_V_35 to i38" [firmware/myproject.cpp:54]   --->   Operation 505 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 506 [1/1] (3.17ns)   --->   "%r_V_49 = mul i38 %sext_ln1118_29, %sext_ln1118_38" [firmware/myproject.cpp:54]   --->   Operation 506 'mul' 'r_V_49' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i38 %r_V_49 to i49" [firmware/myproject.cpp:54]   --->   Operation 507 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 508 [1/1] (0.95ns)   --->   "%ret_V_65 = add i49 %sext_ln1192_4, -277076930199552" [firmware/myproject.cpp:54]   --->   Operation 508 'add' 'ret_V_65' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_70 = call i7 @_ssdm_op_PartSelect.i7.i49.i32.i32(i49 %ret_V_65, i32 42, i32 48)" [firmware/myproject.cpp:54]   --->   Operation 509 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.96>
ST_8 : Operation 510 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_4_V), !map !282"   --->   Operation 510 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 511 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_3_V), !map !288"   --->   Operation 511 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 512 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_2_V), !map !294"   --->   Operation 512 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 513 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_1_V), !map !300"   --->   Operation 513 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 514 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_0_V), !map !306"   --->   Operation 514 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 515 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i192* %x_V), !map !312"   --->   Operation 515 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 516 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 516 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 517 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %x_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 517 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 518 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %y_0_V, i12* %y_1_V, i12* %y_2_V, i12* %y_3_V, i12* %y_4_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:32]   --->   Operation 518 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 519 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:33]   --->   Operation 519 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 520 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_0_V, i12 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 520 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i44 %r_V_43 to i45" [firmware/myproject.cpp:51]   --->   Operation 521 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 522 [1/1] (0.96ns)   --->   "%ret_V_53 = add i45 %sext_ln1192_1, -3848290697216" [firmware/myproject.cpp:51]   --->   Operation 522 'add' 'ret_V_53' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_46 = call i9 @_ssdm_op_PartSelect.i9.i45.i32.i32(i45 %ret_V_53, i32 36, i32 44)" [firmware/myproject.cpp:51]   --->   Operation 523 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i9 %tmp_46 to i12" [firmware/myproject.cpp:51]   --->   Operation 524 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 525 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_1_V, i12 %sext_ln708)" [firmware/myproject.cpp:51]   --->   Operation 525 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 526 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_2_V, i12 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 526 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i7 %tmp_59 to i12" [firmware/myproject.cpp:53]   --->   Operation 527 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 528 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_3_V, i12 %sext_ln708_1)" [firmware/myproject.cpp:53]   --->   Operation 528 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i7 %tmp_70 to i12" [firmware/myproject.cpp:54]   --->   Operation 529 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 530 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_4_V, i12 %sext_ln708_2)" [firmware/myproject.cpp:54]   --->   Operation 530 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 531 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 531 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.96ns
The critical path consists of the following:
	wire read on port 'x_V' (firmware/myproject.cpp:50) [21]  (0 ns)
	'add' operation ('ret.V', firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:51) [142]  (0.745 ns)
	'add' operation ('add_ln55_4', firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51) [149]  (0.735 ns)
	'select' operation ('select_ln55_4', firmware/nnet_utils/nnet_types.h:55->firmware/myproject.cpp:51) [152]  (0.321 ns)
	'getelementptr' operation ('cos_lut_samples_V_addr_1', firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51) [154]  (0 ns)
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_types.h:57->firmware/myproject.cpp:51) on array 'cos_lut_samples_V' [155]  (1.16 ns)

 <State 2>: 4.03ns
The critical path consists of the following:
	'sub' operation ('ret.V', firmware/myproject.cpp:50) [29]  (0.745 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:52) [317]  (0.755 ns)
	'mul' operation of DSP[319] ('r.V', firmware/myproject.cpp:52) [319]  (2.53 ns)

 <State 3>: 4.08ns
The critical path consists of the following:
	'mul' operation ('r.V', firmware/myproject.cpp:53) [362]  (1.55 ns)
	'mul' operation of DSP[367] ('mul_ln1193_1', firmware/myproject.cpp:53) [365]  (0.494 ns)
	'add' operation of DSP[367] ('ret.V', firmware/myproject.cpp:53) [367]  (2.04 ns)

 <State 4>: 4.3ns
The critical path consists of the following:
	'sub' operation ('r.V', firmware/myproject.cpp:52) [298]  (0.844 ns)
	'mul' operation of DSP[307] ('mul_ln700_1', firmware/myproject.cpp:52) [307]  (2.53 ns)
	'sub' operation ('sub_ln700', firmware/myproject.cpp:52) [310]  (0.922 ns)

 <State 5>: 4.03ns
The critical path consists of the following:
	'mul' operation ('r.V', firmware/myproject.cpp:53) [392]  (0.91 ns)
	'mul' operation ('mul_ln1116_1', firmware/myproject.cpp:53) [395]  (3.12 ns)

 <State 6>: 3.68ns
The critical path consists of the following:
	'mul' operation ('r.V', firmware/myproject.cpp:53) [423]  (3.68 ns)

 <State 7>: 4.13ns
The critical path consists of the following:
	'mul' operation ('r.V', firmware/myproject.cpp:54) [508]  (3.17 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:54) [510]  (0.958 ns)

 <State 8>: 0.961ns
The critical path consists of the following:
	'add' operation ('ret.V', firmware/myproject.cpp:51) [285]  (0.961 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
