{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698270243398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698270243398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 16:44:03 2023 " "Processing started: Wed Oct 25 16:44:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698270243398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698270243398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display_divider -c display_divider " "Command: quartus_map --read_settings_files=on --write_settings_files=off display_divider -c display_divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698270243398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698270243653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698270243653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench1-behavioral " "Found design unit 1: testbench1-behavioral" {  } { { "divider_tb.vhd" "" { Text "C:/Users/laptop/Documents/lab2/divider_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698270250116 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench1 " "Found entity 1: testbench1" {  } { { "divider_tb.vhd" "" { Text "C:/Users/laptop/Documents/lab2/divider_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698270250116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698270250116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_const.vhd 2 0 " "Found 2 design units, including 0 entities, in source file divider_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_const " "Found design unit 1: divider_const" {  } { { "divider_const.vhd" "" { Text "C:/Users/laptop/Documents/lab2/divider_const.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698270250118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divider_const-body " "Found design unit 2: divider_const-body" {  } { { "divider_const.vhd" "" { Text "C:/Users/laptop/Documents/lab2/divider_const.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698270250118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698270250118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 3 1 " "Found 3 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-behavioral_sequential " "Found design unit 1: divider-behavioral_sequential" {  } { { "divider.vhd" "" { Text "C:/Users/laptop/Documents/lab2/divider.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698270250120 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divider-structural_combinational " "Found design unit 2: divider-structural_combinational" {  } { { "divider.vhd" "" { Text "C:/Users/laptop/Documents/lab2/divider.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698270250120 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/laptop/Documents/lab2/divider.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698270250120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698270250120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-behavioral " "Found design unit 1: testbench-behavioral" {  } { { "comparator_tb.vhd" "" { Text "C:/Users/laptop/Documents/lab2/comparator_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698270250121 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "comparator_tb.vhd" "" { Text "C:/Users/laptop/Documents/lab2/comparator_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698270250121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698270250121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-behavioral " "Found design unit 1: comparator-behavioral" {  } { { "comparator.vhd" "" { Text "C:/Users/laptop/Documents/lab2/comparator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698270250123 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/laptop/Documents/lab2/comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698270250123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698270250123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_divider-structural " "Found design unit 1: display_divider-structural" {  } { { "display_divider.vhd" "" { Text "C:/Users/laptop/Documents/lab2/display_divider.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698270250124 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_divider " "Found entity 1: display_divider" {  } { { "display_divider.vhd" "" { Text "C:/Users/laptop/Documents/lab2/display_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698270250124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698270250124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laptop/documents/leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/laptop/documents/leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "../leddcd.vhd" "" { Text "C:/Users/laptop/Documents/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698270250126 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "../leddcd.vhd" "" { Text "C:/Users/laptop/Documents/leddcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698270250126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698270250126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laptop/documents/decoder.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/laptop/documents/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder " "Found design unit 1: decoder" {  } { { "../decoder.vhd" "" { Text "C:/Users/laptop/Documents/decoder.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698270250128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder-body " "Found design unit 2: decoder-body" {  } { { "../decoder.vhd" "" { Text "C:/Users/laptop/Documents/decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698270250128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698270250128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display_divider " "Elaborating entity \"display_divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698270250151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:divider1 " "Elaborating entity \"divider\" for hierarchy \"divider:divider1\"" {  } { { "display_divider.vhd" "divider1" { Text "C:/Users/laptop/Documents/lab2/display_divider.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698270250152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator divider:divider1\|comparator:\\subtractor:0:firstslice:comp_first " "Elaborating entity \"comparator\" for hierarchy \"divider:divider1\|comparator:\\subtractor:0:firstslice:comp_first\"" {  } { { "divider.vhd" "\\subtractor:0:firstslice:comp_first" { Text "C:/Users/laptop/Documents/lab2/divider.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698270250153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd leddcd:\\quot:0:quot_dcd " "Elaborating entity \"leddcd\" for hierarchy \"leddcd:\\quot:0:quot_dcd\"" {  } { { "display_divider.vhd" "\\quot:0:quot_dcd" { Text "C:/Users/laptop/Documents/lab2/display_divider.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698270250155 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "overflow1\[1\] GND " "Pin \"overflow1\[1\]\" is stuck at GND" {  } { { "display_divider.vhd" "" { Text "C:/Users/laptop/Documents/lab2/display_divider.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698270250574 "|display_divider|overflow1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overflow1\[2\] GND " "Pin \"overflow1\[2\]\" is stuck at GND" {  } { { "display_divider.vhd" "" { Text "C:/Users/laptop/Documents/lab2/display_divider.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698270250574 "|display_divider|overflow1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overflow1\[6\] VCC " "Pin \"overflow1\[6\]\" is stuck at VCC" {  } { { "display_divider.vhd" "" { Text "C:/Users/laptop/Documents/lab2/display_divider.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698270250574 "|display_divider|overflow1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698270250574 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698270250628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698270250975 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698270250975 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk1 " "No output dependent on input pin \"clk1\"" {  } { { "display_divider.vhd" "" { Text "C:/Users/laptop/Documents/lab2/display_divider.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698270251014 "|display_divider|clk1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698270251014 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "160 " "Implemented 160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698270251014 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698270251014 ""} { "Info" "ICUT_CUT_TM_LCELLS" "118 " "Implemented 118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698270251014 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698270251014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698270251028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 16:44:11 2023 " "Processing ended: Wed Oct 25 16:44:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698270251028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698270251028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698270251028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698270251028 ""}
