On the construction of zero-deficiency parallel prefix circuits with minimum depth