verilog work "core_sobel.v"
