a:16:{s:4:"type";s:18:"FFMLFlexPerceptron";s:7:"version";s:3:"1.1";s:5:"title";s:19:"Flex XOR logic gate";s:11:"description";s:98:"Given two inputs, this will output 1 if either, but not both, inputs are 1 else it will output -1.";s:10:"layerCount";i:3;s:9:"nodeCount";a:3:{i:0;i:2;i:1;i:1;i:2;i:1;}s:10:"edgeWeight";a:2:{i:0;a:2:{i:0;a:3:{s:3:"1_1";i:0;s:3:"2_0";d:-1.4444019912055233;s:3:"1_0";d:0.9826077902706073;}i:1;a:3:{s:3:"1_1";i:0;s:3:"2_0";d:-2.5582938409150291;s:3:"1_0";d:1.726220884600397;}}i:1;a:1:{i:0;a:1:{s:3:"2_0";d:3.3268057351812099;}}}s:13:"nodeThreshold";a:2:{i:1;a:1:{i:0;d:0.23238331677201429;}i:2;a:1:{i:0;d:-0.7614759848842495;}}s:12:"learningRate";a:1:{i:0;d:0.10000000000000001;}s:8:"momentum";d:0.80000000000000004;s:9:"isVerbose";b:0;s:18:"weightsInitialized";b:0;s:11:"trainDataID";a:4:{i:0;N;i:1;N;i:2;N;i:3;N;}s:13:"controlDataID";a:0:{}s:15:"layerConnectors";a:3:{s:3:"1_1";a:1:{i:0;a:2:{i:0;i:0;i:1;i:1;}}s:3:"2_0";a:2:{i:0;a:2:{i:0;i:0;i:1;i:1;}i:1;a:1:{i:0;i:0;}}s:3:"1_0";a:1:{i:0;a:2:{i:0;i:0;i:1;i:1;}}}s:8:"designed";b:0;}
