
*** Running vivado
    with args -log StudentID.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source StudentID.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source StudentID.tcl -notrace
Command: synth_design -top StudentID -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18352 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 354.574 ; gain = 83.066
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'StudentID' [E:/Modelsim_Vivado/lab10_StudentID/src/StudentID.v:1]
	Parameter sim bound to: 0 - type: integer 
	Parameter n bound to: 44 - type: integer 
	Parameter text bound to: 44'b10101010101000110010001000000010000000001000 
INFO: [Synth 8-638] synthesizing module 'cyclic' [E:/Modelsim_Vivado/lab10_StudentID/src/cyclic.v:1]
	Parameter n bound to: 44 - type: integer 
	Parameter text bound to: 44'b10101010101000110010001000000010000000001000 
INFO: [Synth 8-256] done synthesizing module 'cyclic' (1#1) [E:/Modelsim_Vivado/lab10_StudentID/src/cyclic.v:1]
INFO: [Synth 8-638] synthesizing module 'counter_n' [E:/Modelsim_Vivado/lab10_StudentID/src/counter_n.v:1]
	Parameter n bound to: 250000 - type: integer 
	Parameter counter_bits bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_n' (2#1) [E:/Modelsim_Vivado/lab10_StudentID/src/counter_n.v:1]
WARNING: [Synth 8-350] instance 'counter_n_inst1' of module 'counter_n' requires 5 connections, but only 4 given [E:/Modelsim_Vivado/lab10_StudentID/src/StudentID.v:38]
INFO: [Synth 8-638] synthesizing module 'counter_n__parameterized0' [E:/Modelsim_Vivado/lab10_StudentID/src/counter_n.v:1]
	Parameter n bound to: 200 - type: integer 
	Parameter counter_bits bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_n__parameterized0' (2#1) [E:/Modelsim_Vivado/lab10_StudentID/src/counter_n.v:1]
WARNING: [Synth 8-350] instance 'counter_n_inst2' of module 'counter_n' requires 5 connections, but only 4 given [E:/Modelsim_Vivado/lab10_StudentID/src/StudentID.v:42]
INFO: [Synth 8-638] synthesizing module 'display' [E:/Modelsim_Vivado/lab10_StudentID/src/display.v:1]
INFO: [Synth 8-226] default block is never used [E:/Modelsim_Vivado/lab10_StudentID/src/display.v:44]
INFO: [Synth 8-226] default block is never used [E:/Modelsim_Vivado/lab10_StudentID/src/display.v:57]
WARNING: [Synth 8-6014] Unused sequential element sel_reg was removed.  [E:/Modelsim_Vivado/lab10_StudentID/src/display.v:43]
WARNING: [Synth 8-6014] Unused sequential element d_temp_reg was removed.  [E:/Modelsim_Vivado/lab10_StudentID/src/display.v:56]
INFO: [Synth 8-256] done synthesizing module 'display' (3#1) [E:/Modelsim_Vivado/lab10_StudentID/src/display.v:1]
INFO: [Synth 8-256] done synthesizing module 'StudentID' (4#1) [E:/Modelsim_Vivado/lab10_StudentID/src/StudentID.v:1]
WARNING: [Synth 8-3331] design StudentID has unconnected port dp
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 393.902 ; gain = 122.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 393.902 ; gain = 122.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Modelsim_Vivado/lab10_StudentID/vivado/StudentID/StudentID.srcs/constrs_1/new/StudentID.xdc]
Finished Parsing XDC File [E:/Modelsim_Vivado/lab10_StudentID/vivado/StudentID/StudentID.srcs/constrs_1/new/StudentID.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Modelsim_Vivado/lab10_StudentID/vivado/StudentID/StudentID.srcs/constrs_1/new/StudentID.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/StudentID_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/StudentID_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 811.836 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 811.836 ; gain = 540.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 811.836 ; gain = 540.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 811.836 ; gain = 540.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 811.836 ; gain = 540.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cyclic 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
Module counter_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module counter_n__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design StudentID has unconnected port dp
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 811.836 ; gain = 540.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 811.836 ; gain = 540.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 811.836 ; gain = 540.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (cyclic_inst/q_reg[42]) is unused and will be removed from module StudentID.
WARNING: [Synth 8-3332] Sequential element (cyclic_inst/q_reg[38]) is unused and will be removed from module StudentID.
WARNING: [Synth 8-3332] Sequential element (cyclic_inst/q_reg[34]) is unused and will be removed from module StudentID.
WARNING: [Synth 8-3332] Sequential element (cyclic_inst/q_reg[30]) is unused and will be removed from module StudentID.
WARNING: [Synth 8-3332] Sequential element (cyclic_inst/q_reg[26]) is unused and will be removed from module StudentID.
WARNING: [Synth 8-3332] Sequential element (cyclic_inst/q_reg[22]) is unused and will be removed from module StudentID.
WARNING: [Synth 8-3332] Sequential element (cyclic_inst/q_reg[18]) is unused and will be removed from module StudentID.
WARNING: [Synth 8-3332] Sequential element (cyclic_inst/q_reg[14]) is unused and will be removed from module StudentID.
WARNING: [Synth 8-3332] Sequential element (cyclic_inst/q_reg[10]) is unused and will be removed from module StudentID.
WARNING: [Synth 8-3332] Sequential element (cyclic_inst/q_reg[6]) is unused and will be removed from module StudentID.
WARNING: [Synth 8-3332] Sequential element (cyclic_inst/q_reg[2]) is unused and will be removed from module StudentID.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 811.836 ; gain = 540.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 811.836 ; gain = 540.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 811.836 ; gain = 540.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 811.836 ; gain = 540.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 811.836 ; gain = 540.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 811.836 ; gain = 540.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 811.836 ; gain = 540.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|StudentID   | cyclic_inst/q_reg[31] | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |    20|
|4     |LUT2   |    10|
|5     |LUT3   |     7|
|6     |LUT4   |     4|
|7     |LUT5   |     2|
|8     |LUT6   |     9|
|9     |SRL16E |     2|
|10    |FDRE   |    45|
|11    |FDSE   |    12|
|12    |IBUF   |     2|
|13    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------------------+------+
|      |Instance          |Module                    |Cells |
+------+------------------+--------------------------+------+
|1     |top               |                          |   130|
|2     |  counter_n_inst1 |counter_n                 |    47|
|3     |  counter_n_inst2 |counter_n__parameterized0 |    18|
|4     |  cyclic_inst     |cyclic                    |    43|
|5     |  display_inst    |display                   |     8|
+------+------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 811.836 ; gain = 540.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 811.836 ; gain = 122.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 811.836 ; gain = 540.328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

23 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 811.836 ; gain = 549.289
INFO: [Common 17-1381] The checkpoint 'E:/Modelsim_Vivado/lab10_StudentID/vivado/StudentID/StudentID.runs/synth_1/StudentID.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 811.836 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 00:45:56 2023...
