-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ConvolutionInputGene_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_V_V_empty_n : IN STD_LOGIC;
    in_V_V_read : OUT STD_LOGIC;
    out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_V_V_full_n : IN STD_LOGIC;
    out_V_V_write : OUT STD_LOGIC;
    numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    numReps_empty_n : IN STD_LOGIC;
    numReps_read : OUT STD_LOGIC;
    numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    numReps_out_full_n : IN STD_LOGIC;
    numReps_out_write : OUT STD_LOGIC );
end;


architecture behav of ConvolutionInputGene_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv41_0 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv41_1 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000001";
    constant ap_const_lv9_180 : STD_LOGIC_VECTOR (8 downto 0) := "110000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_6B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal in_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_i_2857_reg_995 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1034 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal tmp_i_2857_reg_995_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_147_i_reg_999 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_147_i_reg_999_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal numReps_blk_n : STD_LOGIC;
    signal numReps_out_blk_n : STD_LOGIC;
    signal indvar_flatten_reg_289 : STD_LOGIC_VECTOR (40 downto 0);
    signal i_i_reg_300 : STD_LOGIC_VECTOR (8 downto 0);
    signal reg_378 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op159_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_predicate_op223_write_state8 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_i_2857_fu_483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_fu_655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_382 : STD_LOGIC_VECTOR (31 downto 0);
    signal numReps_read_reg_965 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal bound_fu_428_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal bound_reg_971 : STD_LOGIC_VECTOR (40 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal exitcond_flatten_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_976 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_439_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_i_fu_445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_985 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_457_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_i_2857_reg_995_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_2857_reg_995_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_147_i_fu_492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_147_i_reg_999_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_147_i_reg_999_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal count_simd_2_load_reg_1003 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2985_fu_510_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2985_reg_1008 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_148_i_fu_528_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_148_i_reg_1013 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_152_i_fu_540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_154_i_fu_557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_i_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_157_i_fu_588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1034_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_162_i_fu_360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_162_i_reg_1038 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_153_i_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_153_i_reg_1043 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_line_in_bloc_fu_763_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_in_bloc_reg_1047 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_read_fu_774_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_block_read_reg_1052 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_block_read_reg_1052_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2989_fu_787_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2989_reg_1057 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_V_addr_4_reg_1061 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_1_V_addr_4_reg_1066 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_2_V_addr_4_reg_1071 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_3_V_addr_4_reg_1076 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2984_fu_834_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2984_reg_1081 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_V_addr_reg_1085 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_1_V_addr_reg_1090 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_2_V_addr_reg_1095 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_3_V_addr_reg_1100 : STD_LOGIC_VECTOR (4 downto 0);
    signal outElem_V_fu_870_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal outElem_V_reg_1125 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal inputBuf_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_0_V_ce0 : STD_LOGIC;
    signal inputBuf_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputBuf_0_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_0_V_ce1 : STD_LOGIC;
    signal inputBuf_0_V_we1 : STD_LOGIC;
    signal inputBuf_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_1_V_ce0 : STD_LOGIC;
    signal inputBuf_1_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputBuf_1_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_1_V_ce1 : STD_LOGIC;
    signal inputBuf_1_V_we1 : STD_LOGIC;
    signal inputBuf_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_2_V_ce0 : STD_LOGIC;
    signal inputBuf_2_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputBuf_2_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_2_V_ce1 : STD_LOGIC;
    signal inputBuf_2_V_we1 : STD_LOGIC;
    signal inputBuf_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_3_V_ce0 : STD_LOGIC;
    signal inputBuf_3_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputBuf_3_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_3_V_ce1 : STD_LOGIC;
    signal inputBuf_3_V_we1 : STD_LOGIC;
    signal tmp_161_i_fu_779_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_146_i_fu_826_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_151_i_fu_863_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal read_block_3_fu_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_block_1_i_mid2_fu_471_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_block_3_cast_i_fu_683_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_block_fu_741_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_y_1_i_fu_98 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ofm_y_6_i_fu_622_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_x_2_fu_102 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_x_fu_582_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_y_2_fu_106 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_y_fu_514_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_2_fu_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_inp_1_i_fu_614_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_fu_725_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_x_2_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_x_fu_551_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_simd_2_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_simd_fu_534_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_9_fu_122 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_8_2854_fu_814_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_5_2851_fu_850_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_3_fu_126 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_3_i_fu_667_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_354_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal counter_internal_blo_fu_130 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_i_fu_712_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_417_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal p_shl_fu_410_p3 : STD_LOGIC_VECTOR (40 downto 0);
    signal p_shl2_fu_424_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal i_i_op_fu_451_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2988_fu_524_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_2987_fu_520_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal ofm_y_fu_602_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_158_i_fu_608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_159_i_fu_643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_160_i_fu_649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2983_fu_479_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal read_block_5_cast_fu_661_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal read_block_2_fu_675_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal counter_internal_blo_8_fu_700_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_164_i_fu_706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_150_i_fu_756_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2986_fu_752_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_768_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_block_write_6_2852_fu_794_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_163_i_fu_800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_block_write_7_2853_fu_806_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_fu_838_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_155_i_fu_844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_460 : BOOLEAN;
    signal ap_condition_472 : BOOLEAN;
    signal ap_condition_483 : BOOLEAN;
    signal ap_condition_494 : BOOLEAN;

    component BlackBoxJam_mux_4pcA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ConvolutionInputGFfa IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    inputBuf_0_V_U : component ConvolutionInputGFfa
    generic map (
        DataWidth => 32,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_0_V_address0,
        ce0 => inputBuf_0_V_ce0,
        q0 => inputBuf_0_V_q0,
        address1 => inputBuf_0_V_address1,
        ce1 => inputBuf_0_V_ce1,
        we1 => inputBuf_0_V_we1,
        d1 => reg_382);

    inputBuf_1_V_U : component ConvolutionInputGFfa
    generic map (
        DataWidth => 32,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_1_V_address0,
        ce0 => inputBuf_1_V_ce0,
        q0 => inputBuf_1_V_q0,
        address1 => inputBuf_1_V_address1,
        ce1 => inputBuf_1_V_ce1,
        we1 => inputBuf_1_V_we1,
        d1 => reg_382);

    inputBuf_2_V_U : component ConvolutionInputGFfa
    generic map (
        DataWidth => 32,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_2_V_address0,
        ce0 => inputBuf_2_V_ce0,
        q0 => inputBuf_2_V_q0,
        address1 => inputBuf_2_V_address1,
        ce1 => inputBuf_2_V_ce1,
        we1 => inputBuf_2_V_we1,
        d1 => reg_382);

    inputBuf_3_V_U : component ConvolutionInputGFfa
    generic map (
        DataWidth => 32,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_3_V_address0,
        ce0 => inputBuf_3_V_ce0,
        q0 => inputBuf_3_V_q0,
        address1 => inputBuf_3_V_address1,
        ce1 => inputBuf_3_V_ce1,
        we1 => inputBuf_3_V_we1,
        d1 => reg_382);

    BlackBoxJam_mux_4pcA_U311 : component BlackBoxJam_mux_4pcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => inputBuf_0_V_q0,
        din1 => inputBuf_1_V_q0,
        din2 => inputBuf_2_V_q0,
        din3 => inputBuf_3_V_q0,
        din4 => current_block_read_reg_1052_pp0_iter3_reg,
        dout => outElem_V_fu_870_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    count_simd_2_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_152_i_fu_540_p2 = ap_const_lv1_0) and (tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (tmp_147_i_fu_492_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                count_simd_2_fu_118 <= count_simd_fu_534_p2;
            elsif ((((tmp_154_i_fu_557_p2 = ap_const_lv1_0) and (tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (tmp_152_i_fu_540_p2 = ap_const_lv1_1) and (tmp_147_i_fu_492_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_156_i_fu_568_p2 = ap_const_lv1_0) and (tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (tmp_154_i_fu_557_p2 = ap_const_lv1_1) and (tmp_152_i_fu_540_p2 = ap_const_lv1_1) and (tmp_147_i_fu_492_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_157_i_fu_588_p2 = ap_const_lv1_0) and (tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (tmp_156_i_fu_568_p2 = ap_const_lv1_1) and (tmp_154_i_fu_557_p2 = ap_const_lv1_1) and (tmp_152_i_fu_540_p2 = ap_const_lv1_1) and (tmp_147_i_fu_492_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (tmp_157_i_fu_588_p2 = ap_const_lv1_1) and (tmp_156_i_fu_568_p2 = ap_const_lv1_1) and (tmp_154_i_fu_557_p2 = ap_const_lv1_1) and (tmp_152_i_fu_540_p2 = ap_const_lv1_1) and (tmp_147_i_fu_492_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                count_simd_2_fu_118 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    counter_internal_blo_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                counter_internal_blo_fu_130 <= p_i_fu_712_p3;
            elsif ((((tmp_153_i_fu_366_p2 = ap_const_lv1_1) and (tmp_i_2857_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                counter_internal_blo_fu_130 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_block_write_9_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_153_i_reg_1043 = ap_const_lv1_1) and (tmp_i_2857_reg_995 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_block_write_9_fu_122 <= current_block_write_5_2851_fu_850_p3;
            elsif (((or_cond_i_reg_1034 = ap_const_lv1_1) and (tmp_i_2857_reg_995 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_block_write_9_fu_122 <= current_block_write_8_2854_fu_814_p3;
            elsif ((not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                current_block_write_9_fu_122 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_line_3_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_153_i_fu_366_p2 = ap_const_lv1_0) and (tmp_i_2857_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_line_3_fu_126 <= grp_fu_354_p2;
            elsif (((tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (or_cond_i_fu_655_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_line_3_fu_126 <= current_line_3_i_fu_667_p3;
            elsif ((((tmp_153_i_fu_366_p2 = ap_const_lv1_1) and (tmp_i_2857_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                current_line_3_fu_126 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_i_reg_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_434_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                i_i_reg_300 <= i_fu_457_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                i_i_reg_300 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_289_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_434_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_289 <= indvar_flatten_next_fu_439_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                indvar_flatten_reg_289 <= ap_const_lv41_0;
            end if; 
        end if;
    end process;

    inp_2_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2857_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                inp_2_fu_110 <= inp_fu_725_p2;
            elsif (((tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (tmp_157_i_fu_588_p2 = ap_const_lv1_1) and (tmp_156_i_fu_568_p2 = ap_const_lv1_1) and (tmp_154_i_fu_557_p2 = ap_const_lv1_1) and (tmp_152_i_fu_540_p2 = ap_const_lv1_1) and (tmp_147_i_fu_492_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                inp_2_fu_110 <= p_inp_1_i_fu_614_p3;
            elsif ((not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                inp_2_fu_110 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    k_x_2_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_154_i_fu_557_p2 = ap_const_lv1_0) and (tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (tmp_152_i_fu_540_p2 = ap_const_lv1_1) and (tmp_147_i_fu_492_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                k_x_2_fu_114 <= k_x_fu_551_p2;
            elsif ((((tmp_156_i_fu_568_p2 = ap_const_lv1_0) and (tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (tmp_154_i_fu_557_p2 = ap_const_lv1_1) and (tmp_152_i_fu_540_p2 = ap_const_lv1_1) and (tmp_147_i_fu_492_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_157_i_fu_588_p2 = ap_const_lv1_0) and (tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (tmp_156_i_fu_568_p2 = ap_const_lv1_1) and (tmp_154_i_fu_557_p2 = ap_const_lv1_1) and (tmp_152_i_fu_540_p2 = ap_const_lv1_1) and (tmp_147_i_fu_492_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (tmp_157_i_fu_588_p2 = ap_const_lv1_1) and (tmp_156_i_fu_568_p2 = ap_const_lv1_1) and (tmp_154_i_fu_557_p2 = ap_const_lv1_1) and (tmp_152_i_fu_540_p2 = ap_const_lv1_1) and (tmp_147_i_fu_492_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k_x_2_fu_114 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    k_y_2_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_156_i_fu_568_p2 = ap_const_lv1_0) and (tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (tmp_154_i_fu_557_p2 = ap_const_lv1_1) and (tmp_152_i_fu_540_p2 = ap_const_lv1_1) and (tmp_147_i_fu_492_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                k_y_2_fu_106 <= k_y_fu_514_p2;
            elsif ((((tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (tmp_156_i_fu_568_p2 = ap_const_lv1_1) and (tmp_154_i_fu_557_p2 = ap_const_lv1_1) and (tmp_152_i_fu_540_p2 = ap_const_lv1_1) and (tmp_147_i_fu_492_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k_y_2_fu_106 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ofm_x_2_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_157_i_fu_588_p2 = ap_const_lv1_0) and (tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (tmp_156_i_fu_568_p2 = ap_const_lv1_1) and (tmp_154_i_fu_557_p2 = ap_const_lv1_1) and (tmp_152_i_fu_540_p2 = ap_const_lv1_1) and (tmp_147_i_fu_492_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ofm_x_2_fu_102 <= ofm_x_fu_582_p2;
            elsif ((((tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (tmp_157_i_fu_588_p2 = ap_const_lv1_1) and (tmp_156_i_fu_568_p2 = ap_const_lv1_1) and (tmp_154_i_fu_557_p2 = ap_const_lv1_1) and (tmp_152_i_fu_540_p2 = ap_const_lv1_1) and (tmp_147_i_fu_492_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                ofm_x_2_fu_102 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ofm_y_1_i_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (tmp_157_i_fu_588_p2 = ap_const_lv1_1) and (tmp_156_i_fu_568_p2 = ap_const_lv1_1) and (tmp_154_i_fu_557_p2 = ap_const_lv1_1) and (tmp_152_i_fu_540_p2 = ap_const_lv1_1) and (tmp_147_i_fu_492_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ofm_y_1_i_fu_98 <= p_ofm_y_6_i_fu_622_p3;
            elsif ((not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ofm_y_1_i_fu_98 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    read_block_3_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_153_i_fu_366_p2 = ap_const_lv1_1) and (tmp_i_2857_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                read_block_3_fu_94 <= read_block_fu_741_p2;
            elsif (((tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (or_cond_i_fu_655_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                read_block_3_fu_94 <= read_block_3_cast_i_fu_683_p1;
            elsif ((((tmp_153_i_fu_366_p2 = ap_const_lv1_0) and (tmp_i_2857_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_cond_i_fu_655_p2 = ap_const_lv1_0) and (tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                read_block_3_fu_94 <= read_block_1_i_mid2_fu_471_p3;
            elsif ((not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read_block_3_fu_94 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    bound_reg_971(40 downto 7) <= bound_fu_428_p2(40 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (tmp_147_i_fu_492_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                count_simd_2_load_reg_1003 <= count_simd_2_fu_118;
                tmp_148_i_reg_1013 <= tmp_148_i_fu_528_p2;
                tmp_2985_reg_1008 <= tmp_2985_fu_510_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_147_i_reg_999 = ap_const_lv1_1) and (tmp_i_2857_reg_995 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_block_read_reg_1052 <= current_block_read_fu_774_p2;
                current_line_in_bloc_reg_1047 <= current_line_in_bloc_fu_763_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                current_block_read_reg_1052_pp0_iter3_reg <= current_block_read_reg_1052;
                or_cond_i_reg_1034_pp0_iter2_reg <= or_cond_i_reg_1034;
                tmp_147_i_reg_999_pp0_iter2_reg <= tmp_147_i_reg_999;
                tmp_147_i_reg_999_pp0_iter3_reg <= tmp_147_i_reg_999_pp0_iter2_reg;
                tmp_147_i_reg_999_pp0_iter4_reg <= tmp_147_i_reg_999_pp0_iter3_reg;
                tmp_i_2857_reg_995_pp0_iter2_reg <= tmp_i_2857_reg_995;
                tmp_i_2857_reg_995_pp0_iter3_reg <= tmp_i_2857_reg_995_pp0_iter2_reg;
                tmp_i_2857_reg_995_pp0_iter4_reg <= tmp_i_2857_reg_995_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond_flatten_reg_976 <= exitcond_flatten_fu_434_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op159_read_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                inputBuf_0_V_addr_4_reg_1061 <= tmp_161_i_fu_779_p1(5 - 1 downto 0);
                inputBuf_1_V_addr_4_reg_1066 <= tmp_161_i_fu_779_p1(5 - 1 downto 0);
                inputBuf_2_V_addr_4_reg_1071 <= tmp_161_i_fu_779_p1(5 - 1 downto 0);
                inputBuf_3_V_addr_4_reg_1076 <= tmp_161_i_fu_779_p1(5 - 1 downto 0);
                tmp_2989_reg_1057 <= tmp_2989_fu_787_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2857_reg_995 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                inputBuf_0_V_addr_reg_1085 <= tmp_146_i_fu_826_p1(5 - 1 downto 0);
                inputBuf_1_V_addr_reg_1090 <= tmp_146_i_fu_826_p1(5 - 1 downto 0);
                inputBuf_2_V_addr_reg_1095 <= tmp_146_i_fu_826_p1(5 - 1 downto 0);
                inputBuf_3_V_addr_reg_1100 <= tmp_146_i_fu_826_p1(5 - 1 downto 0);
                tmp_2984_reg_1081 <= tmp_2984_fu_834_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                numReps_read_reg_965 <= numReps_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_cond_i_reg_1034 <= or_cond_i_fu_655_p2;
                tmp_147_i_reg_999 <= tmp_147_i_fu_492_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2857_reg_995_pp0_iter3_reg = ap_const_lv1_0) and (tmp_147_i_reg_999_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                outElem_V_reg_1125 <= outElem_V_fu_870_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_i_2857_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (or_cond_i_fu_655_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_378 <= current_line_3_fu_126;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_predicate_op159_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2857_reg_995 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_382 <= in_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2857_fu_483_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_153_i_reg_1043 <= tmp_153_i_fu_366_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2857_fu_483_p2 = ap_const_lv1_0) and (or_cond_i_fu_655_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_162_i_reg_1038 <= tmp_162_i_fu_360_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_976 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_2857_reg_995 <= tmp_i_2857_fu_483_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_434_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_reg_985 <= tmp_i_fu_445_p2;
            end if;
        end if;
    end process;
    bound_reg_971(6 downto 0) <= "0000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, numReps_empty_n, numReps_out_full_n, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter1, exitcond_flatten_fu_434_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (exitcond_flatten_fu_434_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (exitcond_flatten_fu_434_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state9 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, tmp_i_2857_reg_995, ap_enable_reg_pp0_iter5, ap_predicate_op159_read_state5, ap_predicate_op223_write_state8)
    begin
                ap_block_pp0_stage0_01001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op223_write_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op159_read_state5 = ap_const_boolean_1)) or ((tmp_i_2857_reg_995 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, tmp_i_2857_reg_995, ap_enable_reg_pp0_iter5, ap_predicate_op159_read_state5, ap_predicate_op223_write_state8)
    begin
                ap_block_pp0_stage0_11001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op223_write_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op159_read_state5 = ap_const_boolean_1)) or ((tmp_i_2857_reg_995 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, tmp_i_2857_reg_995, ap_enable_reg_pp0_iter5, ap_predicate_op159_read_state5, ap_predicate_op223_write_state8)
    begin
                ap_block_pp0_stage0_subdone <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op223_write_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op159_read_state5 = ap_const_boolean_1)) or ((tmp_i_2857_reg_995 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, numReps_empty_n, numReps_out_full_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter2_assign_proc : process(in_V_V_empty_n, tmp_i_2857_reg_995, ap_predicate_op159_read_state5)
    begin
                ap_block_state5_pp0_stage0_iter2 <= (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op159_read_state5 = ap_const_boolean_1)) or ((tmp_i_2857_reg_995 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_pp0_stage0_iter5_assign_proc : process(out_V_V_full_n, ap_predicate_op223_write_state8)
    begin
                ap_block_state8_pp0_stage0_iter5 <= ((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op223_write_state8 = ap_const_boolean_1));
    end process;


    ap_condition_460_assign_proc : process(tmp_i_2857_reg_995_pp0_iter2_reg, or_cond_i_reg_1034_pp0_iter2_reg, tmp_2989_reg_1057)
    begin
                ap_condition_460 <= ((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1034_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2989_reg_1057 = ap_const_lv2_0));
    end process;


    ap_condition_472_assign_proc : process(tmp_i_2857_reg_995_pp0_iter2_reg, or_cond_i_reg_1034_pp0_iter2_reg, tmp_2989_reg_1057)
    begin
                ap_condition_472 <= ((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1034_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2989_reg_1057 = ap_const_lv2_1));
    end process;


    ap_condition_483_assign_proc : process(tmp_i_2857_reg_995_pp0_iter2_reg, or_cond_i_reg_1034_pp0_iter2_reg, tmp_2989_reg_1057)
    begin
                ap_condition_483 <= ((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1034_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2989_reg_1057 = ap_const_lv2_2));
    end process;


    ap_condition_494_assign_proc : process(tmp_i_2857_reg_995_pp0_iter2_reg, or_cond_i_reg_1034_pp0_iter2_reg, tmp_2989_reg_1057)
    begin
                ap_condition_494 <= ((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1034_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2989_reg_1057 = ap_const_lv2_3));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(exitcond_flatten_fu_434_p2)
    begin
        if ((exitcond_flatten_fu_434_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op159_read_state5_assign_proc : process(tmp_i_2857_reg_995, or_cond_i_reg_1034)
    begin
                ap_predicate_op159_read_state5 <= ((or_cond_i_reg_1034 = ap_const_lv1_1) and (tmp_i_2857_reg_995 = ap_const_lv1_0));
    end process;


    ap_predicate_op223_write_state8_assign_proc : process(tmp_i_2857_reg_995_pp0_iter4_reg, tmp_147_i_reg_999_pp0_iter4_reg)
    begin
                ap_predicate_op223_write_state8 <= ((tmp_i_2857_reg_995_pp0_iter4_reg = ap_const_lv1_0) and (tmp_147_i_reg_999_pp0_iter4_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bound_fu_428_p2 <= std_logic_vector(unsigned(p_shl_fu_410_p3) - unsigned(p_shl2_fu_424_p1));
    count_simd_fu_534_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(count_simd_2_fu_118));
    counter_internal_blo_8_fu_700_p2 <= std_logic_vector(unsigned(counter_internal_blo_fu_130) + unsigned(ap_const_lv32_1));
    current_block_read_fu_774_p2 <= std_logic_vector(unsigned(tmp_fu_768_p2) + unsigned(tmp_2985_reg_1008));
    current_block_write_5_2851_fu_850_p3 <= 
        ap_const_lv32_0 when (tmp_155_i_fu_844_p2(0) = '1') else 
        current_block_write_fu_838_p2;
    current_block_write_6_2852_fu_794_p2 <= std_logic_vector(unsigned(current_block_write_9_fu_122) + unsigned(ap_const_lv32_1));
    current_block_write_7_2853_fu_806_p3 <= 
        ap_const_lv32_0 when (tmp_163_i_fu_800_p2(0) = '1') else 
        current_block_write_6_2852_fu_794_p2;
    current_block_write_8_2854_fu_814_p3 <= 
        current_block_write_7_2853_fu_806_p3 when (tmp_162_i_reg_1038(0) = '1') else 
        current_block_write_9_fu_122;
    current_block_write_fu_838_p2 <= std_logic_vector(unsigned(current_block_write_9_fu_122) + unsigned(ap_const_lv32_1));
    current_line_3_i_fu_667_p3 <= 
        ap_const_lv32_0 when (tmp_162_i_fu_360_p2(0) = '1') else 
        grp_fu_354_p2;
    current_line_in_bloc_fu_763_p2 <= std_logic_vector(unsigned(tmp_150_i_fu_756_p3) + unsigned(count_simd_2_load_reg_1003));
    exitcond_flatten_fu_434_p2 <= "1" when (indvar_flatten_reg_289 = bound_reg_971) else "0";
    grp_fu_354_p2 <= std_logic_vector(unsigned(current_line_3_fu_126) + unsigned(ap_const_lv32_1));
    i_fu_457_p3 <= 
        ap_const_lv9_1 when (tmp_i_fu_445_p2(0) = '1') else 
        i_i_op_fu_451_p2;
    i_i_op_fu_451_p2 <= std_logic_vector(unsigned(i_i_reg_300) + unsigned(ap_const_lv9_1));

    in_V_V_blk_n_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, tmp_i_2857_reg_995, or_cond_i_reg_1034)
    begin
        if ((((or_cond_i_reg_1034 = ap_const_lv1_1) and (tmp_i_2857_reg_995 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_i_2857_reg_995 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            in_V_V_blk_n <= in_V_V_empty_n;
        else 
            in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_2857_reg_995, ap_predicate_op159_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op159_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2857_reg_995 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            in_V_V_read <= ap_const_logic_1;
        else 
            in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next_fu_439_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_289) + unsigned(ap_const_lv41_1));
    inp_fu_725_p2 <= std_logic_vector(unsigned(inp_2_fu_110) + unsigned(ap_const_lv32_1));
    inputBuf_0_V_address0 <= tmp_151_i_fu_863_p1(5 - 1 downto 0);

    inputBuf_0_V_address1_assign_proc : process(ap_block_pp0_stage0, tmp_i_2857_reg_995_pp0_iter2_reg, inputBuf_0_V_addr_4_reg_1061, tmp_2984_reg_1081, inputBuf_0_V_addr_reg_1085, ap_enable_reg_pp0_iter3, ap_condition_460)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if (((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2984_reg_1081 = ap_const_lv2_0))) then 
                inputBuf_0_V_address1 <= inputBuf_0_V_addr_reg_1085;
            elsif ((ap_const_boolean_1 = ap_condition_460)) then 
                inputBuf_0_V_address1 <= inputBuf_0_V_addr_4_reg_1061;
            else 
                inputBuf_0_V_address1 <= "XXXXX";
            end if;
        else 
            inputBuf_0_V_address1 <= "XXXXX";
        end if; 
    end process;


    inputBuf_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_0_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2857_reg_995_pp0_iter2_reg, or_cond_i_reg_1034_pp0_iter2_reg, tmp_2989_reg_1057, tmp_2984_reg_1081, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2984_reg_1081 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1034_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2989_reg_1057 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_0_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2857_reg_995_pp0_iter2_reg, or_cond_i_reg_1034_pp0_iter2_reg, tmp_2989_reg_1057, tmp_2984_reg_1081, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2984_reg_1081 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1034_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2989_reg_1057 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_0_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_1_V_address0 <= tmp_151_i_fu_863_p1(5 - 1 downto 0);

    inputBuf_1_V_address1_assign_proc : process(ap_block_pp0_stage0, tmp_i_2857_reg_995_pp0_iter2_reg, inputBuf_1_V_addr_4_reg_1066, tmp_2984_reg_1081, inputBuf_1_V_addr_reg_1090, ap_enable_reg_pp0_iter3, ap_condition_472)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if (((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2984_reg_1081 = ap_const_lv2_1))) then 
                inputBuf_1_V_address1 <= inputBuf_1_V_addr_reg_1090;
            elsif ((ap_const_boolean_1 = ap_condition_472)) then 
                inputBuf_1_V_address1 <= inputBuf_1_V_addr_4_reg_1066;
            else 
                inputBuf_1_V_address1 <= "XXXXX";
            end if;
        else 
            inputBuf_1_V_address1 <= "XXXXX";
        end if; 
    end process;


    inputBuf_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_1_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2857_reg_995_pp0_iter2_reg, or_cond_i_reg_1034_pp0_iter2_reg, tmp_2989_reg_1057, tmp_2984_reg_1081, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2984_reg_1081 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1034_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2989_reg_1057 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_1_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2857_reg_995_pp0_iter2_reg, or_cond_i_reg_1034_pp0_iter2_reg, tmp_2989_reg_1057, tmp_2984_reg_1081, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2984_reg_1081 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1034_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2989_reg_1057 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_1_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_2_V_address0 <= tmp_151_i_fu_863_p1(5 - 1 downto 0);

    inputBuf_2_V_address1_assign_proc : process(ap_block_pp0_stage0, tmp_i_2857_reg_995_pp0_iter2_reg, inputBuf_2_V_addr_4_reg_1071, tmp_2984_reg_1081, inputBuf_2_V_addr_reg_1095, ap_enable_reg_pp0_iter3, ap_condition_483)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if (((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2984_reg_1081 = ap_const_lv2_2))) then 
                inputBuf_2_V_address1 <= inputBuf_2_V_addr_reg_1095;
            elsif ((ap_const_boolean_1 = ap_condition_483)) then 
                inputBuf_2_V_address1 <= inputBuf_2_V_addr_4_reg_1071;
            else 
                inputBuf_2_V_address1 <= "XXXXX";
            end if;
        else 
            inputBuf_2_V_address1 <= "XXXXX";
        end if; 
    end process;


    inputBuf_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_2_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2857_reg_995_pp0_iter2_reg, or_cond_i_reg_1034_pp0_iter2_reg, tmp_2989_reg_1057, tmp_2984_reg_1081, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2984_reg_1081 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1034_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2989_reg_1057 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_2_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2857_reg_995_pp0_iter2_reg, or_cond_i_reg_1034_pp0_iter2_reg, tmp_2989_reg_1057, tmp_2984_reg_1081, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2984_reg_1081 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1034_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2989_reg_1057 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_2_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_3_V_address0 <= tmp_151_i_fu_863_p1(5 - 1 downto 0);

    inputBuf_3_V_address1_assign_proc : process(ap_block_pp0_stage0, tmp_i_2857_reg_995_pp0_iter2_reg, inputBuf_3_V_addr_4_reg_1076, tmp_2984_reg_1081, inputBuf_3_V_addr_reg_1100, ap_enable_reg_pp0_iter3, ap_condition_494)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if (((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2984_reg_1081 = ap_const_lv2_3))) then 
                inputBuf_3_V_address1 <= inputBuf_3_V_addr_reg_1100;
            elsif ((ap_const_boolean_1 = ap_condition_494)) then 
                inputBuf_3_V_address1 <= inputBuf_3_V_addr_4_reg_1076;
            else 
                inputBuf_3_V_address1 <= "XXXXX";
            end if;
        else 
            inputBuf_3_V_address1 <= "XXXXX";
        end if; 
    end process;


    inputBuf_3_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_3_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2857_reg_995_pp0_iter2_reg, or_cond_i_reg_1034_pp0_iter2_reg, tmp_2989_reg_1057, tmp_2984_reg_1081, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2984_reg_1081 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1034_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2989_reg_1057 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_3_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2857_reg_995_pp0_iter2_reg, or_cond_i_reg_1034_pp0_iter2_reg, tmp_2989_reg_1057, tmp_2984_reg_1081, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2984_reg_1081 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2857_reg_995_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1034_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2989_reg_1057 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_3_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_x_fu_551_p2 <= std_logic_vector(unsigned(k_x_2_fu_114) + unsigned(ap_const_lv32_1));
    k_y_fu_514_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(k_y_2_fu_106));

    numReps_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_blk_n <= numReps_empty_n;
        else 
            numReps_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    numReps_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_out_blk_n <= numReps_out_full_n;
        else 
            numReps_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    numReps_out_din <= numReps_dout;

    numReps_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_empty_n, numReps_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_out_write <= ap_const_logic_1;
        else 
            numReps_out_write <= ap_const_logic_0;
        end if; 
    end process;


    numReps_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_empty_n, numReps_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_read <= ap_const_logic_1;
        else 
            numReps_read <= ap_const_logic_0;
        end if; 
    end process;

    ofm_x_fu_582_p2 <= std_logic_vector(unsigned(ofm_x_2_fu_102) + unsigned(ap_const_lv32_1));
    ofm_y_fu_602_p2 <= std_logic_vector(unsigned(ofm_y_1_i_fu_98) + unsigned(ap_const_lv32_1));
    or_cond_i_fu_655_p2 <= (tmp_160_i_fu_649_p2 and tmp_159_i_fu_643_p2);

    out_V_V_blk_n_assign_proc : process(out_V_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, tmp_i_2857_reg_995_pp0_iter4_reg, tmp_147_i_reg_999_pp0_iter4_reg)
    begin
        if (((tmp_i_2857_reg_995_pp0_iter4_reg = ap_const_lv1_0) and (tmp_147_i_reg_999_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            out_V_V_blk_n <= out_V_V_full_n;
        else 
            out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_V_V_din <= outElem_V_reg_1125;

    out_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter5, ap_predicate_op223_write_state8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op223_write_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            out_V_V_write <= ap_const_logic_1;
        else 
            out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_fu_712_p3 <= 
        ap_const_lv32_0 when (tmp_164_i_fu_706_p2(0) = '1') else 
        counter_internal_blo_8_fu_700_p2;
    p_inp_1_i_fu_614_p3 <= 
        ap_const_lv32_0 when (tmp_158_i_fu_608_p2(0) = '1') else 
        inp_2_fu_110;
    p_ofm_y_6_i_fu_622_p3 <= 
        ap_const_lv32_0 when (tmp_158_i_fu_608_p2(0) = '1') else 
        ofm_y_fu_602_p2;
    p_shl2_fu_424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_417_p3),41));
    p_shl_fu_410_p3 <= (numReps_read_reg_965 & ap_const_lv9_0);
    read_block_1_i_mid2_fu_471_p3 <= 
        ap_const_lv32_0 when (tmp_i_reg_985(0) = '1') else 
        read_block_3_fu_94;
    read_block_2_fu_675_p3 <= 
        read_block_5_cast_fu_661_p2 when (tmp_162_i_fu_360_p2(0) = '1') else 
        tmp_2983_fu_479_p1;
    read_block_3_cast_i_fu_683_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_block_2_fu_675_p3),32));
    read_block_5_cast_fu_661_p2 <= std_logic_vector(unsigned(tmp_2983_fu_479_p1) + unsigned(ap_const_lv3_1));
    read_block_fu_741_p2 <= std_logic_vector(unsigned(read_block_1_i_mid2_fu_471_p3) + unsigned(ap_const_lv32_1));
    tmp_146_i_fu_826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_378),64));
    tmp_147_i_fu_492_p2 <= "1" when (unsigned(counter_internal_blo_fu_130) < unsigned(ap_const_lv32_6B)) else "0";
    tmp_148_i_fu_528_p2 <= std_logic_vector(unsigned(tmp_2988_fu_524_p1) + unsigned(tmp_2987_fu_520_p1));
    tmp_150_i_fu_756_p3 <= (tmp_148_i_reg_1013 & ap_const_lv2_0);
    tmp_151_i_fu_863_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_line_in_bloc_reg_1047),64));
    tmp_152_i_fu_540_p2 <= "1" when (count_simd_fu_534_p2 = ap_const_lv32_4) else "0";
    tmp_153_i_fu_366_p2 <= "1" when (grp_fu_354_p2 = ap_const_lv32_14) else "0";
    tmp_154_i_fu_557_p2 <= "1" when (k_x_fu_551_p2 = ap_const_lv32_3) else "0";
    tmp_155_i_fu_844_p2 <= "1" when (current_block_write_fu_838_p2 = ap_const_lv32_4) else "0";
    tmp_156_i_fu_568_p2 <= "1" when (k_y_fu_514_p2 = ap_const_lv32_3) else "0";
    tmp_157_i_fu_588_p2 <= "1" when (ofm_x_fu_582_p2 = ap_const_lv32_3) else "0";
    tmp_158_i_fu_608_p2 <= "1" when (ofm_y_fu_602_p2 = ap_const_lv32_3) else "0";
    tmp_159_i_fu_643_p2 <= "1" when (unsigned(counter_internal_blo_fu_130) < unsigned(ap_const_lv32_13)) else "0";
    tmp_160_i_fu_649_p2 <= "1" when (unsigned(read_block_1_i_mid2_fu_471_p3) < unsigned(ap_const_lv32_5)) else "0";
    tmp_161_i_fu_779_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_378),64));
    tmp_162_i_fu_360_p2 <= "1" when (grp_fu_354_p2 = ap_const_lv32_14) else "0";
    tmp_163_i_fu_800_p2 <= "1" when (current_block_write_6_2852_fu_794_p2 = ap_const_lv32_4) else "0";
    tmp_164_i_fu_706_p2 <= "1" when (counter_internal_blo_8_fu_700_p2 = ap_const_lv32_6B) else "0";
    tmp_2983_fu_479_p1 <= read_block_1_i_mid2_fu_471_p3(3 - 1 downto 0);
    tmp_2984_fu_834_p1 <= current_block_write_9_fu_122(2 - 1 downto 0);
    tmp_2985_fu_510_p1 <= k_y_2_fu_106(2 - 1 downto 0);
    tmp_2986_fu_752_p1 <= current_block_write_9_fu_122(2 - 1 downto 0);
    tmp_2987_fu_520_p1 <= k_x_2_fu_114(30 - 1 downto 0);
    tmp_2988_fu_524_p1 <= ofm_x_2_fu_102(30 - 1 downto 0);
    tmp_2989_fu_787_p1 <= current_block_write_9_fu_122(2 - 1 downto 0);
    tmp_fu_768_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_2986_fu_752_p1));
    tmp_i_2857_fu_483_p2 <= "1" when (unsigned(inp_2_fu_110) < unsigned(ap_const_lv32_3C)) else "0";
    tmp_i_fu_445_p2 <= "1" when (i_i_reg_300 = ap_const_lv9_180) else "0";
    tmp_s_fu_417_p3 <= (numReps_read_reg_965 & ap_const_lv7_0);
end behav;
