//
// Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
//
// On Wed May 31 23:50:59 CST 2017
//
// BVI format method schedule info:
// schedule writeServer_put  CF ( readServer_request_put,
// 			       readServer_response_get,
// 			       printServer_request_put,
// 			       printServer_response_get );
// schedule writeServer_put  C ( writeServer_put );
//
// schedule readServer_request_put  CF ( writeServer_put,
// 				      readServer_response_get,
// 				      printServer_request_put,
// 				      printServer_response_get );
// schedule readServer_request_put  C ( readServer_request_put );
//
// schedule readServer_response_get  CF ( writeServer_put,
// 				       readServer_request_put,
// 				       printServer_request_put,
// 				       printServer_response_get );
// schedule readServer_response_get  C ( readServer_response_get );
//
// schedule printServer_request_put  CF ( writeServer_put,
// 				       readServer_request_put,
// 				       readServer_response_get,
// 				       printServer_request_put,
// 				       printServer_response_get );
//
// schedule printServer_response_get  CF ( writeServer_put,
// 					readServer_request_put,
// 					readServer_response_get,
// 					printServer_request_put,
// 					printServer_response_get );
//
//
// Ports:
// Name                         I/O  size props
// RDY_writeServer_put            O     1
// RDY_readServer_request_put     O     1
// readServer_response_get        O     9 reg
// RDY_readServer_response_get    O     1 reg
// RDY_printServer_request_put    O     1 const
// printServer_response_get       O    10 const
// RDY_printServer_response_get   O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// writeServer_put                I    17 reg
// readServer_request_put         I     9 reg
// printServer_request_put        I     8 unused
// EN_writeServer_put             I     1
// EN_readServer_request_put      I     1
// EN_printServer_request_put     I     1 unused
// EN_readServer_response_get     I     1
// EN_printServer_response_get    I     1 unused
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkBinaryCamBSV(CLK,
		      RST_N,

		      writeServer_put,
		      EN_writeServer_put,
		      RDY_writeServer_put,

		      readServer_request_put,
		      EN_readServer_request_put,
		      RDY_readServer_request_put,

		      EN_readServer_response_get,
		      readServer_response_get,
		      RDY_readServer_response_get,

		      printServer_request_put,
		      EN_printServer_request_put,
		      RDY_printServer_request_put,

		      EN_printServer_response_get,
		      printServer_response_get,
		      RDY_printServer_response_get);
  input  CLK;
  input  RST_N;

  // action method writeServer_put
  input  [16 : 0] writeServer_put;
  input  EN_writeServer_put;
  output RDY_writeServer_put;

  // action method readServer_request_put
  input  [8 : 0] readServer_request_put;
  input  EN_readServer_request_put;
  output RDY_readServer_request_put;

  // actionvalue method readServer_response_get
  input  EN_readServer_response_get;
  output [8 : 0] readServer_response_get;
  output RDY_readServer_response_get;

  // action method printServer_request_put
  input  [7 : 0] printServer_request_put;
  input  EN_printServer_request_put;
  output RDY_printServer_request_put;

  // actionvalue method printServer_response_get
  input  EN_printServer_response_get;
  output [9 : 0] printServer_response_get;
  output RDY_printServer_response_get;

  // signals for module outputs
  wire [9 : 0] printServer_response_get;
  wire [8 : 0] readServer_response_get;
  wire RDY_printServer_request_put,
       RDY_printServer_response_get,
       RDY_readServer_request_put,
       RDY_readServer_response_get,
       RDY_writeServer_put;

  // inlined wires
  wire bcam_cam9b_0_newPattOccFLoc_wire_whas,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data0_1_whas,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data0_1_whas,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data0_1_whas,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data0_1_whas;

  // register bcam_cam9b_0_cVacR
  reg [15 : 0] bcam_cam9b_0_cVacR;
  wire [15 : 0] bcam_cam9b_0_cVacR_D_IN;
  wire bcam_cam9b_0_cVacR_EN;

  // register bcam_cam9b_0_curr_state
  reg [1 : 0] bcam_cam9b_0_curr_state;
  reg [1 : 0] bcam_cam9b_0_curr_state_D_IN;
  wire bcam_cam9b_0_curr_state_EN;

  // register bcam_cam9b_0_cycle
  reg [31 : 0] bcam_cam9b_0_cycle;
  wire [31 : 0] bcam_cam9b_0_cycle_D_IN;
  wire bcam_cam9b_0_cycle_EN;

  // register bcam_cam9b_0_newIdxR
  reg [3 : 0] bcam_cam9b_0_newIdxR;
  wire [3 : 0] bcam_cam9b_0_newIdxR_D_IN;
  wire bcam_cam9b_0_newIdxR_EN;

  // register bcam_cam9b_0_newPattMultiOccR
  reg bcam_cam9b_0_newPattMultiOccR;
  wire bcam_cam9b_0_newPattMultiOccR_D_IN, bcam_cam9b_0_newPattMultiOccR_EN;

  // register bcam_cam9b_0_oldEqNewPattR
  reg bcam_cam9b_0_oldEqNewPattR;
  wire bcam_cam9b_0_oldEqNewPattR_D_IN, bcam_cam9b_0_oldEqNewPattR_EN;

  // register bcam_cam9b_0_oldIdxR
  reg [3 : 0] bcam_cam9b_0_oldIdxR;
  wire [3 : 0] bcam_cam9b_0_oldIdxR_D_IN;
  wire bcam_cam9b_0_oldIdxR_EN;

  // register bcam_cam9b_0_oldNewbPattWrR
  reg bcam_cam9b_0_oldNewbPattWrR;
  wire bcam_cam9b_0_oldNewbPattWrR_D_IN, bcam_cam9b_0_oldNewbPattWrR_EN;

  // register bcam_cam9b_0_oldPattMultiOccR
  reg bcam_cam9b_0_oldPattMultiOccR;
  wire bcam_cam9b_0_oldPattMultiOccR_D_IN, bcam_cam9b_0_oldPattMultiOccR_EN;

  // register bcam_cam9b_0_oldPattR
  reg [8 : 0] bcam_cam9b_0_oldPattR;
  wire [8 : 0] bcam_cam9b_0_oldPattR_D_IN;
  wire bcam_cam9b_0_oldPattR_EN;

  // register bcam_cam9b_0_oldPattVR
  reg bcam_cam9b_0_oldPattVR;
  wire bcam_cam9b_0_oldPattVR_D_IN, bcam_cam9b_0_oldPattVR_EN;

  // register bcam_cam9b_0_ram9b_cycle
  reg [31 : 0] bcam_cam9b_0_ram9b_cycle;
  wire [31 : 0] bcam_cam9b_0_ram9b_cycle_D_IN;
  wire bcam_cam9b_0_ram9b_cycle_EN;

  // register bcam_cam9b_0_ram9b_ram_0_cycle
  reg [31 : 0] bcam_cam9b_0_ram9b_ram_0_cycle;
  wire [31 : 0] bcam_cam9b_0_ram9b_ram_0_cycle_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_cycle_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_cycles
  reg [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_cycles;
  wire [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_cycles_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_cycles_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_cycles
  reg [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_cycles;
  wire [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_cycles_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_cycles_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_cycles
  reg [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_cycles;
  wire [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_cycles_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_cycles_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_cycles
  reg [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_cycles;
  wire [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_cycles_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_cycles_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_cycles
  reg [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_cycles;
  wire [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_cycles_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_cycles_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_cycles
  reg [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_cycles;
  wire [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_cycles_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_cycles_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_cycles
  reg [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_cycles;
  wire [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_cycles_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_cycles_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_cycles
  reg [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_cycles;
  wire [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_cycles_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_cycles_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_cycles
  reg [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_cycles;
  wire [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_cycles_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_cycles_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_cycles
  reg [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_cycles;
  wire [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_cycles_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_cycles_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_cycles
  reg [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_cycles;
  wire [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_cycles_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_cycles_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_cycles
  reg [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_cycles;
  wire [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_cycles_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_cycles_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_cycles
  reg [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_cycles;
  wire [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_cycles_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_cycles_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_cycles
  reg [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_cycles;
  wire [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_cycles_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_cycles_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_cycles
  reg [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_cycles;
  wire [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_cycles_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_cycles_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_cnt
  reg [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_cnt;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_cnt_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_cnt_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_positive_reg
  reg bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_positive_reg;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_positive_reg_D_IN,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_positive_reg_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_cycles
  reg [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_cycles;
  wire [31 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_cycles_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_cycles_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_1_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_0
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_0;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_0_EN;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_1
  reg [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_1;
  wire [17 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_1_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_1_EN;

  // register bcam_cam9b_0_vacFLocR
  reg [3 : 0] bcam_cam9b_0_vacFLocR;
  wire [3 : 0] bcam_cam9b_0_vacFLocR_D_IN;
  wire bcam_cam9b_0_vacFLocR_EN;

  // register bcam_cam9b_0_wAddrHR
  reg [3 : 0] bcam_cam9b_0_wAddrHR;
  wire [3 : 0] bcam_cam9b_0_wAddrHR_D_IN;
  wire bcam_cam9b_0_wAddrHR_EN;

  // register bcam_cam9b_0_wAddr_bcam
  reg [7 : 0] bcam_cam9b_0_wAddr_bcam;
  wire [7 : 0] bcam_cam9b_0_wAddr_bcam_D_IN;
  wire bcam_cam9b_0_wAddr_bcam_EN;

  // register bcam_cam9b_0_wAddr_indcR
  reg [3 : 0] bcam_cam9b_0_wAddr_indcR;
  wire [3 : 0] bcam_cam9b_0_wAddr_indcR_D_IN;
  wire bcam_cam9b_0_wAddr_indcR_EN;

  // register bcam_cam9b_0_wIndcR
  reg [15 : 0] bcam_cam9b_0_wIndcR;
  wire [15 : 0] bcam_cam9b_0_wIndcR_D_IN;
  wire bcam_cam9b_0_wIndcR_EN;

  // register bcam_cam9b_0_wIndxR
  reg [3 : 0] bcam_cam9b_0_wIndxR;
  wire [3 : 0] bcam_cam9b_0_wIndxR_D_IN;
  wire bcam_cam9b_0_wIndxR_EN;

  // register bcam_cam9b_0_wPatt_bcam
  reg [8 : 0] bcam_cam9b_0_wPatt_bcam;
  wire [8 : 0] bcam_cam9b_0_wPatt_bcam_D_IN;
  wire bcam_cam9b_0_wPatt_bcam_EN;

  // register bcam_cycle
  reg [31 : 0] bcam_cycle;
  wire [31 : 0] bcam_cycle_D_IN;
  wire bcam_cycle_EN;

  // register bcam_pe_bcam_input_wire
  reg [255 : 0] bcam_pe_bcam_input_wire;
  wire [255 : 0] bcam_pe_bcam_input_wire_D_IN;
  wire bcam_pe_bcam_input_wire_EN;

  // ports of submodule bcam_cam9b_0_bcam_fsm_start
  wire bcam_cam9b_0_bcam_fsm_start_CLR,
       bcam_cam9b_0_bcam_fsm_start_DEQ,
       bcam_cam9b_0_bcam_fsm_start_EMPTY_N,
       bcam_cam9b_0_bcam_fsm_start_ENQ,
       bcam_cam9b_0_bcam_fsm_start_FULL_N;

  // ports of submodule bcam_cam9b_0_idxRam_0_ret_ifc_bram
  wire [15 : 0] bcam_cam9b_0_idxRam_0_ret_ifc_bram_RDATA;
  wire [5 : 0] bcam_cam9b_0_idxRam_0_ret_ifc_bram_WADDR;
  wire [3 : 0] bcam_cam9b_0_idxRam_0_ret_ifc_bram_RADDR,
	       bcam_cam9b_0_idxRam_0_ret_ifc_bram_WDATA;
  wire bcam_cam9b_0_idxRam_0_ret_ifc_bram_REN,
       bcam_cam9b_0_idxRam_0_ret_ifc_bram_WEN;

  // ports of submodule bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo
  wire bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo_CLR,
       bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo_DEQ,
       bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo_EMPTY_N,
       bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo_ENQ,
       bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo
  wire [15 : 0] bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_D_IN,
		bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_D_OUT;
  wire bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_CLR,
       bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_DEQ,
       bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_EMPTY_N,
       bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_ENQ,
       bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo
  wire [3 : 0] bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_D_IN,
	       bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_D_OUT;
  wire bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_CLR,
       bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_DEQ,
       bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_EMPTY_N,
       bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_ENQ,
       bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo
  wire [9 : 0] bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_D_IN,
	       bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_D_OUT;
  wire bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_CLR,
       bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_DEQ,
       bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_EMPTY_N,
       bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_ENQ,
       bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_idxRam_1_ret_ifc_bram
  wire [15 : 0] bcam_cam9b_0_idxRam_1_ret_ifc_bram_RDATA;
  wire [5 : 0] bcam_cam9b_0_idxRam_1_ret_ifc_bram_WADDR;
  wire [3 : 0] bcam_cam9b_0_idxRam_1_ret_ifc_bram_RADDR,
	       bcam_cam9b_0_idxRam_1_ret_ifc_bram_WDATA;
  wire bcam_cam9b_0_idxRam_1_ret_ifc_bram_REN,
       bcam_cam9b_0_idxRam_1_ret_ifc_bram_WEN;

  // ports of submodule bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo
  wire bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo_CLR,
       bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo_DEQ,
       bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo_EMPTY_N,
       bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo_ENQ,
       bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo
  wire [15 : 0] bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_D_IN,
		bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_D_OUT;
  wire bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_CLR,
       bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_DEQ,
       bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_EMPTY_N,
       bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_ENQ,
       bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo
  wire [3 : 0] bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_D_IN,
	       bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_D_OUT;
  wire bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_CLR,
       bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_DEQ,
       bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_EMPTY_N,
       bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_ENQ,
       bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo
  wire [9 : 0] bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_D_IN,
	       bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_D_OUT;
  wire bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_CLR,
       bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_DEQ,
       bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_EMPTY_N,
       bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_ENQ,
       bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_idxRam_2_ret_ifc_bram
  wire [15 : 0] bcam_cam9b_0_idxRam_2_ret_ifc_bram_RDATA;
  wire [5 : 0] bcam_cam9b_0_idxRam_2_ret_ifc_bram_WADDR;
  wire [3 : 0] bcam_cam9b_0_idxRam_2_ret_ifc_bram_RADDR,
	       bcam_cam9b_0_idxRam_2_ret_ifc_bram_WDATA;
  wire bcam_cam9b_0_idxRam_2_ret_ifc_bram_REN,
       bcam_cam9b_0_idxRam_2_ret_ifc_bram_WEN;

  // ports of submodule bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo
  wire bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo_CLR,
       bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo_DEQ,
       bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo_EMPTY_N,
       bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo_ENQ,
       bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo
  wire [15 : 0] bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_D_IN,
		bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_D_OUT;
  wire bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_CLR,
       bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_DEQ,
       bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_EMPTY_N,
       bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_ENQ,
       bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo
  wire [3 : 0] bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_D_IN,
	       bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_D_OUT;
  wire bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_CLR,
       bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_DEQ,
       bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_EMPTY_N,
       bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_ENQ,
       bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo
  wire [9 : 0] bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_D_IN,
	       bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_D_OUT;
  wire bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_CLR,
       bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_DEQ,
       bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_EMPTY_N,
       bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_ENQ,
       bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_idxRam_3_ret_ifc_bram
  wire [15 : 0] bcam_cam9b_0_idxRam_3_ret_ifc_bram_RDATA;
  wire [5 : 0] bcam_cam9b_0_idxRam_3_ret_ifc_bram_WADDR;
  wire [3 : 0] bcam_cam9b_0_idxRam_3_ret_ifc_bram_RADDR,
	       bcam_cam9b_0_idxRam_3_ret_ifc_bram_WDATA;
  wire bcam_cam9b_0_idxRam_3_ret_ifc_bram_REN,
       bcam_cam9b_0_idxRam_3_ret_ifc_bram_WEN;

  // ports of submodule bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo
  wire bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo_CLR,
       bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo_DEQ,
       bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo_EMPTY_N,
       bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo_ENQ,
       bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo
  wire [15 : 0] bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_D_IN,
		bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_D_OUT;
  wire bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_CLR,
       bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_DEQ,
       bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_EMPTY_N,
       bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_ENQ,
       bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo
  wire [3 : 0] bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_D_IN,
	       bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_D_OUT;
  wire bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_CLR,
       bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_DEQ,
       bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_EMPTY_N,
       bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_ENQ,
       bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo
  wire [9 : 0] bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_D_IN,
	       bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_D_OUT;
  wire bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_CLR,
       bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_DEQ,
       bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_EMPTY_N,
       bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_ENQ,
       bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_idxram_read
  wire bcam_cam9b_0_idxram_read_CLR,
       bcam_cam9b_0_idxram_read_DEQ,
       bcam_cam9b_0_idxram_read_ENQ;

  // ports of submodule bcam_cam9b_0_newPattIndc_fifo
  wire [15 : 0] bcam_cam9b_0_newPattIndc_fifo_D_IN,
		bcam_cam9b_0_newPattIndc_fifo_D_OUT;
  wire bcam_cam9b_0_newPattIndc_fifo_CLR,
       bcam_cam9b_0_newPattIndc_fifo_DEQ,
       bcam_cam9b_0_newPattIndc_fifo_EMPTY_N,
       bcam_cam9b_0_newPattIndc_fifo_ENQ,
       bcam_cam9b_0_newPattIndc_fifo_FULL_N;

  // ports of submodule bcam_cam9b_0_oldPattIndc_fifo
  wire [15 : 0] bcam_cam9b_0_oldPattIndc_fifo_D_IN,
		bcam_cam9b_0_oldPattIndc_fifo_D_OUT;
  wire bcam_cam9b_0_oldPattIndc_fifo_CLR,
       bcam_cam9b_0_oldPattIndc_fifo_DEQ,
       bcam_cam9b_0_oldPattIndc_fifo_EMPTY_N,
       bcam_cam9b_0_oldPattIndc_fifo_ENQ,
       bcam_cam9b_0_oldPattIndc_fifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_DIA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_DIB,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_DOA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_DOB;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_ADDRA,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_ADDRB;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_ENA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_ENB,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_WEA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_WEB;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_D_IN,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_DIA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_DIB,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_DOA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_DOB;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_ADDRA,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_ADDRB;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_ENA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_ENB,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_WEA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_WEB;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_D_IN,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_DIA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_DIB,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_DOA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_DOB;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_ADDRA,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_ADDRB;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_ENA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_ENB,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_WEA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_WEB;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_D_IN,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_DIA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_DIB,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_DOA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_DOB;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_ADDRA,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_ADDRB;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_ENA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_ENB,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_WEA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_WEB;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_D_IN,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_DIA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_DIB,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_DOA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_DOB;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_ADDRA,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_ADDRB;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_ENA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_ENB,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_WEA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_WEB;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_D_IN,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_DIA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_DIB,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_DOA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_DOB;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_ADDRA,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_ADDRB;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_ENA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_ENB,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_WEA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_WEB;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_D_IN,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_DIA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_DIB,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_DOA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_DOB;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_ADDRA,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_ADDRB;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_ENA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_ENB,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_WEA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_WEB;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_D_IN,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_DIA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_DIB,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_DOA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_DOB;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_ADDRA,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_ADDRB;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_ENA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_ENB,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_WEA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_WEB;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_D_IN,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_DIA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_DIB,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_DOA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_DOB;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_ADDRA,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_ADDRB;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_ENA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_ENB,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_WEA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_WEB;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_D_IN,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_DIA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_DIB,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_DOA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_DOB;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_ADDRA,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_ADDRB;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_ENA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_ENB,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_WEA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_WEB;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_D_IN,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_DIA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_DIB,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_DOA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_DOB;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_ADDRA,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_ADDRB;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_ENA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_ENB,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_WEA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_WEB;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_D_IN,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_DIA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_DIB,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_DOA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_DOB;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_ADDRA,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_ADDRB;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_ENA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_ENB,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_WEA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_WEB;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_D_IN,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_DIA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_DIB,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_DOA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_DOB;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_ADDRA,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_ADDRB;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_ENA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_ENB,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_WEA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_WEB;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_D_IN,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_DIA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_DIB,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_DOA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_DOB;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_ADDRA,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_ADDRB;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_ENA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_ENB,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_WEA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_WEB;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_D_IN,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_DIA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_DIB,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_DOA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_DOB;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_ADDRA,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_ADDRB;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_ENA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_ENB,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_WEA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_WEB;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_D_IN,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_DIA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_DIB,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_DOA,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_DOB;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_ADDRA,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_ADDRB;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_ENA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_ENB,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_WEA,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_WEB;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0_D_IN;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_D_IN,
		bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_CLR,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_DEQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_ENQ,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_iVld_fifo
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_IN,
		bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_iVld_fifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_iVld_fifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_iVld_fifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_iVld_fifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_iVld_fifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram_RDATA;
  wire [10 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram_WADDR;
  wire [8 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram_RADDR;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram_WDATA;
  wire bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram_REN,
       bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram_WEN;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo
  wire bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_D_IN,
		bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo
  wire [8 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_D_IN,
	       bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo
  wire [14 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_D_IN,
		bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram_RDATA;
  wire [10 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram_WADDR;
  wire [8 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram_RADDR;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram_WDATA;
  wire bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram_REN,
       bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram_WEN;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo
  wire bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_D_IN,
		bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo
  wire [8 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_D_IN,
	       bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo
  wire [14 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_D_IN,
		bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram_RDATA;
  wire [10 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram_WADDR;
  wire [8 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram_RADDR;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram_WDATA;
  wire bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram_REN,
       bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram_WEN;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo
  wire bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_D_IN,
		bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo
  wire [8 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_D_IN,
	       bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo
  wire [14 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_D_IN,
		bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram_RDATA;
  wire [10 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram_WADDR;
  wire [8 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram_RADDR;
  wire [3 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram_WDATA;
  wire bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram_REN,
       bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram_WEN;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo
  wire bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_D_IN,
		bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo
  wire [8 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_D_IN,
	       bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo
  wire [14 : 0] bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_D_IN,
		bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_mIndc_fifo
  wire [255 : 0] bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_D_IN,
		 bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram_RDATA;
  wire [12 : 0] bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram_WADDR;
  wire [8 : 0] bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram_RADDR;
  wire bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram_REN,
       bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram_WDATA,
       bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram_WEN;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo
  wire bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo
  wire [15 : 0] bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_D_IN,
		bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo
  wire [8 : 0] bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_D_IN,
	       bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo
  wire [13 : 0] bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_D_IN,
		bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_D_OUT;
  wire bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_CLR,
       bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_DEQ,
       bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_EMPTY_N,
       bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_ENQ,
       bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_setRam_0_ret_ifc_bram
  wire [39 : 0] bcam_cam9b_0_setRam_0_ret_ifc_bram_RDATA;
  wire [9 : 0] bcam_cam9b_0_setRam_0_ret_ifc_bram_WDATA;
  wire [5 : 0] bcam_cam9b_0_setRam_0_ret_ifc_bram_WADDR;
  wire [3 : 0] bcam_cam9b_0_setRam_0_ret_ifc_bram_RADDR;
  wire bcam_cam9b_0_setRam_0_ret_ifc_bram_REN,
       bcam_cam9b_0_setRam_0_ret_ifc_bram_WEN;

  // ports of submodule bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo
  wire bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo_CLR,
       bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo_DEQ,
       bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo_EMPTY_N,
       bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo_ENQ,
       bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo
  wire [39 : 0] bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_IN,
		bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT;
  wire bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_CLR,
       bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_DEQ,
       bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_EMPTY_N,
       bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ENQ,
       bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo
  wire [3 : 0] bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_D_IN,
	       bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_D_OUT;
  wire bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_CLR,
       bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_DEQ,
       bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_EMPTY_N,
       bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_ENQ,
       bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo
  wire [15 : 0] bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_D_IN,
		bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_D_OUT;
  wire bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_CLR,
       bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_DEQ,
       bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_EMPTY_N,
       bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_ENQ,
       bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_setRam_1_ret_ifc_bram
  wire [39 : 0] bcam_cam9b_0_setRam_1_ret_ifc_bram_RDATA;
  wire [9 : 0] bcam_cam9b_0_setRam_1_ret_ifc_bram_WDATA;
  wire [5 : 0] bcam_cam9b_0_setRam_1_ret_ifc_bram_WADDR;
  wire [3 : 0] bcam_cam9b_0_setRam_1_ret_ifc_bram_RADDR;
  wire bcam_cam9b_0_setRam_1_ret_ifc_bram_REN,
       bcam_cam9b_0_setRam_1_ret_ifc_bram_WEN;

  // ports of submodule bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo
  wire bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo_CLR,
       bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo_DEQ,
       bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo_EMPTY_N,
       bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo_ENQ,
       bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo
  wire [39 : 0] bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_IN,
		bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT;
  wire bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_CLR,
       bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_DEQ,
       bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_EMPTY_N,
       bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ENQ,
       bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo
  wire [3 : 0] bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_D_IN,
	       bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_D_OUT;
  wire bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_CLR,
       bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_DEQ,
       bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_EMPTY_N,
       bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_ENQ,
       bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo
  wire [15 : 0] bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_D_IN,
		bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_D_OUT;
  wire bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_CLR,
       bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_DEQ,
       bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_EMPTY_N,
       bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_ENQ,
       bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_setRam_2_ret_ifc_bram
  wire [39 : 0] bcam_cam9b_0_setRam_2_ret_ifc_bram_RDATA;
  wire [9 : 0] bcam_cam9b_0_setRam_2_ret_ifc_bram_WDATA;
  wire [5 : 0] bcam_cam9b_0_setRam_2_ret_ifc_bram_WADDR;
  wire [3 : 0] bcam_cam9b_0_setRam_2_ret_ifc_bram_RADDR;
  wire bcam_cam9b_0_setRam_2_ret_ifc_bram_REN,
       bcam_cam9b_0_setRam_2_ret_ifc_bram_WEN;

  // ports of submodule bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo
  wire bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo_CLR,
       bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo_DEQ,
       bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo_EMPTY_N,
       bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo_ENQ,
       bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo
  wire [39 : 0] bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_IN,
		bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT;
  wire bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_CLR,
       bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_DEQ,
       bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_EMPTY_N,
       bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ENQ,
       bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo
  wire [3 : 0] bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_D_IN,
	       bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_D_OUT;
  wire bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_CLR,
       bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_DEQ,
       bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_EMPTY_N,
       bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_ENQ,
       bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo
  wire [15 : 0] bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_D_IN,
		bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_D_OUT;
  wire bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_CLR,
       bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_DEQ,
       bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_EMPTY_N,
       bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_ENQ,
       bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_setRam_3_ret_ifc_bram
  wire [39 : 0] bcam_cam9b_0_setRam_3_ret_ifc_bram_RDATA;
  wire [9 : 0] bcam_cam9b_0_setRam_3_ret_ifc_bram_WDATA;
  wire [5 : 0] bcam_cam9b_0_setRam_3_ret_ifc_bram_WADDR;
  wire [3 : 0] bcam_cam9b_0_setRam_3_ret_ifc_bram_RADDR;
  wire bcam_cam9b_0_setRam_3_ret_ifc_bram_REN,
       bcam_cam9b_0_setRam_3_ret_ifc_bram_WEN;

  // ports of submodule bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo
  wire bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo_CLR,
       bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo_DEQ,
       bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo_EMPTY_N,
       bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo_ENQ,
       bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo
  wire [39 : 0] bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_IN,
		bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT;
  wire bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_CLR,
       bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_DEQ,
       bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_EMPTY_N,
       bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ENQ,
       bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo
  wire [3 : 0] bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_D_IN,
	       bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_D_OUT;
  wire bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_CLR,
       bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_DEQ,
       bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_EMPTY_N,
       bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_ENQ,
       bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo
  wire [15 : 0] bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_D_IN,
		bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_D_OUT;
  wire bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_CLR,
       bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_DEQ,
       bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_EMPTY_N,
       bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_ENQ,
       bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_setram_read
  wire bcam_cam9b_0_setram_read_CLR,
       bcam_cam9b_0_setram_read_DEQ,
       bcam_cam9b_0_setram_read_ENQ;

  // ports of submodule bcam_cam9b_0_vacram_read
  wire bcam_cam9b_0_vacram_read_CLR,
       bcam_cam9b_0_vacram_read_DEQ,
       bcam_cam9b_0_vacram_read_ENQ;

  // ports of submodule bcam_cam9b_0_vacram_ret_ifc_bram
  wire [15 : 0] bcam_cam9b_0_vacram_ret_ifc_bram_RDATA,
		bcam_cam9b_0_vacram_ret_ifc_bram_WDATA;
  wire [3 : 0] bcam_cam9b_0_vacram_ret_ifc_bram_RADDR,
	       bcam_cam9b_0_vacram_ret_ifc_bram_WADDR;
  wire bcam_cam9b_0_vacram_ret_ifc_bram_REN,
       bcam_cam9b_0_vacram_ret_ifc_bram_WEN;

  // ports of submodule bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo
  wire bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo_CLR,
       bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo_DEQ,
       bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo_EMPTY_N,
       bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo_ENQ,
       bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_vacram_ret_ifc_readDataFifo
  wire [15 : 0] bcam_cam9b_0_vacram_ret_ifc_readDataFifo_D_IN,
		bcam_cam9b_0_vacram_ret_ifc_readDataFifo_D_OUT;
  wire bcam_cam9b_0_vacram_ret_ifc_readDataFifo_CLR,
       bcam_cam9b_0_vacram_ret_ifc_readDataFifo_DEQ,
       bcam_cam9b_0_vacram_ret_ifc_readDataFifo_EMPTY_N,
       bcam_cam9b_0_vacram_ret_ifc_readDataFifo_ENQ,
       bcam_cam9b_0_vacram_ret_ifc_readDataFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_vacram_ret_ifc_readReqFifo
  wire [3 : 0] bcam_cam9b_0_vacram_ret_ifc_readReqFifo_D_IN,
	       bcam_cam9b_0_vacram_ret_ifc_readReqFifo_D_OUT;
  wire bcam_cam9b_0_vacram_ret_ifc_readReqFifo_CLR,
       bcam_cam9b_0_vacram_ret_ifc_readReqFifo_DEQ,
       bcam_cam9b_0_vacram_ret_ifc_readReqFifo_EMPTY_N,
       bcam_cam9b_0_vacram_ret_ifc_readReqFifo_ENQ,
       bcam_cam9b_0_vacram_ret_ifc_readReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_vacram_ret_ifc_writeReqFifo
  wire [19 : 0] bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_D_IN,
		bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_D_OUT;
  wire bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_CLR,
       bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_DEQ,
       bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_EMPTY_N,
       bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_ENQ,
       bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_FULL_N;

  // ports of submodule bcam_cam9b_0_wEnb_idxram_fifo
  wire bcam_cam9b_0_wEnb_idxram_fifo_CLR,
       bcam_cam9b_0_wEnb_idxram_fifo_DEQ,
       bcam_cam9b_0_wEnb_idxram_fifo_D_IN,
       bcam_cam9b_0_wEnb_idxram_fifo_EMPTY_N,
       bcam_cam9b_0_wEnb_idxram_fifo_ENQ,
       bcam_cam9b_0_wEnb_idxram_fifo_FULL_N;

  // ports of submodule bcam_cam9b_0_wEnb_setram_fifo
  wire bcam_cam9b_0_wEnb_setram_fifo_CLR,
       bcam_cam9b_0_wEnb_setram_fifo_DEQ,
       bcam_cam9b_0_wEnb_setram_fifo_D_IN,
       bcam_cam9b_0_wEnb_setram_fifo_EMPTY_N,
       bcam_cam9b_0_wEnb_setram_fifo_ENQ,
       bcam_cam9b_0_wEnb_setram_fifo_FULL_N;

  // ports of submodule bcam_cam9b_0_wEnb_vacram_fifo
  wire bcam_cam9b_0_wEnb_vacram_fifo_CLR,
       bcam_cam9b_0_wEnb_vacram_fifo_DEQ,
       bcam_cam9b_0_wEnb_vacram_fifo_D_IN,
       bcam_cam9b_0_wEnb_vacram_fifo_EMPTY_N,
       bcam_cam9b_0_wEnb_vacram_fifo_ENQ,
       bcam_cam9b_0_wEnb_vacram_fifo_FULL_N;

  // ports of submodule bcam_pe_bcam_reqfifo
  wire bcam_pe_bcam_reqfifo_CLR,
       bcam_pe_bcam_reqfifo_DEQ,
       bcam_pe_bcam_reqfifo_EMPTY_N,
       bcam_pe_bcam_reqfifo_ENQ,
       bcam_pe_bcam_reqfifo_FULL_N;

  // ports of submodule bcam_printFifo
  wire [9 : 0] bcam_printFifo_D_IN;
  wire bcam_printFifo_CLR, bcam_printFifo_DEQ, bcam_printFifo_ENQ;

  // ports of submodule bcam_readFifo
  wire [8 : 0] bcam_readFifo_D_IN, bcam_readFifo_D_OUT;
  wire bcam_readFifo_CLR,
       bcam_readFifo_DEQ,
       bcam_readFifo_EMPTY_N,
       bcam_readFifo_ENQ,
       bcam_readFifo_FULL_N;

  // rule scheduling signals
  wire WILL_FIRE_RL_bcam_cam9b_0_idxram_write_request,
       WILL_FIRE_RL_bcam_cam9b_0_setram_write_request,
       WILL_FIRE_RL_bcam_cam9b_0_state_S0,
       WILL_FIRE_RL_bcam_cam9b_0_state_S1,
       WILL_FIRE_RL_bcam_cam9b_0_state_S2,
       WILL_FIRE_RL_bcam_pe_bcam_out;

  // inputs to muxes for submodule ports
  wire [13 : 0] MUX_bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_enq_1__VAL_1,
		MUX_bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_enq_1__VAL_2;
  wire MUX_bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_enq_1__SEL_1;

  // remaining internal signals
  reg [8 : 0] CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q1,
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q2,
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q3,
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q4,
	      y__h143167;
  reg [5 : 0] SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d4089;
  reg [3 : 0] SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d3776,
	      SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d3879,
	      SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d3982,
	      SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d4085;
  reg [1 : 0] SEL_ARR_NOT_INV_bcam_cam9b_0_vacram_ret_ifc_re_ETC___d2065,
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2590,
	      SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_0__ETC___d3703,
	      SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_11_ETC___d3875,
	      SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_12_ETC___d3909,
	      SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_14_ETC___d3932,
	      SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_16_ETC___d3726,
	      SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_16_ETC___d3955,
	      SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_17_ETC___d3978,
	      SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_19_ETC___d4012,
	      SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_20_ETC___d4035,
	      SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_22_ETC___d4058,
	      SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_24_ETC___d4081,
	      SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_32_ETC___d3749,
	      SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_48_ETC___d3772,
	      SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_64_ETC___d3806,
	      SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_80_ETC___d3829,
	      SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_96_ETC___d3852;
  reg CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q12,
      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q16,
      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q20,
      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q24,
      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q10,
      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q11,
      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q13,
      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q14,
      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q15,
      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q17,
      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q18,
      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q19,
      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q21,
      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q22,
      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q23,
      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q9,
      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q5,
      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q6,
      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q7,
      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q8,
      SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222,
      SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233,
      SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244,
      SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341,
      SEL_ARR_SEL_ARR_1_NOT_bcam_cam9b_0_setRam_0_re_ETC___d2480,
      SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2254,
      SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2303,
      SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2316,
      SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2328,
      SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2343,
      SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2355,
      SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2368,
      SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2380,
      SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2393,
      SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2405,
      SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2418,
      SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2430,
      SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2443,
      SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2455,
      SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2468,
      SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2491,
      SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265;
  wire [63 : 0] data_pack26295_AND_INV_0xFFFFFFFFFFFFFFFE_SL_i_ETC__q26,
		data_pack26295_AND_INV_0xFFFFFFFFFFFFFFFE_SL_i_ETC__q27,
		data_pack__h126295;
  wire [15 : 0] cVac__h113687,
		mIndcV__h60590,
		mIndcV__h62722,
		mIndcV__h64857,
		mIndcV__h66993,
		mIndcV__h69178,
		mIndcV__h71314,
		mIndcV__h73450,
		mIndcV__h75586,
		mIndcV__h77771,
		mIndcV__h79907,
		mIndcV__h82043,
		mIndcV__h84179,
		mIndcV__h86364,
		mIndcV__h88500,
		mIndcV__h90636,
		mIndcV__h92772,
		x__h113725,
		x__h121487,
		x__h121505,
		x__h135384,
		y__h113726,
		y__h121506;
  wire [13 : 0] bcam_cam9b_0_oldIdxR_742_EQ_15_953_AND_NOT_bca_ETC___d1988,
		bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2635;
  wire [12 : 0] x__h101718, x__h107651;
  wire [11 : 0] bcam_cam9b_0_oldIdxR_742_EQ_15_953_AND_NOT_bca_ETC___d1983,
		bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2632;
  wire [10 : 0] x__h107929;
  wire [9 : 0] bcam_cam9b_0_oldIdxR_742_EQ_15_953_AND_NOT_bca_ETC___d1978,
	       bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2629,
	       x__h134801;
  wire [8 : 0] n_wPatt__h101553;
  wire [7 : 0] IF_NOT_bcam_pe_bcam_input_wire_646_BIT_0_647_6_ETC___d4093,
	       bcam_cam9b_0_oldIdxR_742_EQ_15_953_AND_NOT_bca_ETC___d1973,
	       bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2626,
	       value__h211513;
  wire [5 : 0] bcam_cam9b_0_oldIdxR_742_EQ_15_953_AND_NOT_bca_ETC___d1968,
	       bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2623,
	       out__h187238,
	       out__h195271,
	       out__h203304,
	       out__h211337,
	       x__h134059;
  wire [3 : 0] IF_bcam_cam9b_0_newPattOccFLoc_wirewhas_THEN__ETC__q25,
	       _newIdx__h101184,
	       _oldIdx__h101183,
	       bcam_cam9b_0_oldIdxR_742_EQ_15_953_AND_NOT_bca_ETC___d1963,
	       bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2620,
	       i1__h126323,
	       i1__h128083,
	       out__h181703,
	       out__h183504,
	       out__h185305,
	       out__h187106,
	       out__h189736,
	       out__h191537,
	       out__h193338,
	       out__h195139,
	       out__h197769,
	       out__h199570,
	       out__h201371,
	       out__h203172,
	       out__h205802,
	       out__h207603,
	       out__h209404,
	       out__h211205,
	       x__h126349,
	       x__h128109,
	       x_wget__h2090;
  wire [1 : 0] bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counte_ETC___d82,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_count_ETC___d882,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_count_ETC___d962,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_count_ETC___d1042,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_count_ETC___d1122,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_count_ETC___d1202,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_count_ETC___d1282,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counte_ETC___d162,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counte_ETC___d242,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counte_ETC___d322,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counte_ETC___d402,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counte_ETC___d482,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counte_ETC___d562,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counte_ETC___d642,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counte_ETC___d722,
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counte_ETC___d802,
	       bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2617,
	       bin__h118530,
	       bin__h118876,
	       bin__h119120,
	       bin__h119364,
	       bin__h169479,
	       bin__h173070,
	       bin__h173313,
	       bin__h173556,
	       bin__h180300,
	       bin__h180923,
	       bin__h181166,
	       bin__h181409,
	       bin__h182343,
	       bin__h182724,
	       bin__h182967,
	       bin__h183210,
	       bin__h184144,
	       bin__h184525,
	       bin__h184768,
	       bin__h185011,
	       bin__h185945,
	       bin__h186326,
	       bin__h186569,
	       bin__h186812,
	       bin__h188436,
	       bin__h188956,
	       bin__h189199,
	       bin__h189442,
	       bin__h190376,
	       bin__h190757,
	       bin__h191000,
	       bin__h191243,
	       bin__h192177,
	       bin__h192558,
	       bin__h192801,
	       bin__h193044,
	       bin__h193978,
	       bin__h194359,
	       bin__h194602,
	       bin__h194845,
	       bin__h196469,
	       bin__h196989,
	       bin__h197232,
	       bin__h197475,
	       bin__h198409,
	       bin__h198790,
	       bin__h199033,
	       bin__h199276,
	       bin__h200210,
	       bin__h200591,
	       bin__h200834,
	       bin__h201077,
	       bin__h202011,
	       bin__h202392,
	       bin__h202635,
	       bin__h202878,
	       bin__h204502,
	       bin__h205022,
	       bin__h205265,
	       bin__h205508,
	       bin__h206442,
	       bin__h206823,
	       bin__h207066,
	       bin__h207309,
	       bin__h208243,
	       bin__h208624,
	       bin__h208867,
	       bin__h209110,
	       bin__h210044,
	       bin__h210425,
	       bin__h210668,
	       bin__h210911,
	       validOut__h119657,
	       validOut__h173848,
	       validOut__h181701,
	       validOut__h183502,
	       validOut__h185303,
	       validOut__h187104,
	       validOut__h187236,
	       validOut__h189734,
	       validOut__h191535,
	       validOut__h193336,
	       validOut__h195137,
	       validOut__h195269,
	       validOut__h197767,
	       validOut__h199568,
	       validOut__h201369,
	       validOut__h203170,
	       validOut__h203302,
	       validOut__h205800,
	       validOut__h207601,
	       validOut__h209402,
	       validOut__h211203,
	       validOut__h211335,
	       validOut__h211467;
  wire NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1857,
       NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1861,
       NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1863,
       NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1865,
       NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1867,
       NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1869,
       NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1871,
       NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1873,
       NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1875,
       NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1877,
       NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1879,
       NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1881,
       NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1883,
       NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1885,
       NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1887,
       NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1889,
       NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2448,
       NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2460,
       NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2473,
       NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2485,
       NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2511,
       NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2576,
       NOT_bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ETC___d2398,
       NOT_bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ETC___d2410,
       NOT_bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ETC___d2423,
       NOT_bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ETC___d2435,
       NOT_bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ETC___d2526,
       NOT_bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ETC___d2579,
       NOT_bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ETC___d2348,
       NOT_bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ETC___d2360,
       NOT_bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ETC___d2373,
       NOT_bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ETC___d2385,
       NOT_bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ETC___d2542,
       NOT_bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ETC___d2583,
       NOT_bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ETC___d2295,
       NOT_bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ETC___d2308,
       NOT_bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ETC___d2321,
       NOT_bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ETC___d2333,
       NOT_bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ETC___d2557,
       NOT_bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ETC___d2587,
       NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1829,
       NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1831,
       NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1833,
       NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1835,
       NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1837,
       NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1839,
       NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1841,
       NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1842,
       NOT_bcam_pe_bcam_input_wire_646_BIT_0_647_648__ETC___d2669,
       NOT_bcam_pe_bcam_input_wire_646_BIT_0_647_648__ETC___d2837,
       NOT_bcam_pe_bcam_input_wire_646_BIT_0_647_648__ETC___d3677,
       NOT_bcam_pe_bcam_input_wire_646_BIT_104_956_95_ETC___d2978,
       NOT_bcam_pe_bcam_input_wire_646_BIT_112_980_98_ETC___d3002,
       NOT_bcam_pe_bcam_input_wire_646_BIT_128_030_03_ETC___d3052,
       NOT_bcam_pe_bcam_input_wire_646_BIT_128_030_03_ETC___d3220,
       NOT_bcam_pe_bcam_input_wire_646_BIT_128_030_03_ETC___d3883,
       NOT_bcam_pe_bcam_input_wire_646_BIT_136_053_05_ETC___d3075,
       NOT_bcam_pe_bcam_input_wire_646_BIT_144_077_07_ETC___d3099,
       NOT_bcam_pe_bcam_input_wire_646_BIT_152_100_10_ETC___d3122,
       NOT_bcam_pe_bcam_input_wire_646_BIT_160_125_12_ETC___d3147,
       NOT_bcam_pe_bcam_input_wire_646_BIT_168_148_14_ETC___d3170,
       NOT_bcam_pe_bcam_input_wire_646_BIT_16_694_695_ETC___d2716,
       NOT_bcam_pe_bcam_input_wire_646_BIT_176_172_17_ETC___d3194,
       NOT_bcam_pe_bcam_input_wire_646_BIT_192_221_22_ETC___d3243,
       NOT_bcam_pe_bcam_input_wire_646_BIT_192_221_22_ETC___d3411,
       NOT_bcam_pe_bcam_input_wire_646_BIT_192_221_22_ETC___d3986,
       NOT_bcam_pe_bcam_input_wire_646_BIT_200_244_24_ETC___d3266,
       NOT_bcam_pe_bcam_input_wire_646_BIT_208_268_26_ETC___d3290,
       NOT_bcam_pe_bcam_input_wire_646_BIT_216_291_29_ETC___d3313,
       NOT_bcam_pe_bcam_input_wire_646_BIT_224_316_31_ETC___d3338,
       NOT_bcam_pe_bcam_input_wire_646_BIT_232_339_34_ETC___d3361,
       NOT_bcam_pe_bcam_input_wire_646_BIT_240_363_36_ETC___d3385,
       NOT_bcam_pe_bcam_input_wire_646_BIT_24_717_718_ETC___d2739,
       NOT_bcam_pe_bcam_input_wire_646_BIT_32_742_743_ETC___d2764,
       NOT_bcam_pe_bcam_input_wire_646_BIT_40_765_766_ETC___d2787,
       NOT_bcam_pe_bcam_input_wire_646_BIT_48_789_790_ETC___d2811,
       NOT_bcam_pe_bcam_input_wire_646_BIT_64_838_839_ETC___d2860,
       NOT_bcam_pe_bcam_input_wire_646_BIT_64_838_839_ETC___d3028,
       NOT_bcam_pe_bcam_input_wire_646_BIT_64_838_839_ETC___d3780,
       NOT_bcam_pe_bcam_input_wire_646_BIT_72_861_862_ETC___d2883,
       NOT_bcam_pe_bcam_input_wire_646_BIT_80_885_886_ETC___d2907,
       NOT_bcam_pe_bcam_input_wire_646_BIT_88_908_909_ETC___d2930,
       NOT_bcam_pe_bcam_input_wire_646_BIT_8_670_671__ETC___d2692,
       NOT_bcam_pe_bcam_input_wire_646_BIT_96_933_934_ETC___d2955,
       bcam_cam9b_0_oldEqNewPattR_752_AND_bcam_cam9b__ETC___d1907,
       bcam_cam9b_0_oldEqNewPattR_752_AND_bcam_cam9b__ETC___d1909,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_respo_ETC___d1427,
       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_respon_ETC___d1433,
       bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2497,
       bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2500,
       bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2504,
       bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2507,
       bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2599,
       bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2512,
       bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2515,
       bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2519,
       bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2522,
       bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2566,
       bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2528,
       bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2531,
       bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2535,
       bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2538,
       bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2606,
       bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_i_no_ETC___d4112,
       bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2543,
       bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2546,
       bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2550,
       bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2553,
       bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2612,
       bcam_cam9b_0_wEnb_vacram_fifo_i_notFull__891_A_ETC___d1912,
       bcam_pe_bcam_input_wire_646_BIT_0_647_OR_bcam__ETC___d3476,
       bcam_pe_bcam_input_wire_646_BIT_128_030_OR_bca_ETC___d3603,
       bcam_pe_bcam_input_wire_646_BIT_144_077_OR_bca_ETC___d3562,
       bcam_pe_bcam_input_wire_646_BIT_152_100_OR_bca_ETC___d3569,
       bcam_pe_bcam_input_wire_646_BIT_16_694_OR_bcam_ETC___d3435,
       bcam_pe_bcam_input_wire_646_BIT_192_221_OR_bca_ETC___d3666,
       bcam_pe_bcam_input_wire_646_BIT_208_268_OR_bca_ETC___d3625,
       bcam_pe_bcam_input_wire_646_BIT_216_291_OR_bca_ETC___d3632,
       bcam_pe_bcam_input_wire_646_BIT_24_717_OR_bcam_ETC___d3442,
       bcam_pe_bcam_input_wire_646_BIT_64_838_OR_bcam_ETC___d3539,
       bcam_pe_bcam_input_wire_646_BIT_80_885_OR_bcam_ETC___d3498,
       bcam_pe_bcam_input_wire_646_BIT_88_908_OR_bcam_ETC___d3505;

  // action method writeServer_put
  assign RDY_writeServer_put =
	     bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_FULL_N &&
	     bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_FULL_N &&
	     bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_i_no_ETC___d4112 ;

  // action method readServer_request_put
  assign RDY_readServer_request_put =
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_FULL_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_FULL_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_FULL_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_FULL_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_FULL_N ;

  // actionvalue method readServer_response_get
  assign readServer_response_get = bcam_readFifo_D_OUT ;
  assign RDY_readServer_response_get = bcam_readFifo_EMPTY_N ;

  // action method printServer_request_put
  assign RDY_printServer_request_put = 1'd1 ;

  // actionvalue method printServer_response_get
  assign printServer_response_get = 10'h2AA ;
  assign RDY_printServer_response_get = 1'd1 ;

  // submodule bcam_cam9b_0_bcam_fsm_start
  FIFO20 #(.guarded(32'd1)) bcam_cam9b_0_bcam_fsm_start(.RST(RST_N),
							.CLK(CLK),
							.ENQ(bcam_cam9b_0_bcam_fsm_start_ENQ),
							.DEQ(bcam_cam9b_0_bcam_fsm_start_DEQ),
							.CLR(bcam_cam9b_0_bcam_fsm_start_CLR),
							.FULL_N(bcam_cam9b_0_bcam_fsm_start_FULL_N),
							.EMPTY_N(bcam_cam9b_0_bcam_fsm_start_EMPTY_N));

  // submodule bcam_cam9b_0_idxRam_0_ret_ifc_bram
  AsymmetricBRAM_Xilinx #(.PIPELINED(1'd1),
			  .WADDR_WIDTH(32'd6),
			  .WDATA_WIDTH(32'd4),
			  .RADDR_WIDTH(32'd4),
			  .RDATA_WIDTH(32'd16),
			  .MEMSIZE(32'd64)) bcam_cam9b_0_idxRam_0_ret_ifc_bram(.CLK(CLK),
									       .RADDR(bcam_cam9b_0_idxRam_0_ret_ifc_bram_RADDR),
									       .WADDR(bcam_cam9b_0_idxRam_0_ret_ifc_bram_WADDR),
									       .WDATA(bcam_cam9b_0_idxRam_0_ret_ifc_bram_WDATA),
									       .REN(bcam_cam9b_0_idxRam_0_ret_ifc_bram_REN),
									       .WEN(bcam_cam9b_0_idxRam_0_ret_ifc_bram_WEN),
									       .RDATA(bcam_cam9b_0_idxRam_0_ret_ifc_bram_RDATA));

  // submodule bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo
  FIFO20 #(.guarded(32'd1)) bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo(.RST(RST_N),
								       .CLK(CLK),
								       .ENQ(bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo_ENQ),
								       .DEQ(bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo_DEQ),
								       .CLR(bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo_CLR),
								       .FULL_N(bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo_FULL_N),
								       .EMPTY_N(bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo_EMPTY_N));

  // submodule bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_D_IN),
								      .ENQ(bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_ENQ),
								      .DEQ(bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_DEQ),
								      .CLR(bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_CLR),
								      .D_OUT(bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_D_OUT),
								      .FULL_N(bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_FULL_N),
								      .EMPTY_N(bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_EMPTY_N));

  // submodule bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo
  FIFO2 #(.width(32'd4),
	  .guarded(32'd1)) bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo(.RST(RST_N),
								     .CLK(CLK),
								     .D_IN(bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_D_IN),
								     .ENQ(bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_ENQ),
								     .DEQ(bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_DEQ),
								     .CLR(bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_CLR),
								     .D_OUT(bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_D_OUT),
								     .FULL_N(bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_FULL_N),
								     .EMPTY_N(bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo
  FIFO2 #(.width(32'd10),
	  .guarded(32'd1)) bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_D_IN),
								      .ENQ(bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_ENQ),
								      .DEQ(bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_DEQ),
								      .CLR(bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_CLR),
								      .D_OUT(bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_D_OUT),
								      .FULL_N(bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_FULL_N),
								      .EMPTY_N(bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_idxRam_1_ret_ifc_bram
  AsymmetricBRAM_Xilinx #(.PIPELINED(1'd1),
			  .WADDR_WIDTH(32'd6),
			  .WDATA_WIDTH(32'd4),
			  .RADDR_WIDTH(32'd4),
			  .RDATA_WIDTH(32'd16),
			  .MEMSIZE(32'd64)) bcam_cam9b_0_idxRam_1_ret_ifc_bram(.CLK(CLK),
									       .RADDR(bcam_cam9b_0_idxRam_1_ret_ifc_bram_RADDR),
									       .WADDR(bcam_cam9b_0_idxRam_1_ret_ifc_bram_WADDR),
									       .WDATA(bcam_cam9b_0_idxRam_1_ret_ifc_bram_WDATA),
									       .REN(bcam_cam9b_0_idxRam_1_ret_ifc_bram_REN),
									       .WEN(bcam_cam9b_0_idxRam_1_ret_ifc_bram_WEN),
									       .RDATA(bcam_cam9b_0_idxRam_1_ret_ifc_bram_RDATA));

  // submodule bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo
  FIFO20 #(.guarded(32'd1)) bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo(.RST(RST_N),
								       .CLK(CLK),
								       .ENQ(bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo_ENQ),
								       .DEQ(bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo_DEQ),
								       .CLR(bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo_CLR),
								       .FULL_N(bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo_FULL_N),
								       .EMPTY_N(bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo_EMPTY_N));

  // submodule bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_D_IN),
								      .ENQ(bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_ENQ),
								      .DEQ(bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_DEQ),
								      .CLR(bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_CLR),
								      .D_OUT(bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_D_OUT),
								      .FULL_N(bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_FULL_N),
								      .EMPTY_N(bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_EMPTY_N));

  // submodule bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo
  FIFO2 #(.width(32'd4),
	  .guarded(32'd1)) bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo(.RST(RST_N),
								     .CLK(CLK),
								     .D_IN(bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_D_IN),
								     .ENQ(bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_ENQ),
								     .DEQ(bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_DEQ),
								     .CLR(bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_CLR),
								     .D_OUT(bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_D_OUT),
								     .FULL_N(bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_FULL_N),
								     .EMPTY_N(bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo
  FIFO2 #(.width(32'd10),
	  .guarded(32'd1)) bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_D_IN),
								      .ENQ(bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_ENQ),
								      .DEQ(bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_DEQ),
								      .CLR(bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_CLR),
								      .D_OUT(bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_D_OUT),
								      .FULL_N(bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_FULL_N),
								      .EMPTY_N(bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_idxRam_2_ret_ifc_bram
  AsymmetricBRAM_Xilinx #(.PIPELINED(1'd1),
			  .WADDR_WIDTH(32'd6),
			  .WDATA_WIDTH(32'd4),
			  .RADDR_WIDTH(32'd4),
			  .RDATA_WIDTH(32'd16),
			  .MEMSIZE(32'd64)) bcam_cam9b_0_idxRam_2_ret_ifc_bram(.CLK(CLK),
									       .RADDR(bcam_cam9b_0_idxRam_2_ret_ifc_bram_RADDR),
									       .WADDR(bcam_cam9b_0_idxRam_2_ret_ifc_bram_WADDR),
									       .WDATA(bcam_cam9b_0_idxRam_2_ret_ifc_bram_WDATA),
									       .REN(bcam_cam9b_0_idxRam_2_ret_ifc_bram_REN),
									       .WEN(bcam_cam9b_0_idxRam_2_ret_ifc_bram_WEN),
									       .RDATA(bcam_cam9b_0_idxRam_2_ret_ifc_bram_RDATA));

  // submodule bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo
  FIFO20 #(.guarded(32'd1)) bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo(.RST(RST_N),
								       .CLK(CLK),
								       .ENQ(bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo_ENQ),
								       .DEQ(bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo_DEQ),
								       .CLR(bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo_CLR),
								       .FULL_N(bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo_FULL_N),
								       .EMPTY_N(bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo_EMPTY_N));

  // submodule bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_D_IN),
								      .ENQ(bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_ENQ),
								      .DEQ(bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_DEQ),
								      .CLR(bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_CLR),
								      .D_OUT(bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_D_OUT),
								      .FULL_N(bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_FULL_N),
								      .EMPTY_N(bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_EMPTY_N));

  // submodule bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo
  FIFO2 #(.width(32'd4),
	  .guarded(32'd1)) bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo(.RST(RST_N),
								     .CLK(CLK),
								     .D_IN(bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_D_IN),
								     .ENQ(bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_ENQ),
								     .DEQ(bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_DEQ),
								     .CLR(bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_CLR),
								     .D_OUT(bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_D_OUT),
								     .FULL_N(bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_FULL_N),
								     .EMPTY_N(bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo
  FIFO2 #(.width(32'd10),
	  .guarded(32'd1)) bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_D_IN),
								      .ENQ(bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_ENQ),
								      .DEQ(bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_DEQ),
								      .CLR(bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_CLR),
								      .D_OUT(bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_D_OUT),
								      .FULL_N(bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_FULL_N),
								      .EMPTY_N(bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_idxRam_3_ret_ifc_bram
  AsymmetricBRAM_Xilinx #(.PIPELINED(1'd1),
			  .WADDR_WIDTH(32'd6),
			  .WDATA_WIDTH(32'd4),
			  .RADDR_WIDTH(32'd4),
			  .RDATA_WIDTH(32'd16),
			  .MEMSIZE(32'd64)) bcam_cam9b_0_idxRam_3_ret_ifc_bram(.CLK(CLK),
									       .RADDR(bcam_cam9b_0_idxRam_3_ret_ifc_bram_RADDR),
									       .WADDR(bcam_cam9b_0_idxRam_3_ret_ifc_bram_WADDR),
									       .WDATA(bcam_cam9b_0_idxRam_3_ret_ifc_bram_WDATA),
									       .REN(bcam_cam9b_0_idxRam_3_ret_ifc_bram_REN),
									       .WEN(bcam_cam9b_0_idxRam_3_ret_ifc_bram_WEN),
									       .RDATA(bcam_cam9b_0_idxRam_3_ret_ifc_bram_RDATA));

  // submodule bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo
  FIFO20 #(.guarded(32'd1)) bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo(.RST(RST_N),
								       .CLK(CLK),
								       .ENQ(bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo_ENQ),
								       .DEQ(bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo_DEQ),
								       .CLR(bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo_CLR),
								       .FULL_N(bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo_FULL_N),
								       .EMPTY_N(bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo_EMPTY_N));

  // submodule bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_D_IN),
								      .ENQ(bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_ENQ),
								      .DEQ(bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_DEQ),
								      .CLR(bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_CLR),
								      .D_OUT(bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_D_OUT),
								      .FULL_N(bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_FULL_N),
								      .EMPTY_N(bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_EMPTY_N));

  // submodule bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo
  FIFO2 #(.width(32'd4),
	  .guarded(32'd1)) bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo(.RST(RST_N),
								     .CLK(CLK),
								     .D_IN(bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_D_IN),
								     .ENQ(bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_ENQ),
								     .DEQ(bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_DEQ),
								     .CLR(bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_CLR),
								     .D_OUT(bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_D_OUT),
								     .FULL_N(bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_FULL_N),
								     .EMPTY_N(bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo
  FIFO2 #(.width(32'd10),
	  .guarded(32'd1)) bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_D_IN),
								      .ENQ(bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_ENQ),
								      .DEQ(bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_DEQ),
								      .CLR(bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_CLR),
								      .D_OUT(bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_D_OUT),
								      .FULL_N(bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_FULL_N),
								      .EMPTY_N(bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_idxram_read
  FIFO20 #(.guarded(32'd1)) bcam_cam9b_0_idxram_read(.RST(RST_N),
						     .CLK(CLK),
						     .ENQ(bcam_cam9b_0_idxram_read_ENQ),
						     .DEQ(bcam_cam9b_0_idxram_read_DEQ),
						     .CLR(bcam_cam9b_0_idxram_read_CLR),
						     .FULL_N(),
						     .EMPTY_N());

  // submodule bcam_cam9b_0_newPattIndc_fifo
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_newPattIndc_fifo(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(bcam_cam9b_0_newPattIndc_fifo_D_IN),
							 .ENQ(bcam_cam9b_0_newPattIndc_fifo_ENQ),
							 .DEQ(bcam_cam9b_0_newPattIndc_fifo_DEQ),
							 .CLR(bcam_cam9b_0_newPattIndc_fifo_CLR),
							 .D_OUT(bcam_cam9b_0_newPattIndc_fifo_D_OUT),
							 .FULL_N(bcam_cam9b_0_newPattIndc_fifo_FULL_N),
							 .EMPTY_N(bcam_cam9b_0_newPattIndc_fifo_EMPTY_N));

  // submodule bcam_cam9b_0_oldPattIndc_fifo
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_oldPattIndc_fifo(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(bcam_cam9b_0_oldPattIndc_fifo_D_IN),
							 .ENQ(bcam_cam9b_0_oldPattIndc_fifo_ENQ),
							 .DEQ(bcam_cam9b_0_oldPattIndc_fifo_DEQ),
							 .CLR(bcam_cam9b_0_oldPattIndc_fifo_CLR),
							 .D_OUT(bcam_cam9b_0_oldPattIndc_fifo_D_OUT),
							 .FULL_N(bcam_cam9b_0_oldPattIndc_fifo_FULL_N),
							 .EMPTY_N(bcam_cam9b_0_oldPattIndc_fifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram
  BRAM2 #(.PIPELINED(1'd1),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd16),
	  .MEMSIZE(5'd16)) bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram(.CLKA(CLK),
									.CLKB(CLK),
									.ADDRA(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_ADDRA),
									.ADDRB(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_ADDRB),
									.DIA(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_DIA),
									.DIB(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_DIB),
									.WEA(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_WEA),
									.WEB(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_WEB),
									.ENA(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_ENA),
									.ENB(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_ENB),
									.DOA(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_DOA),
									.DOB(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_DOB));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0_CLR),
										  .D_OUT(),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0_FULL_N),
										  .EMPTY_N());

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_CLR),
										  .D_OUT(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_D_OUT),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_FULL_N),
										  .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram
  BRAM2 #(.PIPELINED(1'd1),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd16),
	  .MEMSIZE(5'd16)) bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram(.CLKA(CLK),
									 .CLKB(CLK),
									 .ADDRA(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_ADDRA),
									 .ADDRB(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_ADDRB),
									 .DIA(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_DIA),
									 .DIB(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_DIB),
									 .WEA(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_WEA),
									 .WEB(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_WEB),
									 .ENA(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_ENA),
									 .ENB(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_ENB),
									 .DOA(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_DOA),
									 .DOB(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_DOB));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0_CLR),
										   .D_OUT(),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0_FULL_N),
										   .EMPTY_N());

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_CLR),
										   .D_OUT(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_D_OUT),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_FULL_N),
										   .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram
  BRAM2 #(.PIPELINED(1'd1),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd16),
	  .MEMSIZE(5'd16)) bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram(.CLKA(CLK),
									 .CLKB(CLK),
									 .ADDRA(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_ADDRA),
									 .ADDRB(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_ADDRB),
									 .DIA(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_DIA),
									 .DIB(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_DIB),
									 .WEA(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_WEA),
									 .WEB(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_WEB),
									 .ENA(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_ENA),
									 .ENB(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_ENB),
									 .DOA(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_DOA),
									 .DOB(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_DOB));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0_CLR),
										   .D_OUT(),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0_FULL_N),
										   .EMPTY_N());

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_CLR),
										   .D_OUT(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_D_OUT),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_FULL_N),
										   .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram
  BRAM2 #(.PIPELINED(1'd1),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd16),
	  .MEMSIZE(5'd16)) bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram(.CLKA(CLK),
									 .CLKB(CLK),
									 .ADDRA(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_ADDRA),
									 .ADDRB(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_ADDRB),
									 .DIA(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_DIA),
									 .DIB(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_DIB),
									 .WEA(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_WEA),
									 .WEB(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_WEB),
									 .ENA(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_ENA),
									 .ENB(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_ENB),
									 .DOA(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_DOA),
									 .DOB(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_DOB));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0_CLR),
										   .D_OUT(),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0_FULL_N),
										   .EMPTY_N());

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_CLR),
										   .D_OUT(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_D_OUT),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_FULL_N),
										   .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram
  BRAM2 #(.PIPELINED(1'd1),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd16),
	  .MEMSIZE(5'd16)) bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram(.CLKA(CLK),
									 .CLKB(CLK),
									 .ADDRA(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_ADDRA),
									 .ADDRB(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_ADDRB),
									 .DIA(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_DIA),
									 .DIB(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_DIB),
									 .WEA(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_WEA),
									 .WEB(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_WEB),
									 .ENA(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_ENA),
									 .ENB(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_ENB),
									 .DOA(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_DOA),
									 .DOB(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_DOB));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0_CLR),
										   .D_OUT(),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0_FULL_N),
										   .EMPTY_N());

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_CLR),
										   .D_OUT(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_D_OUT),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_FULL_N),
										   .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram
  BRAM2 #(.PIPELINED(1'd1),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd16),
	  .MEMSIZE(5'd16)) bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram(.CLKA(CLK),
									 .CLKB(CLK),
									 .ADDRA(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_ADDRA),
									 .ADDRB(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_ADDRB),
									 .DIA(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_DIA),
									 .DIB(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_DIB),
									 .WEA(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_WEA),
									 .WEB(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_WEB),
									 .ENA(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_ENA),
									 .ENB(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_ENB),
									 .DOA(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_DOA),
									 .DOB(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_DOB));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0_CLR),
										   .D_OUT(),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0_FULL_N),
										   .EMPTY_N());

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_CLR),
										   .D_OUT(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_D_OUT),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_FULL_N),
										   .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram
  BRAM2 #(.PIPELINED(1'd1),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd16),
	  .MEMSIZE(5'd16)) bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram(.CLKA(CLK),
									 .CLKB(CLK),
									 .ADDRA(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_ADDRA),
									 .ADDRB(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_ADDRB),
									 .DIA(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_DIA),
									 .DIB(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_DIB),
									 .WEA(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_WEA),
									 .WEB(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_WEB),
									 .ENA(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_ENA),
									 .ENB(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_ENB),
									 .DOA(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_DOA),
									 .DOB(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_DOB));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0_CLR),
										   .D_OUT(),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0_FULL_N),
										   .EMPTY_N());

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_CLR),
										   .D_OUT(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_D_OUT),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_FULL_N),
										   .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram
  BRAM2 #(.PIPELINED(1'd1),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd16),
	  .MEMSIZE(5'd16)) bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram(.CLKA(CLK),
									.CLKB(CLK),
									.ADDRA(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_ADDRA),
									.ADDRB(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_ADDRB),
									.DIA(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_DIA),
									.DIB(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_DIB),
									.WEA(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_WEA),
									.WEB(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_WEB),
									.ENA(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_ENA),
									.ENB(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_ENB),
									.DOA(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_DOA),
									.DOB(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_DOB));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0_CLR),
										  .D_OUT(),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0_FULL_N),
										  .EMPTY_N());

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_CLR),
										  .D_OUT(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_D_OUT),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_FULL_N),
										  .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram
  BRAM2 #(.PIPELINED(1'd1),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd16),
	  .MEMSIZE(5'd16)) bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram(.CLKA(CLK),
									.CLKB(CLK),
									.ADDRA(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_ADDRA),
									.ADDRB(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_ADDRB),
									.DIA(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_DIA),
									.DIB(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_DIB),
									.WEA(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_WEA),
									.WEB(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_WEB),
									.ENA(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_ENA),
									.ENB(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_ENB),
									.DOA(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_DOA),
									.DOB(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_DOB));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0_CLR),
										  .D_OUT(),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0_FULL_N),
										  .EMPTY_N());

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_CLR),
										  .D_OUT(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_D_OUT),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_FULL_N),
										  .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram
  BRAM2 #(.PIPELINED(1'd1),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd16),
	  .MEMSIZE(5'd16)) bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram(.CLKA(CLK),
									.CLKB(CLK),
									.ADDRA(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_ADDRA),
									.ADDRB(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_ADDRB),
									.DIA(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_DIA),
									.DIB(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_DIB),
									.WEA(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_WEA),
									.WEB(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_WEB),
									.ENA(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_ENA),
									.ENB(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_ENB),
									.DOA(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_DOA),
									.DOB(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_DOB));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0_CLR),
										  .D_OUT(),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0_FULL_N),
										  .EMPTY_N());

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_CLR),
										  .D_OUT(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_D_OUT),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_FULL_N),
										  .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram
  BRAM2 #(.PIPELINED(1'd1),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd16),
	  .MEMSIZE(5'd16)) bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram(.CLKA(CLK),
									.CLKB(CLK),
									.ADDRA(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_ADDRA),
									.ADDRB(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_ADDRB),
									.DIA(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_DIA),
									.DIB(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_DIB),
									.WEA(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_WEA),
									.WEB(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_WEB),
									.ENA(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_ENA),
									.ENB(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_ENB),
									.DOA(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_DOA),
									.DOB(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_DOB));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0_CLR),
										  .D_OUT(),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0_FULL_N),
										  .EMPTY_N());

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_CLR),
										  .D_OUT(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_D_OUT),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_FULL_N),
										  .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram
  BRAM2 #(.PIPELINED(1'd1),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd16),
	  .MEMSIZE(5'd16)) bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram(.CLKA(CLK),
									.CLKB(CLK),
									.ADDRA(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_ADDRA),
									.ADDRB(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_ADDRB),
									.DIA(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_DIA),
									.DIB(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_DIB),
									.WEA(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_WEA),
									.WEB(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_WEB),
									.ENA(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_ENA),
									.ENB(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_ENB),
									.DOA(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_DOA),
									.DOB(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_DOB));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0_CLR),
										  .D_OUT(),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0_FULL_N),
										  .EMPTY_N());

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_CLR),
										  .D_OUT(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_D_OUT),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_FULL_N),
										  .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram
  BRAM2 #(.PIPELINED(1'd1),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd16),
	  .MEMSIZE(5'd16)) bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram(.CLKA(CLK),
									.CLKB(CLK),
									.ADDRA(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_ADDRA),
									.ADDRB(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_ADDRB),
									.DIA(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_DIA),
									.DIB(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_DIB),
									.WEA(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_WEA),
									.WEB(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_WEB),
									.ENA(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_ENA),
									.ENB(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_ENB),
									.DOA(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_DOA),
									.DOB(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_DOB));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0_CLR),
										  .D_OUT(),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0_FULL_N),
										  .EMPTY_N());

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_CLR),
										  .D_OUT(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_D_OUT),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_FULL_N),
										  .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram
  BRAM2 #(.PIPELINED(1'd1),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd16),
	  .MEMSIZE(5'd16)) bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram(.CLKA(CLK),
									.CLKB(CLK),
									.ADDRA(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_ADDRA),
									.ADDRB(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_ADDRB),
									.DIA(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_DIA),
									.DIB(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_DIB),
									.WEA(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_WEA),
									.WEB(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_WEB),
									.ENA(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_ENA),
									.ENB(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_ENB),
									.DOA(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_DOA),
									.DOB(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_DOB));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0_CLR),
										  .D_OUT(),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0_FULL_N),
										  .EMPTY_N());

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_CLR),
										  .D_OUT(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_D_OUT),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_FULL_N),
										  .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram
  BRAM2 #(.PIPELINED(1'd1),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd16),
	  .MEMSIZE(5'd16)) bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram(.CLKA(CLK),
									.CLKB(CLK),
									.ADDRA(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_ADDRA),
									.ADDRB(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_ADDRB),
									.DIA(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_DIA),
									.DIB(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_DIB),
									.WEA(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_WEA),
									.WEB(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_WEB),
									.ENA(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_ENA),
									.ENB(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_ENB),
									.DOA(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_DOA),
									.DOB(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_DOB));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0_CLR),
										  .D_OUT(),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0_FULL_N),
										  .EMPTY_N());

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_CLR),
										  .D_OUT(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_D_OUT),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_FULL_N),
										  .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram
  BRAM2 #(.PIPELINED(1'd1),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd16),
	  .MEMSIZE(5'd16)) bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram(.CLKA(CLK),
									.CLKB(CLK),
									.ADDRA(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_ADDRA),
									.ADDRB(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_ADDRB),
									.DIA(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_DIA),
									.DIB(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_DIB),
									.WEA(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_WEA),
									.WEB(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_WEB),
									.ENA(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_ENA),
									.ENB(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_ENB),
									.DOA(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_DOA),
									.DOB(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_DOB));

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0_CLR),
										  .D_OUT(),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0_FULL_N),
										  .EMPTY_N());

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_CLR),
										  .D_OUT(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_D_OUT),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_FULL_N),
										  .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_iVld_fifo
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_iVld_fifo(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_IN),
							      .ENQ(bcam_cam9b_0_ram9b_ram_0_iVld_fifo_ENQ),
							      .DEQ(bcam_cam9b_0_ram9b_ram_0_iVld_fifo_DEQ),
							      .CLR(bcam_cam9b_0_ram9b_ram_0_iVld_fifo_CLR),
							      .D_OUT(bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_OUT),
							      .FULL_N(bcam_cam9b_0_ram9b_ram_0_iVld_fifo_FULL_N),
							      .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_iVld_fifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram
  AsymmetricBRAM_Xilinx #(.PIPELINED(1'd1),
			  .WADDR_WIDTH(32'd11),
			  .WDATA_WIDTH(32'd4),
			  .RADDR_WIDTH(32'd9),
			  .RDATA_WIDTH(32'd16),
			  .MEMSIZE(32'd2048)) bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram(.CLK(CLK),
											      .RADDR(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram_RADDR),
											      .WADDR(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram_WADDR),
											      .WDATA(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram_WDATA),
											      .REN(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram_REN),
											      .WEN(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram_WEN),
											      .RDATA(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram_RDATA));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo
  FIFO20 #(.guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo(.RST(RST_N),
										    .CLK(CLK),
										    .ENQ(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo_ENQ),
										    .DEQ(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo_DEQ),
										    .CLR(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo_CLR),
										    .FULL_N(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo_FULL_N),
										    .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_CLR),
										   .D_OUT(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_D_OUT),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_FULL_N),
										   .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo
  FIFO2 #(.width(32'd9),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_CLR),
										  .D_OUT(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_D_OUT),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_FULL_N),
										  .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo
  FIFO2 #(.width(32'd15),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_CLR),
										   .D_OUT(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_D_OUT),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_FULL_N),
										   .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram
  AsymmetricBRAM_Xilinx #(.PIPELINED(1'd1),
			  .WADDR_WIDTH(32'd11),
			  .WDATA_WIDTH(32'd4),
			  .RADDR_WIDTH(32'd9),
			  .RDATA_WIDTH(32'd16),
			  .MEMSIZE(32'd2048)) bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram(.CLK(CLK),
											      .RADDR(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram_RADDR),
											      .WADDR(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram_WADDR),
											      .WDATA(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram_WDATA),
											      .REN(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram_REN),
											      .WEN(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram_WEN),
											      .RDATA(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram_RDATA));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo
  FIFO20 #(.guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo(.RST(RST_N),
										    .CLK(CLK),
										    .ENQ(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo_ENQ),
										    .DEQ(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo_DEQ),
										    .CLR(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo_CLR),
										    .FULL_N(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo_FULL_N),
										    .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_CLR),
										   .D_OUT(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_D_OUT),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_FULL_N),
										   .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo
  FIFO2 #(.width(32'd9),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_CLR),
										  .D_OUT(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_D_OUT),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_FULL_N),
										  .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo
  FIFO2 #(.width(32'd15),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_CLR),
										   .D_OUT(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_D_OUT),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_FULL_N),
										   .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram
  AsymmetricBRAM_Xilinx #(.PIPELINED(1'd1),
			  .WADDR_WIDTH(32'd11),
			  .WDATA_WIDTH(32'd4),
			  .RADDR_WIDTH(32'd9),
			  .RDATA_WIDTH(32'd16),
			  .MEMSIZE(32'd2048)) bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram(.CLK(CLK),
											      .RADDR(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram_RADDR),
											      .WADDR(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram_WADDR),
											      .WDATA(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram_WDATA),
											      .REN(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram_REN),
											      .WEN(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram_WEN),
											      .RDATA(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram_RDATA));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo
  FIFO20 #(.guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo(.RST(RST_N),
										    .CLK(CLK),
										    .ENQ(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo_ENQ),
										    .DEQ(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo_DEQ),
										    .CLR(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo_CLR),
										    .FULL_N(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo_FULL_N),
										    .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_CLR),
										   .D_OUT(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_D_OUT),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_FULL_N),
										   .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo
  FIFO2 #(.width(32'd9),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_CLR),
										  .D_OUT(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_D_OUT),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_FULL_N),
										  .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo
  FIFO2 #(.width(32'd15),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_CLR),
										   .D_OUT(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_D_OUT),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_FULL_N),
										   .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram
  AsymmetricBRAM_Xilinx #(.PIPELINED(1'd1),
			  .WADDR_WIDTH(32'd11),
			  .WDATA_WIDTH(32'd4),
			  .RADDR_WIDTH(32'd9),
			  .RDATA_WIDTH(32'd16),
			  .MEMSIZE(32'd2048)) bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram(.CLK(CLK),
											      .RADDR(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram_RADDR),
											      .WADDR(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram_WADDR),
											      .WDATA(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram_WDATA),
											      .REN(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram_REN),
											      .WEN(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram_WEN),
											      .RDATA(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram_RDATA));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo
  FIFO20 #(.guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo(.RST(RST_N),
										    .CLK(CLK),
										    .ENQ(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo_ENQ),
										    .DEQ(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo_DEQ),
										    .CLR(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo_CLR),
										    .FULL_N(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo_FULL_N),
										    .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_CLR),
										   .D_OUT(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_D_OUT),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_FULL_N),
										   .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo
  FIFO2 #(.width(32'd9),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_D_IN),
										  .ENQ(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_ENQ),
										  .DEQ(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_DEQ),
										  .CLR(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_CLR),
										  .D_OUT(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_D_OUT),
										  .FULL_N(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_FULL_N),
										  .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo
  FIFO2 #(.width(32'd15),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo(.RST(RST_N),
										   .CLK(CLK),
										   .D_IN(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_D_IN),
										   .ENQ(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_ENQ),
										   .DEQ(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_DEQ),
										   .CLR(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_CLR),
										   .D_OUT(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_D_OUT),
										   .FULL_N(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_FULL_N),
										   .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_mIndc_fifo
  FIFO2 #(.width(32'd256),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_mIndc_fifo(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_D_IN),
							       .ENQ(bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_ENQ),
							       .DEQ(bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_DEQ),
							       .CLR(bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_CLR),
							       .D_OUT(bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_D_OUT),
							       .FULL_N(bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_FULL_N),
							       .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram
  AsymmetricBRAM_Xilinx #(.PIPELINED(1'd1),
			  .WADDR_WIDTH(32'd13),
			  .WDATA_WIDTH(32'd1),
			  .RADDR_WIDTH(32'd9),
			  .RDATA_WIDTH(32'd16),
			  .MEMSIZE(32'd8192)) bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram(.CLK(CLK),
											   .RADDR(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram_RADDR),
											   .WADDR(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram_WADDR),
											   .WDATA(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram_WDATA),
											   .REN(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram_REN),
											   .WEN(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram_WEN),
											   .RDATA(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram_RDATA));

  // submodule bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo
  FIFO20 #(.guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo(.RST(RST_N),
										 .CLK(CLK),
										 .ENQ(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo_ENQ),
										 .DEQ(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo_DEQ),
										 .CLR(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo_CLR),
										 .FULL_N(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo_FULL_N),
										 .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo(.RST(RST_N),
										.CLK(CLK),
										.D_IN(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_D_IN),
										.ENQ(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_ENQ),
										.DEQ(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_DEQ),
										.CLR(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_CLR),
										.D_OUT(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_D_OUT),
										.FULL_N(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_FULL_N),
										.EMPTY_N(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo
  FIFO2 #(.width(32'd9),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo(.RST(RST_N),
									       .CLK(CLK),
									       .D_IN(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_D_IN),
									       .ENQ(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_ENQ),
									       .DEQ(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_DEQ),
									       .CLR(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_CLR),
									       .D_OUT(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_D_OUT),
									       .FULL_N(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_FULL_N),
									       .EMPTY_N(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo
  FIFO2 #(.width(32'd14),
	  .guarded(32'd1)) bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo(.RST(RST_N),
										.CLK(CLK),
										.D_IN(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_D_IN),
										.ENQ(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_ENQ),
										.DEQ(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_DEQ),
										.CLR(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_CLR),
										.D_OUT(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_D_OUT),
										.FULL_N(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_FULL_N),
										.EMPTY_N(bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_setRam_0_ret_ifc_bram
  AsymmetricBRAM_Xilinx #(.PIPELINED(1'd1),
			  .WADDR_WIDTH(32'd6),
			  .WDATA_WIDTH(32'd10),
			  .RADDR_WIDTH(32'd4),
			  .RDATA_WIDTH(32'd40),
			  .MEMSIZE(32'd64)) bcam_cam9b_0_setRam_0_ret_ifc_bram(.CLK(CLK),
									       .RADDR(bcam_cam9b_0_setRam_0_ret_ifc_bram_RADDR),
									       .WADDR(bcam_cam9b_0_setRam_0_ret_ifc_bram_WADDR),
									       .WDATA(bcam_cam9b_0_setRam_0_ret_ifc_bram_WDATA),
									       .REN(bcam_cam9b_0_setRam_0_ret_ifc_bram_REN),
									       .WEN(bcam_cam9b_0_setRam_0_ret_ifc_bram_WEN),
									       .RDATA(bcam_cam9b_0_setRam_0_ret_ifc_bram_RDATA));

  // submodule bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo
  FIFO20 #(.guarded(32'd1)) bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo(.RST(RST_N),
								       .CLK(CLK),
								       .ENQ(bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo_ENQ),
								       .DEQ(bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo_DEQ),
								       .CLR(bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo_CLR),
								       .FULL_N(bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo_FULL_N),
								       .EMPTY_N(bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo_EMPTY_N));

  // submodule bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo
  FIFO2 #(.width(32'd40),
	  .guarded(32'd1)) bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_IN),
								      .ENQ(bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ENQ),
								      .DEQ(bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_DEQ),
								      .CLR(bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_CLR),
								      .D_OUT(bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT),
								      .FULL_N(bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_FULL_N),
								      .EMPTY_N(bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_EMPTY_N));

  // submodule bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo
  FIFO2 #(.width(32'd4),
	  .guarded(32'd1)) bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo(.RST(RST_N),
								     .CLK(CLK),
								     .D_IN(bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_D_IN),
								     .ENQ(bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_ENQ),
								     .DEQ(bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_DEQ),
								     .CLR(bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_CLR),
								     .D_OUT(bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_D_OUT),
								     .FULL_N(bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_FULL_N),
								     .EMPTY_N(bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_D_IN),
								      .ENQ(bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_ENQ),
								      .DEQ(bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_DEQ),
								      .CLR(bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_CLR),
								      .D_OUT(bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_D_OUT),
								      .FULL_N(bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_FULL_N),
								      .EMPTY_N(bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_setRam_1_ret_ifc_bram
  AsymmetricBRAM_Xilinx #(.PIPELINED(1'd1),
			  .WADDR_WIDTH(32'd6),
			  .WDATA_WIDTH(32'd10),
			  .RADDR_WIDTH(32'd4),
			  .RDATA_WIDTH(32'd40),
			  .MEMSIZE(32'd64)) bcam_cam9b_0_setRam_1_ret_ifc_bram(.CLK(CLK),
									       .RADDR(bcam_cam9b_0_setRam_1_ret_ifc_bram_RADDR),
									       .WADDR(bcam_cam9b_0_setRam_1_ret_ifc_bram_WADDR),
									       .WDATA(bcam_cam9b_0_setRam_1_ret_ifc_bram_WDATA),
									       .REN(bcam_cam9b_0_setRam_1_ret_ifc_bram_REN),
									       .WEN(bcam_cam9b_0_setRam_1_ret_ifc_bram_WEN),
									       .RDATA(bcam_cam9b_0_setRam_1_ret_ifc_bram_RDATA));

  // submodule bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo
  FIFO20 #(.guarded(32'd1)) bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo(.RST(RST_N),
								       .CLK(CLK),
								       .ENQ(bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo_ENQ),
								       .DEQ(bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo_DEQ),
								       .CLR(bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo_CLR),
								       .FULL_N(bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo_FULL_N),
								       .EMPTY_N(bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo_EMPTY_N));

  // submodule bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo
  FIFO2 #(.width(32'd40),
	  .guarded(32'd1)) bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_IN),
								      .ENQ(bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ENQ),
								      .DEQ(bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_DEQ),
								      .CLR(bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_CLR),
								      .D_OUT(bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT),
								      .FULL_N(bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_FULL_N),
								      .EMPTY_N(bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_EMPTY_N));

  // submodule bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo
  FIFO2 #(.width(32'd4),
	  .guarded(32'd1)) bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo(.RST(RST_N),
								     .CLK(CLK),
								     .D_IN(bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_D_IN),
								     .ENQ(bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_ENQ),
								     .DEQ(bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_DEQ),
								     .CLR(bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_CLR),
								     .D_OUT(bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_D_OUT),
								     .FULL_N(bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_FULL_N),
								     .EMPTY_N(bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_D_IN),
								      .ENQ(bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_ENQ),
								      .DEQ(bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_DEQ),
								      .CLR(bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_CLR),
								      .D_OUT(bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_D_OUT),
								      .FULL_N(bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_FULL_N),
								      .EMPTY_N(bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_setRam_2_ret_ifc_bram
  AsymmetricBRAM_Xilinx #(.PIPELINED(1'd1),
			  .WADDR_WIDTH(32'd6),
			  .WDATA_WIDTH(32'd10),
			  .RADDR_WIDTH(32'd4),
			  .RDATA_WIDTH(32'd40),
			  .MEMSIZE(32'd64)) bcam_cam9b_0_setRam_2_ret_ifc_bram(.CLK(CLK),
									       .RADDR(bcam_cam9b_0_setRam_2_ret_ifc_bram_RADDR),
									       .WADDR(bcam_cam9b_0_setRam_2_ret_ifc_bram_WADDR),
									       .WDATA(bcam_cam9b_0_setRam_2_ret_ifc_bram_WDATA),
									       .REN(bcam_cam9b_0_setRam_2_ret_ifc_bram_REN),
									       .WEN(bcam_cam9b_0_setRam_2_ret_ifc_bram_WEN),
									       .RDATA(bcam_cam9b_0_setRam_2_ret_ifc_bram_RDATA));

  // submodule bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo
  FIFO20 #(.guarded(32'd1)) bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo(.RST(RST_N),
								       .CLK(CLK),
								       .ENQ(bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo_ENQ),
								       .DEQ(bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo_DEQ),
								       .CLR(bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo_CLR),
								       .FULL_N(bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo_FULL_N),
								       .EMPTY_N(bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo_EMPTY_N));

  // submodule bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo
  FIFO2 #(.width(32'd40),
	  .guarded(32'd1)) bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_IN),
								      .ENQ(bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ENQ),
								      .DEQ(bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_DEQ),
								      .CLR(bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_CLR),
								      .D_OUT(bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT),
								      .FULL_N(bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_FULL_N),
								      .EMPTY_N(bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_EMPTY_N));

  // submodule bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo
  FIFO2 #(.width(32'd4),
	  .guarded(32'd1)) bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo(.RST(RST_N),
								     .CLK(CLK),
								     .D_IN(bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_D_IN),
								     .ENQ(bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_ENQ),
								     .DEQ(bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_DEQ),
								     .CLR(bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_CLR),
								     .D_OUT(bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_D_OUT),
								     .FULL_N(bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_FULL_N),
								     .EMPTY_N(bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_D_IN),
								      .ENQ(bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_ENQ),
								      .DEQ(bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_DEQ),
								      .CLR(bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_CLR),
								      .D_OUT(bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_D_OUT),
								      .FULL_N(bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_FULL_N),
								      .EMPTY_N(bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_setRam_3_ret_ifc_bram
  AsymmetricBRAM_Xilinx #(.PIPELINED(1'd1),
			  .WADDR_WIDTH(32'd6),
			  .WDATA_WIDTH(32'd10),
			  .RADDR_WIDTH(32'd4),
			  .RDATA_WIDTH(32'd40),
			  .MEMSIZE(32'd64)) bcam_cam9b_0_setRam_3_ret_ifc_bram(.CLK(CLK),
									       .RADDR(bcam_cam9b_0_setRam_3_ret_ifc_bram_RADDR),
									       .WADDR(bcam_cam9b_0_setRam_3_ret_ifc_bram_WADDR),
									       .WDATA(bcam_cam9b_0_setRam_3_ret_ifc_bram_WDATA),
									       .REN(bcam_cam9b_0_setRam_3_ret_ifc_bram_REN),
									       .WEN(bcam_cam9b_0_setRam_3_ret_ifc_bram_WEN),
									       .RDATA(bcam_cam9b_0_setRam_3_ret_ifc_bram_RDATA));

  // submodule bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo
  FIFO20 #(.guarded(32'd1)) bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo(.RST(RST_N),
								       .CLK(CLK),
								       .ENQ(bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo_ENQ),
								       .DEQ(bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo_DEQ),
								       .CLR(bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo_CLR),
								       .FULL_N(bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo_FULL_N),
								       .EMPTY_N(bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo_EMPTY_N));

  // submodule bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo
  FIFO2 #(.width(32'd40),
	  .guarded(32'd1)) bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_IN),
								      .ENQ(bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ENQ),
								      .DEQ(bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_DEQ),
								      .CLR(bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_CLR),
								      .D_OUT(bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT),
								      .FULL_N(bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_FULL_N),
								      .EMPTY_N(bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_EMPTY_N));

  // submodule bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo
  FIFO2 #(.width(32'd4),
	  .guarded(32'd1)) bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo(.RST(RST_N),
								     .CLK(CLK),
								     .D_IN(bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_D_IN),
								     .ENQ(bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_ENQ),
								     .DEQ(bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_DEQ),
								     .CLR(bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_CLR),
								     .D_OUT(bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_D_OUT),
								     .FULL_N(bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_FULL_N),
								     .EMPTY_N(bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_D_IN),
								      .ENQ(bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_ENQ),
								      .DEQ(bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_DEQ),
								      .CLR(bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_CLR),
								      .D_OUT(bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_D_OUT),
								      .FULL_N(bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_FULL_N),
								      .EMPTY_N(bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_setram_read
  FIFO20 #(.guarded(32'd1)) bcam_cam9b_0_setram_read(.RST(RST_N),
						     .CLK(CLK),
						     .ENQ(bcam_cam9b_0_setram_read_ENQ),
						     .DEQ(bcam_cam9b_0_setram_read_DEQ),
						     .CLR(bcam_cam9b_0_setram_read_CLR),
						     .FULL_N(),
						     .EMPTY_N());

  // submodule bcam_cam9b_0_vacram_read
  FIFO20 #(.guarded(32'd1)) bcam_cam9b_0_vacram_read(.RST(RST_N),
						     .CLK(CLK),
						     .ENQ(bcam_cam9b_0_vacram_read_ENQ),
						     .DEQ(bcam_cam9b_0_vacram_read_DEQ),
						     .CLR(bcam_cam9b_0_vacram_read_CLR),
						     .FULL_N(),
						     .EMPTY_N());

  // submodule bcam_cam9b_0_vacram_ret_ifc_bram
  AsymmetricBRAM_Xilinx #(.PIPELINED(1'd1),
			  .WADDR_WIDTH(32'd4),
			  .WDATA_WIDTH(32'd16),
			  .RADDR_WIDTH(32'd4),
			  .RDATA_WIDTH(32'd16),
			  .MEMSIZE(32'd16)) bcam_cam9b_0_vacram_ret_ifc_bram(.CLK(CLK),
									     .RADDR(bcam_cam9b_0_vacram_ret_ifc_bram_RADDR),
									     .WADDR(bcam_cam9b_0_vacram_ret_ifc_bram_WADDR),
									     .WDATA(bcam_cam9b_0_vacram_ret_ifc_bram_WDATA),
									     .REN(bcam_cam9b_0_vacram_ret_ifc_bram_REN),
									     .WEN(bcam_cam9b_0_vacram_ret_ifc_bram_WEN),
									     .RDATA(bcam_cam9b_0_vacram_ret_ifc_bram_RDATA));

  // submodule bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo
  FIFO20 #(.guarded(32'd1)) bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo(.RST(RST_N),
								     .CLK(CLK),
								     .ENQ(bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo_ENQ),
								     .DEQ(bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo_DEQ),
								     .CLR(bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo_CLR),
								     .FULL_N(bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo_FULL_N),
								     .EMPTY_N(bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo_EMPTY_N));

  // submodule bcam_cam9b_0_vacram_ret_ifc_readDataFifo
  FIFO2 #(.width(32'd16),
	  .guarded(32'd1)) bcam_cam9b_0_vacram_ret_ifc_readDataFifo(.RST(RST_N),
								    .CLK(CLK),
								    .D_IN(bcam_cam9b_0_vacram_ret_ifc_readDataFifo_D_IN),
								    .ENQ(bcam_cam9b_0_vacram_ret_ifc_readDataFifo_ENQ),
								    .DEQ(bcam_cam9b_0_vacram_ret_ifc_readDataFifo_DEQ),
								    .CLR(bcam_cam9b_0_vacram_ret_ifc_readDataFifo_CLR),
								    .D_OUT(bcam_cam9b_0_vacram_ret_ifc_readDataFifo_D_OUT),
								    .FULL_N(bcam_cam9b_0_vacram_ret_ifc_readDataFifo_FULL_N),
								    .EMPTY_N(bcam_cam9b_0_vacram_ret_ifc_readDataFifo_EMPTY_N));

  // submodule bcam_cam9b_0_vacram_ret_ifc_readReqFifo
  FIFO2 #(.width(32'd4),
	  .guarded(32'd1)) bcam_cam9b_0_vacram_ret_ifc_readReqFifo(.RST(RST_N),
								   .CLK(CLK),
								   .D_IN(bcam_cam9b_0_vacram_ret_ifc_readReqFifo_D_IN),
								   .ENQ(bcam_cam9b_0_vacram_ret_ifc_readReqFifo_ENQ),
								   .DEQ(bcam_cam9b_0_vacram_ret_ifc_readReqFifo_DEQ),
								   .CLR(bcam_cam9b_0_vacram_ret_ifc_readReqFifo_CLR),
								   .D_OUT(bcam_cam9b_0_vacram_ret_ifc_readReqFifo_D_OUT),
								   .FULL_N(bcam_cam9b_0_vacram_ret_ifc_readReqFifo_FULL_N),
								   .EMPTY_N(bcam_cam9b_0_vacram_ret_ifc_readReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_vacram_ret_ifc_writeReqFifo
  FIFO2 #(.width(32'd20),
	  .guarded(32'd1)) bcam_cam9b_0_vacram_ret_ifc_writeReqFifo(.RST(RST_N),
								    .CLK(CLK),
								    .D_IN(bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_D_IN),
								    .ENQ(bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_ENQ),
								    .DEQ(bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_DEQ),
								    .CLR(bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_CLR),
								    .D_OUT(bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_D_OUT),
								    .FULL_N(bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_FULL_N),
								    .EMPTY_N(bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_EMPTY_N));

  // submodule bcam_cam9b_0_wEnb_idxram_fifo
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) bcam_cam9b_0_wEnb_idxram_fifo(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(bcam_cam9b_0_wEnb_idxram_fifo_D_IN),
							 .ENQ(bcam_cam9b_0_wEnb_idxram_fifo_ENQ),
							 .DEQ(bcam_cam9b_0_wEnb_idxram_fifo_DEQ),
							 .CLR(bcam_cam9b_0_wEnb_idxram_fifo_CLR),
							 .D_OUT(),
							 .FULL_N(bcam_cam9b_0_wEnb_idxram_fifo_FULL_N),
							 .EMPTY_N(bcam_cam9b_0_wEnb_idxram_fifo_EMPTY_N));

  // submodule bcam_cam9b_0_wEnb_setram_fifo
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) bcam_cam9b_0_wEnb_setram_fifo(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(bcam_cam9b_0_wEnb_setram_fifo_D_IN),
							 .ENQ(bcam_cam9b_0_wEnb_setram_fifo_ENQ),
							 .DEQ(bcam_cam9b_0_wEnb_setram_fifo_DEQ),
							 .CLR(bcam_cam9b_0_wEnb_setram_fifo_CLR),
							 .D_OUT(),
							 .FULL_N(bcam_cam9b_0_wEnb_setram_fifo_FULL_N),
							 .EMPTY_N(bcam_cam9b_0_wEnb_setram_fifo_EMPTY_N));

  // submodule bcam_cam9b_0_wEnb_vacram_fifo
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) bcam_cam9b_0_wEnb_vacram_fifo(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(bcam_cam9b_0_wEnb_vacram_fifo_D_IN),
							 .ENQ(bcam_cam9b_0_wEnb_vacram_fifo_ENQ),
							 .DEQ(bcam_cam9b_0_wEnb_vacram_fifo_DEQ),
							 .CLR(bcam_cam9b_0_wEnb_vacram_fifo_CLR),
							 .D_OUT(),
							 .FULL_N(bcam_cam9b_0_wEnb_vacram_fifo_FULL_N),
							 .EMPTY_N(bcam_cam9b_0_wEnb_vacram_fifo_EMPTY_N));

  // submodule bcam_pe_bcam_reqfifo
  FIFO20 #(.guarded(32'd1)) bcam_pe_bcam_reqfifo(.RST(RST_N),
						 .CLK(CLK),
						 .ENQ(bcam_pe_bcam_reqfifo_ENQ),
						 .DEQ(bcam_pe_bcam_reqfifo_DEQ),
						 .CLR(bcam_pe_bcam_reqfifo_CLR),
						 .FULL_N(bcam_pe_bcam_reqfifo_FULL_N),
						 .EMPTY_N(bcam_pe_bcam_reqfifo_EMPTY_N));

  // submodule bcam_printFifo
  FIFO2 #(.width(32'd10), .guarded(32'd1)) bcam_printFifo(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(bcam_printFifo_D_IN),
							  .ENQ(bcam_printFifo_ENQ),
							  .DEQ(bcam_printFifo_DEQ),
							  .CLR(bcam_printFifo_CLR),
							  .D_OUT(),
							  .FULL_N(),
							  .EMPTY_N());

  // submodule bcam_readFifo
  FIFO2 #(.width(32'd9), .guarded(32'd1)) bcam_readFifo(.RST(RST_N),
							.CLK(CLK),
							.D_IN(bcam_readFifo_D_IN),
							.ENQ(bcam_readFifo_ENQ),
							.DEQ(bcam_readFifo_DEQ),
							.CLR(bcam_readFifo_CLR),
							.D_OUT(bcam_readFifo_D_OUT),
							.FULL_N(bcam_readFifo_FULL_N),
							.EMPTY_N(bcam_readFifo_EMPTY_N));

  // rule RL_bcam_pe_bcam_out
  assign WILL_FIRE_RL_bcam_pe_bcam_out =
	     bcam_pe_bcam_reqfifo_EMPTY_N && bcam_readFifo_FULL_N ;

  // rule RL_bcam_cam9b_0_state_S0
  assign WILL_FIRE_RL_bcam_cam9b_0_state_S0 =
	     bcam_cam9b_0_bcam_fsm_start_EMPTY_N &&
	     bcam_cam9b_0_oldPattIndc_fifo_EMPTY_N &&
	     bcam_cam9b_0_newPattIndc_fifo_EMPTY_N &&
	     bcam_cam9b_0_curr_state == 2'd0 ;

  // rule RL_bcam_cam9b_0_state_S1
  assign WILL_FIRE_RL_bcam_cam9b_0_state_S1 =
	     (bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR ||
	      bcam_cam9b_0_oldPattMultiOccR ||
	      bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_FULL_N) &&
	     (bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR ||
	      !bcam_cam9b_0_oldPattMultiOccR ||
	      NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1842) &&
	     bcam_cam9b_0_curr_state == 2'd1 ;

  // rule RL_bcam_cam9b_0_state_S2
  assign WILL_FIRE_RL_bcam_cam9b_0_state_S2 =
	     bcam_cam9b_0_wEnb_setram_fifo_FULL_N &&
	     bcam_cam9b_0_wEnb_vacram_fifo_i_notFull__891_A_ETC___d1912 &&
	     bcam_cam9b_0_curr_state == 2'd2 ;

  // rule RL_bcam_cam9b_0_idxram_write_request
  assign WILL_FIRE_RL_bcam_cam9b_0_idxram_write_request =
	     bcam_cam9b_0_wEnb_idxram_fifo_EMPTY_N &&
	     (bcam_cam9b_0_wAddr_bcam[3:2] != 2'd0 ||
	      bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_FULL_N) &&
	     (bcam_cam9b_0_wAddr_bcam[3:2] != 2'd1 ||
	      bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_FULL_N) &&
	     (bcam_cam9b_0_wAddr_bcam[3:2] != 2'd2 ||
	      bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_FULL_N) &&
	     (bcam_cam9b_0_wAddr_bcam[3:2] != 2'd3 ||
	      bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_FULL_N) ;

  // rule RL_bcam_cam9b_0_setram_write_request
  assign WILL_FIRE_RL_bcam_cam9b_0_setram_write_request =
	     bcam_cam9b_0_wEnb_setram_fifo_EMPTY_N &&
	     (bcam_cam9b_0_wAddr_bcam[3:2] != 2'd0 ||
	      bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_FULL_N) &&
	     (bcam_cam9b_0_wAddr_bcam[3:2] != 2'd1 ||
	      bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_FULL_N) &&
	     (bcam_cam9b_0_wAddr_bcam[3:2] != 2'd2 ||
	      bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_FULL_N) &&
	     (bcam_cam9b_0_wAddr_bcam[3:2] != 2'd3 ||
	      bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_FULL_N) ;

  // inputs to muxes for submodule ports
  assign MUX_bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_enq_1__SEL_1 =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     !bcam_cam9b_0_newPattMultiOccR ;
  assign MUX_bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_enq_1__VAL_1 =
	     { x__h107651, 1'd1 } ;
  assign MUX_bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_enq_1__VAL_2 =
	     { x__h101718, 1'd0 } ;

  // inlined wires
  assign bcam_cam9b_0_newPattOccFLoc_wire_whas =
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_oldPattIndc_fifo_FULL_N &&
	     bcam_cam9b_0_newPattIndc_fifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data0_1_whas =
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_positive_reg &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_positive_reg &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_positive_reg &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_positive_reg ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas =
	     bcam_cam9b_0_ram9b_ram_0_iVld_fifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_respon_ETC___d1433 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data0_1_whas =
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_positive_reg &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_positive_reg &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_positive_reg &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_positive_reg ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data0_1_whas =
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_positive_reg &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_positive_reg &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_positive_reg &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_positive_reg ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data0_1_whas =
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_positive_reg &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_positive_reg &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_positive_reg &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_positive_reg ;

  // register bcam_cam9b_0_cVacR
  assign bcam_cam9b_0_cVacR_D_IN = cVac__h113687 ;
  assign bcam_cam9b_0_cVacR_EN =
	     bcam_cam9b_0_vacram_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_bcam_fsm_start_FULL_N ;

  // register bcam_cam9b_0_curr_state
  always@(WILL_FIRE_RL_bcam_cam9b_0_state_S2 or
	  WILL_FIRE_RL_bcam_cam9b_0_state_S0 or
	  WILL_FIRE_RL_bcam_cam9b_0_state_S1)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_bcam_cam9b_0_state_S2: bcam_cam9b_0_curr_state_D_IN = 2'd0;
      WILL_FIRE_RL_bcam_cam9b_0_state_S0: bcam_cam9b_0_curr_state_D_IN = 2'd1;
      WILL_FIRE_RL_bcam_cam9b_0_state_S1: bcam_cam9b_0_curr_state_D_IN = 2'd2;
      default: bcam_cam9b_0_curr_state_D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign bcam_cam9b_0_curr_state_EN =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S0 ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 ;

  // register bcam_cam9b_0_cycle
  assign bcam_cam9b_0_cycle_D_IN = 32'h0 ;
  assign bcam_cam9b_0_cycle_EN = 1'b0 ;

  // register bcam_cam9b_0_newIdxR
  assign bcam_cam9b_0_newIdxR_D_IN =
	     data_pack26295_AND_INV_0xFFFFFFFFFFFFFFFE_SL_i_ETC__q26[3:0] ;
  assign bcam_cam9b_0_newIdxR_EN =
	     bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_EMPTY_N ;

  // register bcam_cam9b_0_newPattMultiOccR
  assign bcam_cam9b_0_newPattMultiOccR_D_IN =
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2599 ||
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2566 ||
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2606 ||
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2612 ;
  assign bcam_cam9b_0_newPattMultiOccR_EN =
	     bcam_cam9b_0_newPattOccFLoc_wire_whas ;

  // register bcam_cam9b_0_oldEqNewPattR
  assign bcam_cam9b_0_oldEqNewPattR_D_IN =
	     y__h143167 == bcam_cam9b_0_wPatt_bcam ;
  assign bcam_cam9b_0_oldEqNewPattR_EN =
	     bcam_cam9b_0_newPattOccFLoc_wire_whas ;

  // register bcam_cam9b_0_oldIdxR
  assign bcam_cam9b_0_oldIdxR_D_IN =
	     data_pack26295_AND_INV_0xFFFFFFFFFFFFFFFE_SL_i_ETC__q27[3:0] ;
  assign bcam_cam9b_0_oldIdxR_EN =
	     bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_EMPTY_N ;

  // register bcam_cam9b_0_oldNewbPattWrR
  assign bcam_cam9b_0_oldNewbPattWrR_D_IN =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 && bcam_cam9b_0_oldPattVR ;
  assign bcam_cam9b_0_oldNewbPattWrR_EN =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 ;

  // register bcam_cam9b_0_oldPattMultiOccR
  assign bcam_cam9b_0_oldPattMultiOccR_D_IN = x__h135384 != 16'd0 ;
  assign bcam_cam9b_0_oldPattMultiOccR_EN =
	     bcam_cam9b_0_newPattOccFLoc_wire_whas ;

  // register bcam_cam9b_0_oldPattR
  assign bcam_cam9b_0_oldPattR_D_IN = y__h143167 ;
  assign bcam_cam9b_0_oldPattR_EN = bcam_cam9b_0_newPattOccFLoc_wire_whas ;

  // register bcam_cam9b_0_oldPattVR
  assign bcam_cam9b_0_oldPattVR_D_IN =
	     !SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2491 ;
  assign bcam_cam9b_0_oldPattVR_EN = bcam_cam9b_0_newPattOccFLoc_wire_whas ;

  // register bcam_cam9b_0_ram9b_cycle
  assign bcam_cam9b_0_ram9b_cycle_D_IN = 32'h0 ;
  assign bcam_cam9b_0_ram9b_cycle_EN = 1'b0 ;

  // register bcam_cam9b_0_ram9b_ram_0_cycle
  assign bcam_cam9b_0_ram9b_ram_0_cycle_D_IN = 32'h0 ;
  assign bcam_cam9b_0_ram9b_ram_0_cycle_EN = 1'b0 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_cnt + 2'd0 -
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_cnt + 2'd0 -
	     2'd0 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counte_ETC___d82 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counte_ETC___d82 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_cycles
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_cycles_D_IN = 32'h0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_cycles_EN = 1'b0 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_0_D_IN = 18'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_1_D_IN =
	     { bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data0_1_whas,
	       17'b01010101010101010 } ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_cnt + 2'd0 -
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_cnt + 2'd0 -
	     2'd0 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_count_ETC___d882 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_count_ETC___d882 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_cycles
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_cycles_D_IN = 32'h0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_cycles_EN = 1'b0 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_0_D_IN = 18'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_1_D_IN =
	     { bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data0_1_whas,
	       17'b01010101010101010 } ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_cnt + 2'd0 -
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_cnt + 2'd0 -
	     2'd0 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_count_ETC___d962 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_count_ETC___d962 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_cycles
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_cycles_D_IN = 32'h0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_cycles_EN = 1'b0 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_0_D_IN = 18'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_1_D_IN =
	     { bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data0_1_whas,
	       17'b01010101010101010 } ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_cnt + 2'd0 -
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_cnt + 2'd0 -
	     2'd0 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_count_ETC___d1042 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_count_ETC___d1042 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_cycles
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_cycles_D_IN = 32'h0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_cycles_EN = 1'b0 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_0_D_IN = 18'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_1_D_IN =
	     { bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data0_1_whas,
	       17'b01010101010101010 } ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_cnt + 2'd0 -
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_cnt + 2'd0 -
	     2'd0 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_count_ETC___d1122 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_count_ETC___d1122 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_cycles
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_cycles_D_IN = 32'h0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_cycles_EN = 1'b0 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_0_D_IN = 18'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_1_D_IN =
	     { bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data0_1_whas,
	       17'b01010101010101010 } ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_cnt + 2'd0 -
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_cnt + 2'd0 -
	     2'd0 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_count_ETC___d1202 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_count_ETC___d1202 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_cycles
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_cycles_D_IN = 32'h0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_cycles_EN = 1'b0 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_0_D_IN = 18'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_1_D_IN =
	     { bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data0_1_whas,
	       17'b01010101010101010 } ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_cnt + 2'd0 -
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_cnt + 2'd0 -
	     2'd0 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_count_ETC___d1282 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_count_ETC___d1282 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_cycles
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_cycles_D_IN = 32'h0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_cycles_EN = 1'b0 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_0_D_IN = 18'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_1_D_IN =
	     { bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data0_1_whas,
	       17'b01010101010101010 } ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_cnt + 2'd0 -
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_cnt + 2'd0 -
	     2'd0 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counte_ETC___d162 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counte_ETC___d162 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_cycles
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_cycles_D_IN = 32'h0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_cycles_EN = 1'b0 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_0_D_IN = 18'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_1_D_IN =
	     { bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data0_1_whas,
	       17'b01010101010101010 } ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_cnt + 2'd0 -
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_cnt + 2'd0 -
	     2'd0 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counte_ETC___d242 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counte_ETC___d242 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_cycles
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_cycles_D_IN = 32'h0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_cycles_EN = 1'b0 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_0_D_IN = 18'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_1_D_IN =
	     { bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data0_1_whas,
	       17'b01010101010101010 } ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_cnt + 2'd0 -
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_cnt + 2'd0 -
	     2'd0 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counte_ETC___d322 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counte_ETC___d322 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_cycles
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_cycles_D_IN = 32'h0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_cycles_EN = 1'b0 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_0_D_IN = 18'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_1_D_IN =
	     { bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data0_1_whas,
	       17'b01010101010101010 } ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_cnt + 2'd0 -
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_cnt + 2'd0 -
	     2'd0 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counte_ETC___d402 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counte_ETC___d402 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_cycles
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_cycles_D_IN = 32'h0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_cycles_EN = 1'b0 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_0_D_IN = 18'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_1_D_IN =
	     { bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data0_1_whas,
	       17'b01010101010101010 } ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_cnt + 2'd0 -
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_cnt + 2'd0 -
	     2'd0 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counte_ETC___d482 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counte_ETC___d482 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_cycles
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_cycles_D_IN = 32'h0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_cycles_EN = 1'b0 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_0_D_IN = 18'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_1_D_IN =
	     { bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data0_1_whas,
	       17'b01010101010101010 } ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_cnt + 2'd0 -
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_cnt + 2'd0 -
	     2'd0 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counte_ETC___d562 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counte_ETC___d562 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_cycles
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_cycles_D_IN = 32'h0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_cycles_EN = 1'b0 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_0_D_IN = 18'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_1_D_IN =
	     { bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data0_1_whas,
	       17'b01010101010101010 } ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_cnt + 2'd0 -
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_cnt + 2'd0 -
	     2'd0 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counte_ETC___d642 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counte_ETC___d642 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_cycles
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_cycles_D_IN = 32'h0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_cycles_EN = 1'b0 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_0_D_IN = 18'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_1_D_IN =
	     { bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data0_1_whas,
	       17'b01010101010101010 } ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_cnt + 2'd0 -
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_cnt + 2'd0 -
	     2'd0 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counte_ETC___d722 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counte_ETC___d722 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_cycles
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_cycles_D_IN = 32'h0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_cycles_EN = 1'b0 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_0_D_IN = 18'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_1_D_IN =
	     { bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data0_1_whas,
	       17'b01010101010101010 } ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_cnt + 2'd0 -
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_cnt + 2'd0 -
	     2'd0 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_cnt
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_cnt_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counte_ETC___d802 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_cnt_EN = 1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_positive_reg
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_positive_reg_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counte_ETC___d802 !=
	     2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_positive_reg_EN =
	     1'd1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_cycles
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_cycles_D_IN = 32'h0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_cycles_EN = 1'b0 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_0_D_IN = 18'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_1_D_IN =
	     { bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data0_1_whas,
	       17'b01010101010101010 } ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_1_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_0_EN = 1'b1 ;

  // register bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_1_EN = 1'b1 ;

  // register bcam_cam9b_0_vacFLocR
  assign bcam_cam9b_0_vacFLocR_D_IN =
	     { validOut__h119657,
	       SEL_ARR_NOT_INV_bcam_cam9b_0_vacram_ret_ifc_re_ETC___d2065 } ;
  assign bcam_cam9b_0_vacFLocR_EN =
	     bcam_cam9b_0_vacram_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_bcam_fsm_start_FULL_N ;

  // register bcam_cam9b_0_wAddrHR
  assign bcam_cam9b_0_wAddrHR_D_IN = writeServer_put[16:13] ;
  assign bcam_cam9b_0_wAddrHR_EN = EN_writeServer_put ;

  // register bcam_cam9b_0_wAddr_bcam
  assign bcam_cam9b_0_wAddr_bcam_D_IN = writeServer_put[16:9] ;
  assign bcam_cam9b_0_wAddr_bcam_EN = EN_writeServer_put ;

  // register bcam_cam9b_0_wAddr_indcR
  assign bcam_cam9b_0_wAddr_indcR_D_IN =
	     bcam_cam9b_0_oldNewbPattWrR ?
	       _oldIdx__h101183 :
	       _newIdx__h101184 ;
  assign bcam_cam9b_0_wAddr_indcR_EN = WILL_FIRE_RL_bcam_cam9b_0_state_S0 ;

  // register bcam_cam9b_0_wIndcR
  assign bcam_cam9b_0_wIndcR_D_IN =
	     bcam_cam9b_0_oldNewbPattWrR ?
	       bcam_cam9b_0_oldPattIndc_fifo_D_OUT :
	       bcam_cam9b_0_newPattIndc_fifo_D_OUT ;
  assign bcam_cam9b_0_wIndcR_EN = WILL_FIRE_RL_bcam_cam9b_0_state_S0 ;

  // register bcam_cam9b_0_wIndxR
  assign bcam_cam9b_0_wIndxR_D_IN =
	     bcam_cam9b_0_oldNewbPattWrR ?
	       _oldIdx__h101183 :
	       _newIdx__h101184 ;
  assign bcam_cam9b_0_wIndxR_EN = WILL_FIRE_RL_bcam_cam9b_0_state_S0 ;

  // register bcam_cam9b_0_wPatt_bcam
  assign bcam_cam9b_0_wPatt_bcam_D_IN = writeServer_put[8:0] ;
  assign bcam_cam9b_0_wPatt_bcam_EN = EN_writeServer_put ;

  // register bcam_cycle
  assign bcam_cycle_D_IN = bcam_cycle + 32'd1 ;
  assign bcam_cycle_EN = 1'd1 ;

  // register bcam_pe_bcam_input_wire
  assign bcam_pe_bcam_input_wire_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_D_OUT ;
  assign bcam_pe_bcam_input_wire_EN =
	     bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_EMPTY_N &&
	     bcam_pe_bcam_reqfifo_FULL_N ;

  // submodule bcam_cam9b_0_bcam_fsm_start
  assign bcam_cam9b_0_bcam_fsm_start_ENQ =
	     bcam_cam9b_0_vacram_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_bcam_fsm_start_FULL_N ;
  assign bcam_cam9b_0_bcam_fsm_start_DEQ =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S0 ;
  assign bcam_cam9b_0_bcam_fsm_start_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_idxRam_0_ret_ifc_bram
  assign bcam_cam9b_0_idxRam_0_ret_ifc_bram_RADDR =
	     bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_D_OUT ;
  assign bcam_cam9b_0_idxRam_0_ret_ifc_bram_WADDR =
	     bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_D_OUT[9:4] ;
  assign bcam_cam9b_0_idxRam_0_ret_ifc_bram_WDATA =
	     bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_D_OUT[3:0] ;
  assign bcam_cam9b_0_idxRam_0_ret_ifc_bram_REN =
	     bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_0_ret_ifc_bram_WEN =
	     bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_EMPTY_N ;

  // submodule bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo
  assign bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo_ENQ =
	     bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo_DEQ =
	     bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo
  assign bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_D_IN =
	     bcam_cam9b_0_idxRam_0_ret_ifc_bram_RDATA ;
  assign bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_ENQ =
	     bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_DEQ =
	     bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_EMPTY_N ;
  assign bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo
  assign bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_D_IN =
	     writeServer_put[16:13] ;
  assign bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_ENQ = EN_writeServer_put ;
  assign bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_DEQ =
	     bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_0_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo
  assign bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_D_IN =
	     { x__h134059, bcam_cam9b_0_vacFLocR } ;
  assign bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_ENQ =
	     WILL_FIRE_RL_bcam_cam9b_0_idxram_write_request &&
	     bcam_cam9b_0_wAddr_bcam[3:2] == 2'd0 ;
  assign bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_DEQ =
	     bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_EMPTY_N ;
  assign bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_idxRam_1_ret_ifc_bram
  assign bcam_cam9b_0_idxRam_1_ret_ifc_bram_RADDR =
	     bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_D_OUT ;
  assign bcam_cam9b_0_idxRam_1_ret_ifc_bram_WADDR =
	     bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_D_OUT[9:4] ;
  assign bcam_cam9b_0_idxRam_1_ret_ifc_bram_WDATA =
	     bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_D_OUT[3:0] ;
  assign bcam_cam9b_0_idxRam_1_ret_ifc_bram_REN =
	     bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_1_ret_ifc_bram_WEN =
	     bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_EMPTY_N ;

  // submodule bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo
  assign bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo_ENQ =
	     bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo_DEQ =
	     bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo
  assign bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_D_IN =
	     bcam_cam9b_0_idxRam_1_ret_ifc_bram_RDATA ;
  assign bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_ENQ =
	     bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_DEQ =
	     bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_EMPTY_N ;
  assign bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo
  assign bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_D_IN =
	     writeServer_put[16:13] ;
  assign bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_ENQ = EN_writeServer_put ;
  assign bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_DEQ =
	     bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_1_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo
  assign bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_D_IN =
	     bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_D_IN ;
  assign bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_ENQ =
	     WILL_FIRE_RL_bcam_cam9b_0_idxram_write_request &&
	     bcam_cam9b_0_wAddr_bcam[3:2] == 2'd1 ;
  assign bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_DEQ =
	     bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_EMPTY_N ;
  assign bcam_cam9b_0_idxRam_1_ret_ifc_writeReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_idxRam_2_ret_ifc_bram
  assign bcam_cam9b_0_idxRam_2_ret_ifc_bram_RADDR =
	     bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_D_OUT ;
  assign bcam_cam9b_0_idxRam_2_ret_ifc_bram_WADDR =
	     bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_D_OUT[9:4] ;
  assign bcam_cam9b_0_idxRam_2_ret_ifc_bram_WDATA =
	     bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_D_OUT[3:0] ;
  assign bcam_cam9b_0_idxRam_2_ret_ifc_bram_REN =
	     bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_2_ret_ifc_bram_WEN =
	     bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_EMPTY_N ;

  // submodule bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo
  assign bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo_ENQ =
	     bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo_DEQ =
	     bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo
  assign bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_D_IN =
	     bcam_cam9b_0_idxRam_2_ret_ifc_bram_RDATA ;
  assign bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_ENQ =
	     bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_DEQ =
	     bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_EMPTY_N ;
  assign bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo
  assign bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_D_IN =
	     writeServer_put[16:13] ;
  assign bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_ENQ = EN_writeServer_put ;
  assign bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_DEQ =
	     bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_2_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo
  assign bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_D_IN =
	     bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_D_IN ;
  assign bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_ENQ =
	     WILL_FIRE_RL_bcam_cam9b_0_idxram_write_request &&
	     bcam_cam9b_0_wAddr_bcam[3:2] == 2'd2 ;
  assign bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_DEQ =
	     bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_EMPTY_N ;
  assign bcam_cam9b_0_idxRam_2_ret_ifc_writeReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_idxRam_3_ret_ifc_bram
  assign bcam_cam9b_0_idxRam_3_ret_ifc_bram_RADDR =
	     bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_D_OUT ;
  assign bcam_cam9b_0_idxRam_3_ret_ifc_bram_WADDR =
	     bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_D_OUT[9:4] ;
  assign bcam_cam9b_0_idxRam_3_ret_ifc_bram_WDATA =
	     bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_D_OUT[3:0] ;
  assign bcam_cam9b_0_idxRam_3_ret_ifc_bram_REN =
	     bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_3_ret_ifc_bram_WEN =
	     bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_EMPTY_N ;

  // submodule bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo
  assign bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo_ENQ =
	     bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo_DEQ =
	     bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo
  assign bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_D_IN =
	     bcam_cam9b_0_idxRam_3_ret_ifc_bram_RDATA ;
  assign bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_ENQ =
	     bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_DEQ =
	     bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_EMPTY_N ;
  assign bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo
  assign bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_D_IN =
	     writeServer_put[16:13] ;
  assign bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_ENQ = EN_writeServer_put ;
  assign bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_DEQ =
	     bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_idxRam_3_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo
  assign bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_D_IN =
	     bcam_cam9b_0_idxRam_0_ret_ifc_writeReqFifo_D_IN ;
  assign bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_ENQ =
	     WILL_FIRE_RL_bcam_cam9b_0_idxram_write_request &&
	     bcam_cam9b_0_wAddr_bcam[3:2] == 2'd3 ;
  assign bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_DEQ =
	     bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_EMPTY_N ;
  assign bcam_cam9b_0_idxRam_3_ret_ifc_writeReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_idxram_read
  assign bcam_cam9b_0_idxram_read_ENQ = 1'b0 ;
  assign bcam_cam9b_0_idxram_read_DEQ = 1'b0 ;
  assign bcam_cam9b_0_idxram_read_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_newPattIndc_fifo
  assign bcam_cam9b_0_newPattIndc_fifo_D_IN =
	     { bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2635,
	       (bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[19] &&
		bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2500) |
	       bcam_cam9b_0_wAddr_bcam[3:0] == 4'd1,
	       (bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[9] &&
		bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2497) |
	       bcam_cam9b_0_wAddr_bcam[3:0] == 4'd0 } ;
  assign bcam_cam9b_0_newPattIndc_fifo_ENQ =
	     bcam_cam9b_0_newPattOccFLoc_wire_whas ;
  assign bcam_cam9b_0_newPattIndc_fifo_DEQ =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S0 ;
  assign bcam_cam9b_0_newPattIndc_fifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_oldPattIndc_fifo
  assign bcam_cam9b_0_oldPattIndc_fifo_D_IN = x__h135384 ;
  assign bcam_cam9b_0_oldPattIndc_fifo_ENQ =
	     bcam_cam9b_0_newPattOccFLoc_wire_whas ;
  assign bcam_cam9b_0_oldPattIndc_fifo_DEQ =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S0 ;
  assign bcam_cam9b_0_oldPattIndc_fifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_ADDRA =
	     bcam_cam9b_0_wAddr_indcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_ADDRB =
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_D_OUT[3:0] ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_DIA =
	     bcam_cam9b_0_wIndcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_DIB =
	     16'b1010101010101010 /* unspecified value */  ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_WEA = 1'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_WEB = 1'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_ENA =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 &&
	     NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1857 ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd0 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_ENB =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data0_1_whas ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_0[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_0[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_DOA ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_0[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0_DEQ = 1'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_1[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_1[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_bram_DOB ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_1[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_ADDRA =
	     bcam_cam9b_0_wAddr_indcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_ADDRB =
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_D_OUT[11:8] ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_DIA =
	     bcam_cam9b_0_wIndcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_DIB =
	     16'b1010101010101010 /* unspecified value */  ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_WEA = 1'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_WEB = 1'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_ENA =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 &&
	     NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1879 ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd2 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd2 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_ENB =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data0_1_whas ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_0[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_0[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_DOA ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_0[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0_DEQ = 1'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_1[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_1[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_bram_DOB ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_1[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_ADDRA =
	     bcam_cam9b_0_wAddr_indcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_ADDRB =
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_D_OUT[15:12] ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_DIA =
	     bcam_cam9b_0_wIndcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_DIB =
	     16'b1010101010101010 /* unspecified value */  ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_WEA = 1'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_WEB = 1'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_ENA =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 &&
	     NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1881 ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd2 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd3 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_ENB =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data0_1_whas ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_0[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_0[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_DOA ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_0[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0_DEQ = 1'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_1[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_1[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_bram_DOB ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_1[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_ADDRA =
	     bcam_cam9b_0_wAddr_indcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_ADDRB =
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_D_OUT[3:0] ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_DIA =
	     bcam_cam9b_0_wIndcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_DIB =
	     16'b1010101010101010 /* unspecified value */  ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_WEA = 1'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_WEB = 1'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_ENA =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 &&
	     NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1883 ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd3 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_ENB =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data0_1_whas ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_0[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_0[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_DOA ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_0[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0_DEQ = 1'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_1[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_1[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_bram_DOB ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_1[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_ADDRA =
	     bcam_cam9b_0_wAddr_indcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_ADDRB =
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_D_OUT[7:4] ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_DIA =
	     bcam_cam9b_0_wIndcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_DIB =
	     16'b1010101010101010 /* unspecified value */  ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_WEA = 1'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_WEB = 1'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_ENA =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 &&
	     NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1885 ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd3 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_ENB =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data0_1_whas ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_0[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_0[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_DOA ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_0[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0_DEQ = 1'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_1[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_1[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_bram_DOB ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_1[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_ADDRA =
	     bcam_cam9b_0_wAddr_indcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_ADDRB =
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_D_OUT[11:8] ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_DIA =
	     bcam_cam9b_0_wIndcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_DIB =
	     16'b1010101010101010 /* unspecified value */  ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_WEA = 1'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_WEB = 1'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_ENA =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 &&
	     NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1887 ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd3 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd2 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_ENB =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data0_1_whas ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_0[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_0[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_DOA ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_0[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0_DEQ = 1'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_1[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_1[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_bram_DOB ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_1[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_ADDRA =
	     bcam_cam9b_0_wAddr_indcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_ADDRB =
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_D_OUT[15:12] ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_DIA =
	     bcam_cam9b_0_wIndcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_DIB =
	     16'b1010101010101010 /* unspecified value */  ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_WEA = 1'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_WEB = 1'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_ENA =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 &&
	     NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1889 ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd3 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd3 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_ENB =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data0_1_whas ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_0[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_0[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_DOA ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_0[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0_DEQ = 1'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_1[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_1[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_bram_DOB ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_1[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_ADDRA =
	     bcam_cam9b_0_wAddr_indcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_ADDRB =
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_D_OUT[7:4] ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_DIA =
	     bcam_cam9b_0_wIndcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_DIB =
	     16'b1010101010101010 /* unspecified value */  ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_WEA = 1'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_WEB = 1'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_ENA =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 &&
	     NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1861 ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd0 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_ENB =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data0_1_whas ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_0[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_0[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_DOA ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_0[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0_DEQ = 1'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_1[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_1[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_bram_DOB ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_1[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_ADDRA =
	     bcam_cam9b_0_wAddr_indcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_ADDRB =
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_D_OUT[11:8] ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_DIA =
	     bcam_cam9b_0_wIndcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_DIB =
	     16'b1010101010101010 /* unspecified value */  ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_WEA = 1'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_WEB = 1'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_ENA =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 &&
	     NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1863 ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd0 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd2 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_ENB =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data0_1_whas ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_0[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_0[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_DOA ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_0[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0_DEQ = 1'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_1[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_1[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_bram_DOB ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_1[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_ADDRA =
	     bcam_cam9b_0_wAddr_indcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_ADDRB =
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_D_OUT[15:12] ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_DIA =
	     bcam_cam9b_0_wIndcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_DIB =
	     16'b1010101010101010 /* unspecified value */  ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_WEA = 1'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_WEB = 1'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_ENA =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 &&
	     NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1865 ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd0 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd3 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_ENB =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data0_1_whas ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_0[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_0[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_DOA ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_0[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0_DEQ = 1'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_1[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_1[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_bram_DOB ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_1[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_ADDRA =
	     bcam_cam9b_0_wAddr_indcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_ADDRB =
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_D_OUT[3:0] ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_DIA =
	     bcam_cam9b_0_wIndcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_DIB =
	     16'b1010101010101010 /* unspecified value */  ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_WEA = 1'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_WEB = 1'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_ENA =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 &&
	     NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1867 ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd1 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_ENB =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data0_1_whas ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_0[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_0[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_DOA ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_0[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0_DEQ = 1'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_1[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_1[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_bram_DOB ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_1[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_ADDRA =
	     bcam_cam9b_0_wAddr_indcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_ADDRB =
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_D_OUT[7:4] ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_DIA =
	     bcam_cam9b_0_wIndcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_DIB =
	     16'b1010101010101010 /* unspecified value */  ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_WEA = 1'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_WEB = 1'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_ENA =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 &&
	     NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1869 ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd1 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_ENB =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data0_1_whas ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_0[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_0[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_DOA ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_0[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0_DEQ = 1'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_1[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_1[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_bram_DOB ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_1[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_ADDRA =
	     bcam_cam9b_0_wAddr_indcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_ADDRB =
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_D_OUT[11:8] ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_DIA =
	     bcam_cam9b_0_wIndcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_DIB =
	     16'b1010101010101010 /* unspecified value */  ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_WEA = 1'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_WEB = 1'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_ENA =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 &&
	     NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1871 ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd1 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd2 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_ENB =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data0_1_whas ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_0[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_0[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_DOA ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_0[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0_DEQ = 1'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_1[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_1[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_bram_DOB ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_1[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_ADDRA =
	     bcam_cam9b_0_wAddr_indcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_ADDRB =
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_D_OUT[15:12] ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_DIA =
	     bcam_cam9b_0_wIndcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_DIB =
	     16'b1010101010101010 /* unspecified value */  ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_WEA = 1'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_WEB = 1'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_ENA =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 &&
	     NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1873 ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd1 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd3 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_ENB =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data0_1_whas ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_0[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_0[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_DOA ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_0[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0_DEQ = 1'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_1[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_1[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_bram_DOB ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_1[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_ADDRA =
	     bcam_cam9b_0_wAddr_indcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_ADDRB =
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_D_OUT[3:0] ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_DIA =
	     bcam_cam9b_0_wIndcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_DIB =
	     16'b1010101010101010 /* unspecified value */  ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_WEA = 1'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_WEB = 1'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_ENA =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 &&
	     NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1875 ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd2 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_ENB =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data0_1_whas ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_0[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_0[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_DOA ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_0[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0_DEQ = 1'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_1[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_1[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_bram_DOB ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_1[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_ADDRA =
	     bcam_cam9b_0_wAddr_indcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_ADDRB =
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_D_OUT[7:4] ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_DIA =
	     bcam_cam9b_0_wIndcR ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_DIB =
	     16'b1010101010101010 /* unspecified value */  ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_WEA = 1'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_WEB = 1'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_ENA =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 &&
	     NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1877 ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd2 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_ENB =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data0_1_whas ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_0[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_0[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_DOA ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_0[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0_DEQ = 1'b0 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_1[16] ?
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_1[15:0] :
	       bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_bram_DOB ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_1[17] &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_iVld_fifo
  assign bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_D_OUT ;
  assign bcam_cam9b_0_ram9b_ram_0_iVld_fifo_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_iVld_fifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_iVld_fifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_iVld_fifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram_RADDR =
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_D_OUT ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram_WADDR =
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_D_OUT[14:4] ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram_WDATA =
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_D_OUT[3:0] ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram_REN =
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram_WEN =
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_EMPTY_N ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_bram_RDATA ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data0_1_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readDataFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_D_IN =
	     readServer_request_put ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_ENQ =
	     EN_readServer_request_put ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_readReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_D_IN =
	     { x__h107929, bcam_cam9b_0_wIndxR } ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_ENQ =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     !bcam_cam9b_0_newPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd0 ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_EMPTY_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram_RADDR =
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_D_OUT ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram_WADDR =
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_D_OUT[14:4] ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram_WDATA =
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_D_OUT[3:0] ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram_REN =
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram_WEN =
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_EMPTY_N ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_bram_RDATA ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data0_1_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readDataFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_D_IN =
	     readServer_request_put ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_ENQ =
	     EN_readServer_request_put ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_readReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_D_IN ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_ENQ =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     !bcam_cam9b_0_newPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd1 ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_EMPTY_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram_RADDR =
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_D_OUT ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram_WADDR =
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_D_OUT[14:4] ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram_WDATA =
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_D_OUT[3:0] ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram_REN =
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram_WEN =
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_EMPTY_N ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_bram_RDATA ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data0_1_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readDataFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_D_IN =
	     readServer_request_put ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_ENQ =
	     EN_readServer_request_put ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_readReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_D_IN ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_ENQ =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     !bcam_cam9b_0_newPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd2 ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_EMPTY_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram_RADDR =
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_D_OUT ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram_WADDR =
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_D_OUT[14:4] ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram_WDATA =
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_D_OUT[3:0] ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram_REN =
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram_WEN =
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_EMPTY_N ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_bram_RDATA ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data0_1_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readDataFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_D_IN =
	     readServer_request_put ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_ENQ =
	     EN_readServer_request_put ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_readReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_D_IN ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_ENQ =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     !bcam_cam9b_0_newPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd3 ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_EMPTY_N ;
  assign bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_mIndc_fifo
  assign bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_D_IN =
	     { mIndcV__h92772,
	       mIndcV__h90636,
	       mIndcV__h88500,
	       mIndcV__h86364,
	       mIndcV__h84179,
	       mIndcV__h82043,
	       mIndcV__h79907,
	       mIndcV__h77771,
	       mIndcV__h75586,
	       mIndcV__h73450,
	       mIndcV__h71314,
	       mIndcV__h69178,
	       mIndcV__h66993,
	       mIndcV__h64857,
	       mIndcV__h62722,
	       mIndcV__h60590 } ;
  assign bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ;
  assign bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_EMPTY_N &&
	     bcam_pe_bcam_reqfifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram_RADDR =
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_D_OUT ;
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram_WADDR =
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_D_OUT[13:1] ;
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram_WDATA =
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_D_OUT[0] ;
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram_REN =
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram_WEN =
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_EMPTY_N ;

  // submodule bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_D_IN =
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_bram_RDATA ;
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_iVld_fifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readDataFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_D_IN =
	     readServer_request_put ;
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_ENQ =
	     EN_readServer_request_put ;
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_readReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_D_IN =
	     MUX_bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_enq_1__SEL_1 ?
	       MUX_bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_enq_1__VAL_1 :
	       MUX_bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_enq_1__VAL_2 ;
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_ENQ =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 &&
	     (!bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR) &&
	     !bcam_cam9b_0_newPattMultiOccR ||
	     WILL_FIRE_RL_bcam_cam9b_0_state_S1 &&
	     !bcam_cam9b_0_oldEqNewPattR &&
	     bcam_cam9b_0_oldPattVR &&
	     !bcam_cam9b_0_oldPattMultiOccR ;
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_DEQ =
	     bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_EMPTY_N ;
  assign bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_setRam_0_ret_ifc_bram
  assign bcam_cam9b_0_setRam_0_ret_ifc_bram_RADDR =
	     bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_D_OUT ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_bram_WADDR =
	     bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_D_OUT[15:10] ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_bram_WDATA =
	     bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_D_OUT[9:0] ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_bram_REN =
	     bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_bram_WEN =
	     bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_EMPTY_N ;

  // submodule bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo
  assign bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo_ENQ =
	     bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo_DEQ =
	     bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo
  assign bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_IN =
	     bcam_cam9b_0_setRam_0_ret_ifc_bram_RDATA ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ENQ =
	     bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_DEQ =
	     bcam_cam9b_0_newPattOccFLoc_wire_whas ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo
  assign bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_D_IN =
	     writeServer_put[16:13] ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_ENQ = EN_writeServer_put ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_DEQ =
	     bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_0_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_readReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo
  assign bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_D_IN =
	     { x__h134059, x__h134801 } ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_ENQ =
	     WILL_FIRE_RL_bcam_cam9b_0_setram_write_request &&
	     bcam_cam9b_0_wAddr_bcam[3:2] == 2'd0 ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_DEQ =
	     bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_EMPTY_N ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_setRam_1_ret_ifc_bram
  assign bcam_cam9b_0_setRam_1_ret_ifc_bram_RADDR =
	     bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_D_OUT ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_bram_WADDR =
	     bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_D_OUT[15:10] ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_bram_WDATA =
	     bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_D_OUT[9:0] ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_bram_REN =
	     bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_bram_WEN =
	     bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_EMPTY_N ;

  // submodule bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo
  assign bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo_ENQ =
	     bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo_DEQ =
	     bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo
  assign bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_IN =
	     bcam_cam9b_0_setRam_1_ret_ifc_bram_RDATA ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ENQ =
	     bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_DEQ =
	     bcam_cam9b_0_newPattOccFLoc_wire_whas ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo
  assign bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_D_IN =
	     writeServer_put[16:13] ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_ENQ = EN_writeServer_put ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_DEQ =
	     bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_1_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_readReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo
  assign bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_D_IN =
	     bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_D_IN ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_ENQ =
	     WILL_FIRE_RL_bcam_cam9b_0_setram_write_request &&
	     bcam_cam9b_0_wAddr_bcam[3:2] == 2'd1 ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_DEQ =
	     bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_EMPTY_N ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_writeReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_setRam_2_ret_ifc_bram
  assign bcam_cam9b_0_setRam_2_ret_ifc_bram_RADDR =
	     bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_D_OUT ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_bram_WADDR =
	     bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_D_OUT[15:10] ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_bram_WDATA =
	     bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_D_OUT[9:0] ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_bram_REN =
	     bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_bram_WEN =
	     bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_EMPTY_N ;

  // submodule bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo
  assign bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo_ENQ =
	     bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo_DEQ =
	     bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo
  assign bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_IN =
	     bcam_cam9b_0_setRam_2_ret_ifc_bram_RDATA ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ENQ =
	     bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_DEQ =
	     bcam_cam9b_0_newPattOccFLoc_wire_whas ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo
  assign bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_D_IN =
	     writeServer_put[16:13] ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_ENQ = EN_writeServer_put ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_DEQ =
	     bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_2_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo
  assign bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_D_IN =
	     bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_D_IN ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_ENQ =
	     WILL_FIRE_RL_bcam_cam9b_0_setram_write_request &&
	     bcam_cam9b_0_wAddr_bcam[3:2] == 2'd2 ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_DEQ =
	     bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_EMPTY_N ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_writeReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_setRam_3_ret_ifc_bram
  assign bcam_cam9b_0_setRam_3_ret_ifc_bram_RADDR =
	     bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_D_OUT ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_bram_WADDR =
	     bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_D_OUT[15:10] ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_bram_WDATA =
	     bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_D_OUT[9:0] ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_bram_REN =
	     bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_bram_WEN =
	     bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_EMPTY_N ;

  // submodule bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo
  assign bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo_ENQ =
	     bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo_DEQ =
	     bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo
  assign bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_IN =
	     bcam_cam9b_0_setRam_3_ret_ifc_bram_RDATA ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ENQ =
	     bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_DEQ =
	     bcam_cam9b_0_newPattOccFLoc_wire_whas ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo
  assign bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_D_IN =
	     writeServer_put[16:13] ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_ENQ = EN_writeServer_put ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_DEQ =
	     bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_setRam_3_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo
  assign bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_D_IN =
	     bcam_cam9b_0_setRam_0_ret_ifc_writeReqFifo_D_IN ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_ENQ =
	     WILL_FIRE_RL_bcam_cam9b_0_setram_write_request &&
	     bcam_cam9b_0_wAddr_bcam[3:2] == 2'd3 ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_DEQ =
	     bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_EMPTY_N ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_writeReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_setram_read
  assign bcam_cam9b_0_setram_read_ENQ = 1'b0 ;
  assign bcam_cam9b_0_setram_read_DEQ = 1'b0 ;
  assign bcam_cam9b_0_setram_read_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_vacram_read
  assign bcam_cam9b_0_vacram_read_ENQ = 1'b0 ;
  assign bcam_cam9b_0_vacram_read_DEQ = 1'b0 ;
  assign bcam_cam9b_0_vacram_read_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_vacram_ret_ifc_bram
  assign bcam_cam9b_0_vacram_ret_ifc_bram_RADDR =
	     bcam_cam9b_0_vacram_ret_ifc_readReqFifo_D_OUT ;
  assign bcam_cam9b_0_vacram_ret_ifc_bram_WADDR =
	     bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_D_OUT[19:16] ;
  assign bcam_cam9b_0_vacram_ret_ifc_bram_WDATA =
	     bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_D_OUT[15:0] ;
  assign bcam_cam9b_0_vacram_ret_ifc_bram_REN =
	     bcam_cam9b_0_vacram_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_vacram_ret_ifc_bram_WEN =
	     bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_EMPTY_N ;

  // submodule bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo
  assign bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo_ENQ =
	     bcam_cam9b_0_vacram_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo_DEQ =
	     bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_vacram_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_vacram_ret_ifc_readDataFifo
  assign bcam_cam9b_0_vacram_ret_ifc_readDataFifo_D_IN =
	     bcam_cam9b_0_vacram_ret_ifc_bram_RDATA ;
  assign bcam_cam9b_0_vacram_ret_ifc_readDataFifo_ENQ =
	     bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo_EMPTY_N &&
	     bcam_cam9b_0_vacram_ret_ifc_readDataFifo_FULL_N ;
  assign bcam_cam9b_0_vacram_ret_ifc_readDataFifo_DEQ =
	     bcam_cam9b_0_vacram_ret_ifc_readDataFifo_EMPTY_N &&
	     bcam_cam9b_0_bcam_fsm_start_FULL_N ;
  assign bcam_cam9b_0_vacram_ret_ifc_readDataFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_vacram_ret_ifc_readReqFifo
  assign bcam_cam9b_0_vacram_ret_ifc_readReqFifo_D_IN =
	     writeServer_put[16:13] ;
  assign bcam_cam9b_0_vacram_ret_ifc_readReqFifo_ENQ = EN_writeServer_put ;
  assign bcam_cam9b_0_vacram_ret_ifc_readReqFifo_DEQ =
	     bcam_cam9b_0_vacram_ret_ifc_readReqFifo_EMPTY_N &&
	     bcam_cam9b_0_vacram_ret_ifc_readCtrlFifo_FULL_N ;
  assign bcam_cam9b_0_vacram_ret_ifc_readReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_vacram_ret_ifc_writeReqFifo
  assign bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_D_IN =
	     { bcam_cam9b_0_wAddr_bcam[7:4], x__h121487 } ;
  assign bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_ENQ =
	     bcam_cam9b_0_wEnb_vacram_fifo_EMPTY_N &&
	     bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_FULL_N ;
  assign bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_DEQ =
	     bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_EMPTY_N ;
  assign bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_wEnb_idxram_fifo
  assign bcam_cam9b_0_wEnb_idxram_fifo_D_IN =
	     !bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR ;
  assign bcam_cam9b_0_wEnb_idxram_fifo_ENQ =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 ;
  assign bcam_cam9b_0_wEnb_idxram_fifo_DEQ =
	     WILL_FIRE_RL_bcam_cam9b_0_idxram_write_request ;
  assign bcam_cam9b_0_wEnb_idxram_fifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_wEnb_setram_fifo
  assign bcam_cam9b_0_wEnb_setram_fifo_D_IN =
	     !bcam_cam9b_0_oldEqNewPattR || !bcam_cam9b_0_oldPattVR ;
  assign bcam_cam9b_0_wEnb_setram_fifo_ENQ =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 ;
  assign bcam_cam9b_0_wEnb_setram_fifo_DEQ =
	     WILL_FIRE_RL_bcam_cam9b_0_setram_write_request ;
  assign bcam_cam9b_0_wEnb_setram_fifo_CLR = 1'b0 ;

  // submodule bcam_cam9b_0_wEnb_vacram_fifo
  assign bcam_cam9b_0_wEnb_vacram_fifo_D_IN =
	     !bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR &&
	     !bcam_cam9b_0_oldPattMultiOccR ||
	     !bcam_cam9b_0_newPattMultiOccR ;
  assign bcam_cam9b_0_wEnb_vacram_fifo_ENQ =
	     WILL_FIRE_RL_bcam_cam9b_0_state_S2 ;
  assign bcam_cam9b_0_wEnb_vacram_fifo_DEQ =
	     bcam_cam9b_0_wEnb_vacram_fifo_EMPTY_N &&
	     bcam_cam9b_0_vacram_ret_ifc_writeReqFifo_FULL_N ;
  assign bcam_cam9b_0_wEnb_vacram_fifo_CLR = 1'b0 ;

  // submodule bcam_pe_bcam_reqfifo
  assign bcam_pe_bcam_reqfifo_ENQ =
	     bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_EMPTY_N &&
	     bcam_pe_bcam_reqfifo_FULL_N ;
  assign bcam_pe_bcam_reqfifo_DEQ = WILL_FIRE_RL_bcam_pe_bcam_out ;
  assign bcam_pe_bcam_reqfifo_CLR = 1'b0 ;

  // submodule bcam_printFifo
  assign bcam_printFifo_D_IN = 10'h0 ;
  assign bcam_printFifo_ENQ = 1'b0 ;
  assign bcam_printFifo_DEQ = 1'b0 ;
  assign bcam_printFifo_CLR = 1'b0 ;

  // submodule bcam_readFifo
  assign bcam_readFifo_D_IN =
	     { bcam_pe_bcam_input_wire_646_BIT_0_647_OR_bcam__ETC___d3476 ||
	       bcam_pe_bcam_input_wire_646_BIT_64_838_OR_bcam_ETC___d3539 ||
	       bcam_pe_bcam_input_wire_646_BIT_128_030_OR_bca_ETC___d3603 ||
	       bcam_pe_bcam_input_wire_646_BIT_192_221_OR_bca_ETC___d3666,
	       IF_NOT_bcam_pe_bcam_input_wire_646_BIT_0_647_6_ETC___d4093 } ;
  assign bcam_readFifo_ENQ = WILL_FIRE_RL_bcam_pe_bcam_out ;
  assign bcam_readFifo_DEQ = EN_readServer_response_get ;
  assign bcam_readFifo_CLR = 1'b0 ;

  // remaining internal signals
  assign IF_NOT_bcam_pe_bcam_input_wire_646_BIT_0_647_6_ETC___d4093 =
	     (NOT_bcam_pe_bcam_input_wire_646_BIT_0_647_648__ETC___d2837 &&
	      NOT_bcam_pe_bcam_input_wire_646_BIT_64_838_839_ETC___d3028 &&
	      NOT_bcam_pe_bcam_input_wire_646_BIT_128_030_03_ETC___d3220 &&
	      NOT_bcam_pe_bcam_input_wire_646_BIT_192_221_22_ETC___d3411) ?
	       { validOut__h211467,
		 SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d4089 } :
	       value__h211513 ;
  assign IF_bcam_cam9b_0_newPattOccFLoc_wirewhas_THEN__ETC__q25 =
	     bcam_cam9b_0_newPattOccFLoc_wire_whas ? x_wget__h2090 : 4'd0 ;
  assign NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1857 =
	     !bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR &&
	     bcam_cam9b_0_oldPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd0 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd0 ;
  assign NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1861 =
	     !bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR &&
	     bcam_cam9b_0_oldPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd0 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd1 ;
  assign NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1863 =
	     !bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR &&
	     bcam_cam9b_0_oldPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd0 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd2 ;
  assign NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1865 =
	     !bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR &&
	     bcam_cam9b_0_oldPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd0 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd3 ;
  assign NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1867 =
	     !bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR &&
	     bcam_cam9b_0_oldPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd1 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd0 ;
  assign NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1869 =
	     !bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR &&
	     bcam_cam9b_0_oldPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd1 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd1 ;
  assign NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1871 =
	     !bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR &&
	     bcam_cam9b_0_oldPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd1 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd2 ;
  assign NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1873 =
	     !bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR &&
	     bcam_cam9b_0_oldPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd1 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd3 ;
  assign NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1875 =
	     !bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR &&
	     bcam_cam9b_0_oldPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd2 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd0 ;
  assign NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1877 =
	     !bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR &&
	     bcam_cam9b_0_oldPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd2 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd1 ;
  assign NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1879 =
	     !bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR &&
	     bcam_cam9b_0_oldPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd2 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd2 ;
  assign NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1881 =
	     !bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR &&
	     bcam_cam9b_0_oldPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd2 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd3 ;
  assign NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1883 =
	     !bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR &&
	     bcam_cam9b_0_oldPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd3 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd0 ;
  assign NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1885 =
	     !bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR &&
	     bcam_cam9b_0_oldPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd3 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd1 ;
  assign NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1887 =
	     !bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR &&
	     bcam_cam9b_0_oldPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd3 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd2 ;
  assign NOT_bcam_cam9b_0_oldEqNewPattR_752_847_AND_bca_ETC___d1889 =
	     !bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR &&
	     bcam_cam9b_0_oldPattMultiOccR &&
	     bcam_cam9b_0_wAddrHR[3:2] == 2'd3 &&
	     bcam_cam9b_0_wAddrHR[1:0] == 2'd3 ;
  assign NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2448 =
	     !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[39] &&
	     SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2443 ||
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[39] &&
	     SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 &&
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[38:30] ==
	     y__h143167 ;
  assign NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2460 =
	     !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[29] &&
	     SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2455 ||
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[29] &&
	     SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 &&
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[28:20] ==
	     y__h143167 ;
  assign NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2473 =
	     !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[19] &&
	     SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2468 ||
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[19] &&
	     SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 &&
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[18:10] ==
	     y__h143167 ;
  assign NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2485 =
	     !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[9] &&
	     SEL_ARR_SEL_ARR_1_NOT_bcam_cam9b_0_setRam_0_re_ETC___d2480 ||
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[9] &&
	     SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 &&
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[8:0] ==
	     y__h143167 ;
  assign NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2511 =
	     (!bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[9] ||
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2497) &&
	     (!bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[19] ||
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2500) &&
	     (!bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[29] ||
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2504) &&
	     (!bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[39] ||
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2507) ;
  assign NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2576 =
	     (!bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[9] ||
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2497) &&
	     (bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[19] &&
	      bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2500 ||
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[29] ||
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2504) ;
  assign NOT_bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ETC___d2398 =
	     !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[39] &&
	     SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2393 ||
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[39] &&
	     SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 &&
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[38:30] ==
	     y__h143167 ;
  assign NOT_bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ETC___d2410 =
	     !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[29] &&
	     SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2405 ||
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[29] &&
	     SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 &&
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[28:20] ==
	     y__h143167 ;
  assign NOT_bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ETC___d2423 =
	     !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[19] &&
	     SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2418 ||
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[19] &&
	     SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 &&
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[18:10] ==
	     y__h143167 ;
  assign NOT_bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ETC___d2435 =
	     !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[9] &&
	     SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2430 ||
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[9] &&
	     SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 &&
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[8:0] ==
	     y__h143167 ;
  assign NOT_bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ETC___d2526 =
	     (!bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[9] ||
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2512) &&
	     (!bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[19] ||
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2515) &&
	     (!bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[29] ||
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2519) &&
	     (!bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[39] ||
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2522) ;
  assign NOT_bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ETC___d2579 =
	     (!bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[9] ||
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2512) &&
	     (bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[19] &&
	      bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2515 ||
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[29] ||
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2519) ;
  assign NOT_bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ETC___d2348 =
	     !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[39] &&
	     SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2343 ||
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[39] &&
	     SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 &&
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[38:30] ==
	     y__h143167 ;
  assign NOT_bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ETC___d2360 =
	     !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[29] &&
	     SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2355 ||
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[29] &&
	     SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 &&
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[28:20] ==
	     y__h143167 ;
  assign NOT_bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ETC___d2373 =
	     !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[19] &&
	     SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2368 ||
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[19] &&
	     SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 &&
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[18:10] ==
	     y__h143167 ;
  assign NOT_bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ETC___d2385 =
	     !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[9] &&
	     SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2380 ||
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[9] &&
	     SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 &&
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[8:0] ==
	     y__h143167 ;
  assign NOT_bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ETC___d2542 =
	     (!bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[9] ||
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2528) &&
	     (!bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[19] ||
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2531) &&
	     (!bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[29] ||
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2535) &&
	     (!bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[39] ||
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2538) ;
  assign NOT_bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ETC___d2583 =
	     (!bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[9] ||
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2528) &&
	     (bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[19] &&
	      bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2531 ||
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[29] ||
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2535) ;
  assign NOT_bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ETC___d2295 =
	     !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[39] &&
	     SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2254 ||
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[39] &&
	     SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 &&
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[38:30] ==
	     y__h143167 ;
  assign NOT_bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ETC___d2308 =
	     !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[29] &&
	     SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2303 ||
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[29] &&
	     SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 &&
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[28:20] ==
	     y__h143167 ;
  assign NOT_bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ETC___d2321 =
	     !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[19] &&
	     SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2316 ||
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[19] &&
	     SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 &&
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[18:10] ==
	     y__h143167 ;
  assign NOT_bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ETC___d2333 =
	     !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[9] &&
	     SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2328 ||
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[9] &&
	     SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 &&
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[8:0] ==
	     y__h143167 ;
  assign NOT_bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ETC___d2557 =
	     (!bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[9] ||
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2543) &&
	     (!bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[19] ||
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2546) &&
	     (!bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[29] ||
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2550) &&
	     (!bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[39] ||
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2553) ;
  assign NOT_bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ETC___d2587 =
	     (!bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[9] ||
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2543) &&
	     (bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[19] &&
	      bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2546 ||
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[29] ||
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2550) ;
  assign NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1829 =
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd3 ||
	      bcam_cam9b_0_wAddrHR[1:0] != 2'd1 ||
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_positive_reg) &&
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd3 ||
	      bcam_cam9b_0_wAddrHR[1:0] != 2'd2 ||
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_positive_reg) &&
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd3 ||
	      bcam_cam9b_0_wAddrHR[1:0] != 2'd3 ||
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_positive_reg) ;
  assign NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1831 =
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd2 ||
	      bcam_cam9b_0_wAddrHR[1:0] != 2'd3 ||
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_positive_reg) &&
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd3 ||
	      bcam_cam9b_0_wAddrHR[1:0] != 2'd0 ||
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_positive_reg) &&
	     NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1829 ;
  assign NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1833 =
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd2 ||
	      bcam_cam9b_0_wAddrHR[1:0] != 2'd1 ||
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_positive_reg) &&
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd2 ||
	      bcam_cam9b_0_wAddrHR[1:0] != 2'd2 ||
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_positive_reg) &&
	     NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1831 ;
  assign NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1835 =
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd1 ||
	      bcam_cam9b_0_wAddrHR[1:0] != 2'd3 ||
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_positive_reg) &&
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd2 ||
	      bcam_cam9b_0_wAddrHR[1:0] != 2'd0 ||
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_positive_reg) &&
	     NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1833 ;
  assign NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1837 =
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd1 ||
	      bcam_cam9b_0_wAddrHR[1:0] != 2'd1 ||
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_positive_reg) &&
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd1 ||
	      bcam_cam9b_0_wAddrHR[1:0] != 2'd2 ||
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_positive_reg) &&
	     NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1835 ;
  assign NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1839 =
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd0 ||
	      bcam_cam9b_0_wAddrHR[1:0] != 2'd3 ||
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_positive_reg) &&
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd1 ||
	      bcam_cam9b_0_wAddrHR[1:0] != 2'd0 ||
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_positive_reg) &&
	     NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1837 ;
  assign NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1841 =
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd0 ||
	      bcam_cam9b_0_wAddrHR[1:0] != 2'd1 ||
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_positive_reg) &&
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd0 ||
	      bcam_cam9b_0_wAddrHR[1:0] != 2'd2 ||
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_positive_reg) &&
	     NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1839 ;
  assign NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1842 =
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd0 ||
	      bcam_cam9b_0_wAddrHR[1:0] != 2'd0 ||
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_positive_reg) &&
	     NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1841 ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_0_647_648__ETC___d2669 =
	     !bcam_pe_bcam_input_wire[0] && !bcam_pe_bcam_input_wire[1] &&
	     !bcam_pe_bcam_input_wire[2] &&
	     !bcam_pe_bcam_input_wire[3] &&
	     !bcam_pe_bcam_input_wire[4] &&
	     !bcam_pe_bcam_input_wire[5] &&
	     !bcam_pe_bcam_input_wire[6] &&
	     !bcam_pe_bcam_input_wire[7] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_0_647_648__ETC___d2837 =
	     NOT_bcam_pe_bcam_input_wire_646_BIT_0_647_648__ETC___d2669 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_8_670_671__ETC___d2692 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_16_694_695_ETC___d2716 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_24_717_718_ETC___d2739 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_32_742_743_ETC___d2764 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_40_765_766_ETC___d2787 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_48_789_790_ETC___d2811 &&
	     !bcam_pe_bcam_input_wire[56] &&
	     !bcam_pe_bcam_input_wire[57] &&
	     !bcam_pe_bcam_input_wire[58] &&
	     !bcam_pe_bcam_input_wire[59] &&
	     !bcam_pe_bcam_input_wire[60] &&
	     !bcam_pe_bcam_input_wire[61] &&
	     !bcam_pe_bcam_input_wire[62] &&
	     !bcam_pe_bcam_input_wire[63] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_0_647_648__ETC___d3677 =
	     NOT_bcam_pe_bcam_input_wire_646_BIT_0_647_648__ETC___d2669 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_8_670_671__ETC___d2692 &&
	     (bcam_pe_bcam_input_wire_646_BIT_16_694_OR_bcam_ETC___d3435 ||
	      bcam_pe_bcam_input_wire_646_BIT_24_717_OR_bcam_ETC___d3442 ||
	      NOT_bcam_pe_bcam_input_wire_646_BIT_32_742_743_ETC___d2764 &&
	      NOT_bcam_pe_bcam_input_wire_646_BIT_40_765_766_ETC___d2787) ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_104_956_95_ETC___d2978 =
	     !bcam_pe_bcam_input_wire[104] && !bcam_pe_bcam_input_wire[105] &&
	     !bcam_pe_bcam_input_wire[106] &&
	     !bcam_pe_bcam_input_wire[107] &&
	     !bcam_pe_bcam_input_wire[108] &&
	     !bcam_pe_bcam_input_wire[109] &&
	     !bcam_pe_bcam_input_wire[110] &&
	     !bcam_pe_bcam_input_wire[111] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_112_980_98_ETC___d3002 =
	     !bcam_pe_bcam_input_wire[112] && !bcam_pe_bcam_input_wire[113] &&
	     !bcam_pe_bcam_input_wire[114] &&
	     !bcam_pe_bcam_input_wire[115] &&
	     !bcam_pe_bcam_input_wire[116] &&
	     !bcam_pe_bcam_input_wire[117] &&
	     !bcam_pe_bcam_input_wire[118] &&
	     !bcam_pe_bcam_input_wire[119] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_128_030_03_ETC___d3052 =
	     !bcam_pe_bcam_input_wire[128] && !bcam_pe_bcam_input_wire[129] &&
	     !bcam_pe_bcam_input_wire[130] &&
	     !bcam_pe_bcam_input_wire[131] &&
	     !bcam_pe_bcam_input_wire[132] &&
	     !bcam_pe_bcam_input_wire[133] &&
	     !bcam_pe_bcam_input_wire[134] &&
	     !bcam_pe_bcam_input_wire[135] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_128_030_03_ETC___d3220 =
	     NOT_bcam_pe_bcam_input_wire_646_BIT_128_030_03_ETC___d3052 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_136_053_05_ETC___d3075 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_144_077_07_ETC___d3099 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_152_100_10_ETC___d3122 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_160_125_12_ETC___d3147 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_168_148_14_ETC___d3170 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_176_172_17_ETC___d3194 &&
	     !bcam_pe_bcam_input_wire[184] &&
	     !bcam_pe_bcam_input_wire[185] &&
	     !bcam_pe_bcam_input_wire[186] &&
	     !bcam_pe_bcam_input_wire[187] &&
	     !bcam_pe_bcam_input_wire[188] &&
	     !bcam_pe_bcam_input_wire[189] &&
	     !bcam_pe_bcam_input_wire[190] &&
	     !bcam_pe_bcam_input_wire[191] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_128_030_03_ETC___d3883 =
	     NOT_bcam_pe_bcam_input_wire_646_BIT_128_030_03_ETC___d3052 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_136_053_05_ETC___d3075 &&
	     (bcam_pe_bcam_input_wire_646_BIT_144_077_OR_bca_ETC___d3562 ||
	      bcam_pe_bcam_input_wire_646_BIT_152_100_OR_bca_ETC___d3569 ||
	      NOT_bcam_pe_bcam_input_wire_646_BIT_160_125_12_ETC___d3147 &&
	      NOT_bcam_pe_bcam_input_wire_646_BIT_168_148_14_ETC___d3170) ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_136_053_05_ETC___d3075 =
	     !bcam_pe_bcam_input_wire[136] && !bcam_pe_bcam_input_wire[137] &&
	     !bcam_pe_bcam_input_wire[138] &&
	     !bcam_pe_bcam_input_wire[139] &&
	     !bcam_pe_bcam_input_wire[140] &&
	     !bcam_pe_bcam_input_wire[141] &&
	     !bcam_pe_bcam_input_wire[142] &&
	     !bcam_pe_bcam_input_wire[143] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_144_077_07_ETC___d3099 =
	     !bcam_pe_bcam_input_wire[144] && !bcam_pe_bcam_input_wire[145] &&
	     !bcam_pe_bcam_input_wire[146] &&
	     !bcam_pe_bcam_input_wire[147] &&
	     !bcam_pe_bcam_input_wire[148] &&
	     !bcam_pe_bcam_input_wire[149] &&
	     !bcam_pe_bcam_input_wire[150] &&
	     !bcam_pe_bcam_input_wire[151] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_152_100_10_ETC___d3122 =
	     !bcam_pe_bcam_input_wire[152] && !bcam_pe_bcam_input_wire[153] &&
	     !bcam_pe_bcam_input_wire[154] &&
	     !bcam_pe_bcam_input_wire[155] &&
	     !bcam_pe_bcam_input_wire[156] &&
	     !bcam_pe_bcam_input_wire[157] &&
	     !bcam_pe_bcam_input_wire[158] &&
	     !bcam_pe_bcam_input_wire[159] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_160_125_12_ETC___d3147 =
	     !bcam_pe_bcam_input_wire[160] && !bcam_pe_bcam_input_wire[161] &&
	     !bcam_pe_bcam_input_wire[162] &&
	     !bcam_pe_bcam_input_wire[163] &&
	     !bcam_pe_bcam_input_wire[164] &&
	     !bcam_pe_bcam_input_wire[165] &&
	     !bcam_pe_bcam_input_wire[166] &&
	     !bcam_pe_bcam_input_wire[167] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_168_148_14_ETC___d3170 =
	     !bcam_pe_bcam_input_wire[168] && !bcam_pe_bcam_input_wire[169] &&
	     !bcam_pe_bcam_input_wire[170] &&
	     !bcam_pe_bcam_input_wire[171] &&
	     !bcam_pe_bcam_input_wire[172] &&
	     !bcam_pe_bcam_input_wire[173] &&
	     !bcam_pe_bcam_input_wire[174] &&
	     !bcam_pe_bcam_input_wire[175] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_16_694_695_ETC___d2716 =
	     !bcam_pe_bcam_input_wire[16] && !bcam_pe_bcam_input_wire[17] &&
	     !bcam_pe_bcam_input_wire[18] &&
	     !bcam_pe_bcam_input_wire[19] &&
	     !bcam_pe_bcam_input_wire[20] &&
	     !bcam_pe_bcam_input_wire[21] &&
	     !bcam_pe_bcam_input_wire[22] &&
	     !bcam_pe_bcam_input_wire[23] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_176_172_17_ETC___d3194 =
	     !bcam_pe_bcam_input_wire[176] && !bcam_pe_bcam_input_wire[177] &&
	     !bcam_pe_bcam_input_wire[178] &&
	     !bcam_pe_bcam_input_wire[179] &&
	     !bcam_pe_bcam_input_wire[180] &&
	     !bcam_pe_bcam_input_wire[181] &&
	     !bcam_pe_bcam_input_wire[182] &&
	     !bcam_pe_bcam_input_wire[183] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_192_221_22_ETC___d3243 =
	     !bcam_pe_bcam_input_wire[192] && !bcam_pe_bcam_input_wire[193] &&
	     !bcam_pe_bcam_input_wire[194] &&
	     !bcam_pe_bcam_input_wire[195] &&
	     !bcam_pe_bcam_input_wire[196] &&
	     !bcam_pe_bcam_input_wire[197] &&
	     !bcam_pe_bcam_input_wire[198] &&
	     !bcam_pe_bcam_input_wire[199] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_192_221_22_ETC___d3411 =
	     NOT_bcam_pe_bcam_input_wire_646_BIT_192_221_22_ETC___d3243 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_200_244_24_ETC___d3266 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_208_268_26_ETC___d3290 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_216_291_29_ETC___d3313 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_224_316_31_ETC___d3338 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_232_339_34_ETC___d3361 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_240_363_36_ETC___d3385 &&
	     !bcam_pe_bcam_input_wire[248] &&
	     !bcam_pe_bcam_input_wire[249] &&
	     !bcam_pe_bcam_input_wire[250] &&
	     !bcam_pe_bcam_input_wire[251] &&
	     !bcam_pe_bcam_input_wire[252] &&
	     !bcam_pe_bcam_input_wire[253] &&
	     !bcam_pe_bcam_input_wire[254] &&
	     !bcam_pe_bcam_input_wire[255] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_192_221_22_ETC___d3986 =
	     NOT_bcam_pe_bcam_input_wire_646_BIT_192_221_22_ETC___d3243 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_200_244_24_ETC___d3266 &&
	     (bcam_pe_bcam_input_wire_646_BIT_208_268_OR_bca_ETC___d3625 ||
	      bcam_pe_bcam_input_wire_646_BIT_216_291_OR_bca_ETC___d3632 ||
	      NOT_bcam_pe_bcam_input_wire_646_BIT_224_316_31_ETC___d3338 &&
	      NOT_bcam_pe_bcam_input_wire_646_BIT_232_339_34_ETC___d3361) ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_200_244_24_ETC___d3266 =
	     !bcam_pe_bcam_input_wire[200] && !bcam_pe_bcam_input_wire[201] &&
	     !bcam_pe_bcam_input_wire[202] &&
	     !bcam_pe_bcam_input_wire[203] &&
	     !bcam_pe_bcam_input_wire[204] &&
	     !bcam_pe_bcam_input_wire[205] &&
	     !bcam_pe_bcam_input_wire[206] &&
	     !bcam_pe_bcam_input_wire[207] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_208_268_26_ETC___d3290 =
	     !bcam_pe_bcam_input_wire[208] && !bcam_pe_bcam_input_wire[209] &&
	     !bcam_pe_bcam_input_wire[210] &&
	     !bcam_pe_bcam_input_wire[211] &&
	     !bcam_pe_bcam_input_wire[212] &&
	     !bcam_pe_bcam_input_wire[213] &&
	     !bcam_pe_bcam_input_wire[214] &&
	     !bcam_pe_bcam_input_wire[215] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_216_291_29_ETC___d3313 =
	     !bcam_pe_bcam_input_wire[216] && !bcam_pe_bcam_input_wire[217] &&
	     !bcam_pe_bcam_input_wire[218] &&
	     !bcam_pe_bcam_input_wire[219] &&
	     !bcam_pe_bcam_input_wire[220] &&
	     !bcam_pe_bcam_input_wire[221] &&
	     !bcam_pe_bcam_input_wire[222] &&
	     !bcam_pe_bcam_input_wire[223] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_224_316_31_ETC___d3338 =
	     !bcam_pe_bcam_input_wire[224] && !bcam_pe_bcam_input_wire[225] &&
	     !bcam_pe_bcam_input_wire[226] &&
	     !bcam_pe_bcam_input_wire[227] &&
	     !bcam_pe_bcam_input_wire[228] &&
	     !bcam_pe_bcam_input_wire[229] &&
	     !bcam_pe_bcam_input_wire[230] &&
	     !bcam_pe_bcam_input_wire[231] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_232_339_34_ETC___d3361 =
	     !bcam_pe_bcam_input_wire[232] && !bcam_pe_bcam_input_wire[233] &&
	     !bcam_pe_bcam_input_wire[234] &&
	     !bcam_pe_bcam_input_wire[235] &&
	     !bcam_pe_bcam_input_wire[236] &&
	     !bcam_pe_bcam_input_wire[237] &&
	     !bcam_pe_bcam_input_wire[238] &&
	     !bcam_pe_bcam_input_wire[239] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_240_363_36_ETC___d3385 =
	     !bcam_pe_bcam_input_wire[240] && !bcam_pe_bcam_input_wire[241] &&
	     !bcam_pe_bcam_input_wire[242] &&
	     !bcam_pe_bcam_input_wire[243] &&
	     !bcam_pe_bcam_input_wire[244] &&
	     !bcam_pe_bcam_input_wire[245] &&
	     !bcam_pe_bcam_input_wire[246] &&
	     !bcam_pe_bcam_input_wire[247] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_24_717_718_ETC___d2739 =
	     !bcam_pe_bcam_input_wire[24] && !bcam_pe_bcam_input_wire[25] &&
	     !bcam_pe_bcam_input_wire[26] &&
	     !bcam_pe_bcam_input_wire[27] &&
	     !bcam_pe_bcam_input_wire[28] &&
	     !bcam_pe_bcam_input_wire[29] &&
	     !bcam_pe_bcam_input_wire[30] &&
	     !bcam_pe_bcam_input_wire[31] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_32_742_743_ETC___d2764 =
	     !bcam_pe_bcam_input_wire[32] && !bcam_pe_bcam_input_wire[33] &&
	     !bcam_pe_bcam_input_wire[34] &&
	     !bcam_pe_bcam_input_wire[35] &&
	     !bcam_pe_bcam_input_wire[36] &&
	     !bcam_pe_bcam_input_wire[37] &&
	     !bcam_pe_bcam_input_wire[38] &&
	     !bcam_pe_bcam_input_wire[39] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_40_765_766_ETC___d2787 =
	     !bcam_pe_bcam_input_wire[40] && !bcam_pe_bcam_input_wire[41] &&
	     !bcam_pe_bcam_input_wire[42] &&
	     !bcam_pe_bcam_input_wire[43] &&
	     !bcam_pe_bcam_input_wire[44] &&
	     !bcam_pe_bcam_input_wire[45] &&
	     !bcam_pe_bcam_input_wire[46] &&
	     !bcam_pe_bcam_input_wire[47] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_48_789_790_ETC___d2811 =
	     !bcam_pe_bcam_input_wire[48] && !bcam_pe_bcam_input_wire[49] &&
	     !bcam_pe_bcam_input_wire[50] &&
	     !bcam_pe_bcam_input_wire[51] &&
	     !bcam_pe_bcam_input_wire[52] &&
	     !bcam_pe_bcam_input_wire[53] &&
	     !bcam_pe_bcam_input_wire[54] &&
	     !bcam_pe_bcam_input_wire[55] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_64_838_839_ETC___d2860 =
	     !bcam_pe_bcam_input_wire[64] && !bcam_pe_bcam_input_wire[65] &&
	     !bcam_pe_bcam_input_wire[66] &&
	     !bcam_pe_bcam_input_wire[67] &&
	     !bcam_pe_bcam_input_wire[68] &&
	     !bcam_pe_bcam_input_wire[69] &&
	     !bcam_pe_bcam_input_wire[70] &&
	     !bcam_pe_bcam_input_wire[71] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_64_838_839_ETC___d3028 =
	     NOT_bcam_pe_bcam_input_wire_646_BIT_64_838_839_ETC___d2860 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_72_861_862_ETC___d2883 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_80_885_886_ETC___d2907 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_88_908_909_ETC___d2930 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_96_933_934_ETC___d2955 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_104_956_95_ETC___d2978 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_112_980_98_ETC___d3002 &&
	     !bcam_pe_bcam_input_wire[120] &&
	     !bcam_pe_bcam_input_wire[121] &&
	     !bcam_pe_bcam_input_wire[122] &&
	     !bcam_pe_bcam_input_wire[123] &&
	     !bcam_pe_bcam_input_wire[124] &&
	     !bcam_pe_bcam_input_wire[125] &&
	     !bcam_pe_bcam_input_wire[126] &&
	     !bcam_pe_bcam_input_wire[127] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_64_838_839_ETC___d3780 =
	     NOT_bcam_pe_bcam_input_wire_646_BIT_64_838_839_ETC___d2860 &&
	     NOT_bcam_pe_bcam_input_wire_646_BIT_72_861_862_ETC___d2883 &&
	     (bcam_pe_bcam_input_wire_646_BIT_80_885_OR_bcam_ETC___d3498 ||
	      bcam_pe_bcam_input_wire_646_BIT_88_908_OR_bcam_ETC___d3505 ||
	      NOT_bcam_pe_bcam_input_wire_646_BIT_96_933_934_ETC___d2955 &&
	      NOT_bcam_pe_bcam_input_wire_646_BIT_104_956_95_ETC___d2978) ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_72_861_862_ETC___d2883 =
	     !bcam_pe_bcam_input_wire[72] && !bcam_pe_bcam_input_wire[73] &&
	     !bcam_pe_bcam_input_wire[74] &&
	     !bcam_pe_bcam_input_wire[75] &&
	     !bcam_pe_bcam_input_wire[76] &&
	     !bcam_pe_bcam_input_wire[77] &&
	     !bcam_pe_bcam_input_wire[78] &&
	     !bcam_pe_bcam_input_wire[79] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_80_885_886_ETC___d2907 =
	     !bcam_pe_bcam_input_wire[80] && !bcam_pe_bcam_input_wire[81] &&
	     !bcam_pe_bcam_input_wire[82] &&
	     !bcam_pe_bcam_input_wire[83] &&
	     !bcam_pe_bcam_input_wire[84] &&
	     !bcam_pe_bcam_input_wire[85] &&
	     !bcam_pe_bcam_input_wire[86] &&
	     !bcam_pe_bcam_input_wire[87] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_88_908_909_ETC___d2930 =
	     !bcam_pe_bcam_input_wire[88] && !bcam_pe_bcam_input_wire[89] &&
	     !bcam_pe_bcam_input_wire[90] &&
	     !bcam_pe_bcam_input_wire[91] &&
	     !bcam_pe_bcam_input_wire[92] &&
	     !bcam_pe_bcam_input_wire[93] &&
	     !bcam_pe_bcam_input_wire[94] &&
	     !bcam_pe_bcam_input_wire[95] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_8_670_671__ETC___d2692 =
	     !bcam_pe_bcam_input_wire[8] && !bcam_pe_bcam_input_wire[9] &&
	     !bcam_pe_bcam_input_wire[10] &&
	     !bcam_pe_bcam_input_wire[11] &&
	     !bcam_pe_bcam_input_wire[12] &&
	     !bcam_pe_bcam_input_wire[13] &&
	     !bcam_pe_bcam_input_wire[14] &&
	     !bcam_pe_bcam_input_wire[15] ;
  assign NOT_bcam_pe_bcam_input_wire_646_BIT_96_933_934_ETC___d2955 =
	     !bcam_pe_bcam_input_wire[96] && !bcam_pe_bcam_input_wire[97] &&
	     !bcam_pe_bcam_input_wire[98] &&
	     !bcam_pe_bcam_input_wire[99] &&
	     !bcam_pe_bcam_input_wire[100] &&
	     !bcam_pe_bcam_input_wire[101] &&
	     !bcam_pe_bcam_input_wire[102] &&
	     !bcam_pe_bcam_input_wire[103] ;
  assign _newIdx__h101184 =
	     bcam_cam9b_0_newPattMultiOccR ?
	       bcam_cam9b_0_newIdxR :
	       bcam_cam9b_0_vacFLocR ;
  assign _oldIdx__h101183 =
	     bcam_cam9b_0_oldPattMultiOccR ? bcam_cam9b_0_oldIdxR : 4'd0 ;
  assign bcam_cam9b_0_oldEqNewPattR_752_AND_bcam_cam9b__ETC___d1907 =
	     bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR ||
	     bcam_cam9b_0_newPattMultiOccR ||
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd0 ||
	      bcam_cam9b_0_ram9b_ram_0_indxram_0_ret_ifc_writeReqFifo_FULL_N) &&
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd1 ||
	      bcam_cam9b_0_ram9b_ram_0_indxram_1_ret_ifc_writeReqFifo_FULL_N) &&
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd2 ||
	      bcam_cam9b_0_ram9b_ram_0_indxram_2_ret_ifc_writeReqFifo_FULL_N) &&
	     (bcam_cam9b_0_wAddrHR[3:2] != 2'd3 ||
	      bcam_cam9b_0_ram9b_ram_0_indxram_3_ret_ifc_writeReqFifo_FULL_N) ;
  assign bcam_cam9b_0_oldEqNewPattR_752_AND_bcam_cam9b__ETC___d1909 =
	     bcam_cam9b_0_oldEqNewPattR_752_AND_bcam_cam9b__ETC___d1907 &&
	     (bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR ||
	      NOT_bcam_cam9b_0_wAddrHR_761_BITS_3_TO_2_762_E_ETC___d1842) ;
  assign bcam_cam9b_0_oldIdxR_742_EQ_15_953_AND_NOT_bca_ETC___d1963 =
	     { bcam_cam9b_0_oldIdxR == 4'd15 &
	       (!bcam_cam9b_0_oldPattMultiOccR && bcam_cam9b_0_oldPattVR),
	       bcam_cam9b_0_oldIdxR == 4'd14 &
	       (!bcam_cam9b_0_oldPattMultiOccR && bcam_cam9b_0_oldPattVR),
	       bcam_cam9b_0_oldIdxR == 4'd13 &
	       (!bcam_cam9b_0_oldPattMultiOccR && bcam_cam9b_0_oldPattVR),
	       bcam_cam9b_0_oldIdxR == 4'd12 &
	       (!bcam_cam9b_0_oldPattMultiOccR && bcam_cam9b_0_oldPattVR) } ;
  assign bcam_cam9b_0_oldIdxR_742_EQ_15_953_AND_NOT_bca_ETC___d1968 =
	     { bcam_cam9b_0_oldIdxR_742_EQ_15_953_AND_NOT_bca_ETC___d1963,
	       bcam_cam9b_0_oldIdxR == 4'd11 &
	       (!bcam_cam9b_0_oldPattMultiOccR && bcam_cam9b_0_oldPattVR),
	       bcam_cam9b_0_oldIdxR == 4'd10 &
	       (!bcam_cam9b_0_oldPattMultiOccR && bcam_cam9b_0_oldPattVR) } ;
  assign bcam_cam9b_0_oldIdxR_742_EQ_15_953_AND_NOT_bca_ETC___d1973 =
	     { bcam_cam9b_0_oldIdxR_742_EQ_15_953_AND_NOT_bca_ETC___d1968,
	       bcam_cam9b_0_oldIdxR == 4'd9 &
	       (!bcam_cam9b_0_oldPattMultiOccR && bcam_cam9b_0_oldPattVR),
	       bcam_cam9b_0_oldIdxR == 4'd8 &
	       (!bcam_cam9b_0_oldPattMultiOccR && bcam_cam9b_0_oldPattVR) } ;
  assign bcam_cam9b_0_oldIdxR_742_EQ_15_953_AND_NOT_bca_ETC___d1978 =
	     { bcam_cam9b_0_oldIdxR_742_EQ_15_953_AND_NOT_bca_ETC___d1973,
	       bcam_cam9b_0_oldIdxR == 4'd7 &
	       (!bcam_cam9b_0_oldPattMultiOccR && bcam_cam9b_0_oldPattVR),
	       bcam_cam9b_0_oldIdxR == 4'd6 &
	       (!bcam_cam9b_0_oldPattMultiOccR && bcam_cam9b_0_oldPattVR) } ;
  assign bcam_cam9b_0_oldIdxR_742_EQ_15_953_AND_NOT_bca_ETC___d1983 =
	     { bcam_cam9b_0_oldIdxR_742_EQ_15_953_AND_NOT_bca_ETC___d1978,
	       bcam_cam9b_0_oldIdxR == 4'd5 &
	       (!bcam_cam9b_0_oldPattMultiOccR && bcam_cam9b_0_oldPattVR),
	       bcam_cam9b_0_oldIdxR == 4'd4 &
	       (!bcam_cam9b_0_oldPattMultiOccR && bcam_cam9b_0_oldPattVR) } ;
  assign bcam_cam9b_0_oldIdxR_742_EQ_15_953_AND_NOT_bca_ETC___d1988 =
	     { bcam_cam9b_0_oldIdxR_742_EQ_15_953_AND_NOT_bca_ETC___d1983,
	       bcam_cam9b_0_oldIdxR == 4'd3 &
	       (!bcam_cam9b_0_oldPattMultiOccR && bcam_cam9b_0_oldPattVR),
	       bcam_cam9b_0_oldIdxR == 4'd2 &
	       (!bcam_cam9b_0_oldPattMultiOccR && bcam_cam9b_0_oldPattVR) } ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counte_ETC___d82 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_cnt +
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ?
		2'd1 :
		2'd0) -
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data0_1_whas ?
		2'd1 :
		2'd0) ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_count_ETC___d882 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_cnt +
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ?
		2'd1 :
		2'd0) -
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data0_1_whas ?
		2'd1 :
		2'd0) ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_respo_ETC___d1427 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_FULL_N ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_count_ETC___d962 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_cnt +
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ?
		2'd1 :
		2'd0) -
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data0_1_whas ?
		2'd1 :
		2'd0) ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_count_ETC___d1042 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_cnt +
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ?
		2'd1 :
		2'd0) -
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data0_1_whas ?
		2'd1 :
		2'd0) ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_count_ETC___d1122 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_cnt +
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ?
		2'd1 :
		2'd0) -
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data0_1_whas ?
		2'd1 :
		2'd0) ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_count_ETC___d1202 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_cnt +
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ?
		2'd1 :
		2'd0) -
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data0_1_whas ?
		2'd1 :
		2'd0) ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_count_ETC___d1282 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_cnt +
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ?
		2'd1 :
		2'd0) -
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data0_1_whas ?
		2'd1 :
		2'd0) ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counte_ETC___d162 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_cnt +
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ?
		2'd1 :
		2'd0) -
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data0_1_whas ?
		2'd1 :
		2'd0) ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counte_ETC___d242 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_cnt +
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ?
		2'd1 :
		2'd0) -
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data0_1_whas ?
		2'd1 :
		2'd0) ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counte_ETC___d322 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_cnt +
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ?
		2'd1 :
		2'd0) -
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data0_1_whas ?
		2'd1 :
		2'd0) ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counte_ETC___d402 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_cnt +
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ?
		2'd1 :
		2'd0) -
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data0_1_whas ?
		2'd1 :
		2'd0) ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_respon_ETC___d1433 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_EMPTY_N &&
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_respo_ETC___d1427 ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counte_ETC___d482 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_cnt +
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ?
		2'd1 :
		2'd0) -
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data0_1_whas ?
		2'd1 :
		2'd0) ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counte_ETC___d562 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_cnt +
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ?
		2'd1 :
		2'd0) -
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data0_1_whas ?
		2'd1 :
		2'd0) ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counte_ETC___d642 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_cnt +
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ?
		2'd1 :
		2'd0) -
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data0_1_whas ?
		2'd1 :
		2'd0) ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counte_ETC___d722 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_cnt +
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ?
		2'd1 :
		2'd0) -
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data0_1_whas ?
		2'd1 :
		2'd0) ;
  assign bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counte_ETC___d802 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_cnt +
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_inc_wire_whas ?
		2'd1 :
		2'd0) -
	     (bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data0_1_whas ?
		2'd1 :
		2'd0) ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2497 =
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[8:0] ==
	     bcam_cam9b_0_wPatt_bcam ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2500 =
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[18:10] ==
	     bcam_cam9b_0_wPatt_bcam ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2504 =
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[28:20] ==
	     bcam_cam9b_0_wPatt_bcam ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2507 =
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[38:30] ==
	     bcam_cam9b_0_wPatt_bcam ;
  assign bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2599 =
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[9] &&
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2497 ||
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[19] &&
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2500 ||
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[29] &&
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2504 ||
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[39] &&
	     bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2507 ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2512 =
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[8:0] ==
	     bcam_cam9b_0_wPatt_bcam ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2515 =
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[18:10] ==
	     bcam_cam9b_0_wPatt_bcam ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2519 =
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[28:20] ==
	     bcam_cam9b_0_wPatt_bcam ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2522 =
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[38:30] ==
	     bcam_cam9b_0_wPatt_bcam ;
  assign bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2566 =
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[9] &&
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2512 ||
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[19] &&
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2515 ||
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[29] &&
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2519 ||
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[39] &&
	     bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2522 ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2528 =
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[8:0] ==
	     bcam_cam9b_0_wPatt_bcam ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2531 =
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[18:10] ==
	     bcam_cam9b_0_wPatt_bcam ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2535 =
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[28:20] ==
	     bcam_cam9b_0_wPatt_bcam ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2538 =
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[38:30] ==
	     bcam_cam9b_0_wPatt_bcam ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2606 =
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[9] &&
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2528 ||
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[19] &&
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2531 ||
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[29] &&
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2535 ||
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[39] &&
	     bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2538 ;
  assign bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_i_no_ETC___d4112 =
	     bcam_cam9b_0_setRam_2_ret_ifc_readReqFifo_FULL_N &&
	     bcam_cam9b_0_setRam_3_ret_ifc_readReqFifo_FULL_N &&
	     bcam_cam9b_0_vacram_ret_ifc_readReqFifo_FULL_N &&
	     bcam_cam9b_0_idxRam_0_ret_ifc_readReqFifo_FULL_N &&
	     bcam_cam9b_0_idxRam_1_ret_ifc_readReqFifo_FULL_N &&
	     bcam_cam9b_0_idxRam_2_ret_ifc_readReqFifo_FULL_N &&
	     bcam_cam9b_0_idxRam_3_ret_ifc_readReqFifo_FULL_N ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2543 =
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[8:0] ==
	     bcam_cam9b_0_wPatt_bcam ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2546 =
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[18:10] ==
	     bcam_cam9b_0_wPatt_bcam ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2550 =
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[28:20] ==
	     bcam_cam9b_0_wPatt_bcam ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2553 =
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[38:30] ==
	     bcam_cam9b_0_wPatt_bcam ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2612 =
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[9] &&
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2543 ||
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[19] &&
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2546 ||
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[29] &&
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2550 ||
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[39] &&
	     bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2553 ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2617 =
	     { (bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[39] &&
		bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2553) |
	       bcam_cam9b_0_wAddr_bcam[3:0] == 4'd15,
	       (bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[29] &&
		bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2550) |
	       bcam_cam9b_0_wAddr_bcam[3:0] == 4'd14 } ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2620 =
	     { bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2617,
	       (bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[19] &&
		bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2546) |
	       bcam_cam9b_0_wAddr_bcam[3:0] == 4'd13,
	       (bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[9] &&
		bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2543) |
	       bcam_cam9b_0_wAddr_bcam[3:0] == 4'd12 } ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2623 =
	     { bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2620,
	       (bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[39] &&
		bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2538) |
	       bcam_cam9b_0_wAddr_bcam[3:0] == 4'd11,
	       (bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[29] &&
		bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2535) |
	       bcam_cam9b_0_wAddr_bcam[3:0] == 4'd10 } ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2626 =
	     { bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2623,
	       (bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[19] &&
		bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2531) |
	       bcam_cam9b_0_wAddr_bcam[3:0] == 4'd9,
	       (bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[9] &&
		bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2528) |
	       bcam_cam9b_0_wAddr_bcam[3:0] == 4'd8 } ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2629 =
	     { bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2626,
	       (bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[39] &&
		bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2522) |
	       bcam_cam9b_0_wAddr_bcam[3:0] == 4'd7,
	       (bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[29] &&
		bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2519) |
	       bcam_cam9b_0_wAddr_bcam[3:0] == 4'd6 } ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2632 =
	     { bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2629,
	       (bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[19] &&
		bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2515) |
	       bcam_cam9b_0_wAddr_bcam[3:0] == 4'd5,
	       (bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[9] &&
		bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2512) |
	       bcam_cam9b_0_wAddr_bcam[3:0] == 4'd4 } ;
  assign bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2635 =
	     { bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2632,
	       (bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[39] &&
		bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2507) |
	       bcam_cam9b_0_wAddr_bcam[3:0] == 4'd3,
	       (bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[29] &&
		bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2504) |
	       bcam_cam9b_0_wAddr_bcam[3:0] == 4'd2 } ;
  assign bcam_cam9b_0_wEnb_vacram_fifo_i_notFull__891_A_ETC___d1912 =
	     bcam_cam9b_0_wEnb_vacram_fifo_FULL_N &&
	     bcam_cam9b_0_wEnb_idxram_fifo_FULL_N &&
	     (bcam_cam9b_0_oldEqNewPattR && bcam_cam9b_0_oldPattVR ||
	      bcam_cam9b_0_newPattMultiOccR ||
	      bcam_cam9b_0_ram9b_ram_0_vldram_ret_ifc_writeReqFifo_FULL_N) &&
	     bcam_cam9b_0_oldEqNewPattR_752_AND_bcam_cam9b__ETC___d1909 ;
  assign bcam_pe_bcam_input_wire_646_BIT_0_647_OR_bcam__ETC___d3476 =
	     bcam_pe_bcam_input_wire[0] || bcam_pe_bcam_input_wire[1] ||
	     bcam_pe_bcam_input_wire[2] ||
	     bcam_pe_bcam_input_wire[3] ||
	     bcam_pe_bcam_input_wire[4] ||
	     bcam_pe_bcam_input_wire[5] ||
	     bcam_pe_bcam_input_wire[6] ||
	     bcam_pe_bcam_input_wire[7] ||
	     bcam_pe_bcam_input_wire[8] ||
	     bcam_pe_bcam_input_wire[9] ||
	     bcam_pe_bcam_input_wire[10] ||
	     bcam_pe_bcam_input_wire[11] ||
	     bcam_pe_bcam_input_wire[12] ||
	     bcam_pe_bcam_input_wire[13] ||
	     bcam_pe_bcam_input_wire[14] ||
	     bcam_pe_bcam_input_wire[15] ||
	     bcam_pe_bcam_input_wire_646_BIT_16_694_OR_bcam_ETC___d3435 ||
	     bcam_pe_bcam_input_wire_646_BIT_24_717_OR_bcam_ETC___d3442 ||
	     bcam_pe_bcam_input_wire[32] ||
	     bcam_pe_bcam_input_wire[33] ||
	     bcam_pe_bcam_input_wire[34] ||
	     bcam_pe_bcam_input_wire[35] ||
	     bcam_pe_bcam_input_wire[36] ||
	     bcam_pe_bcam_input_wire[37] ||
	     bcam_pe_bcam_input_wire[38] ||
	     bcam_pe_bcam_input_wire[39] ||
	     bcam_pe_bcam_input_wire[40] ||
	     bcam_pe_bcam_input_wire[41] ||
	     bcam_pe_bcam_input_wire[42] ||
	     bcam_pe_bcam_input_wire[43] ||
	     bcam_pe_bcam_input_wire[44] ||
	     bcam_pe_bcam_input_wire[45] ||
	     bcam_pe_bcam_input_wire[46] ||
	     bcam_pe_bcam_input_wire[47] ||
	     bcam_pe_bcam_input_wire[48] ||
	     bcam_pe_bcam_input_wire[49] ||
	     bcam_pe_bcam_input_wire[50] ||
	     bcam_pe_bcam_input_wire[51] ||
	     bcam_pe_bcam_input_wire[52] ||
	     bcam_pe_bcam_input_wire[53] ||
	     bcam_pe_bcam_input_wire[54] ||
	     bcam_pe_bcam_input_wire[55] ||
	     bcam_pe_bcam_input_wire[56] ||
	     bcam_pe_bcam_input_wire[57] ||
	     bcam_pe_bcam_input_wire[58] ||
	     bcam_pe_bcam_input_wire[59] ||
	     bcam_pe_bcam_input_wire[60] ||
	     bcam_pe_bcam_input_wire[61] ||
	     bcam_pe_bcam_input_wire[62] ||
	     bcam_pe_bcam_input_wire[63] ;
  assign bcam_pe_bcam_input_wire_646_BIT_128_030_OR_bca_ETC___d3603 =
	     bcam_pe_bcam_input_wire[128] || bcam_pe_bcam_input_wire[129] ||
	     bcam_pe_bcam_input_wire[130] ||
	     bcam_pe_bcam_input_wire[131] ||
	     bcam_pe_bcam_input_wire[132] ||
	     bcam_pe_bcam_input_wire[133] ||
	     bcam_pe_bcam_input_wire[134] ||
	     bcam_pe_bcam_input_wire[135] ||
	     bcam_pe_bcam_input_wire[136] ||
	     bcam_pe_bcam_input_wire[137] ||
	     bcam_pe_bcam_input_wire[138] ||
	     bcam_pe_bcam_input_wire[139] ||
	     bcam_pe_bcam_input_wire[140] ||
	     bcam_pe_bcam_input_wire[141] ||
	     bcam_pe_bcam_input_wire[142] ||
	     bcam_pe_bcam_input_wire[143] ||
	     bcam_pe_bcam_input_wire_646_BIT_144_077_OR_bca_ETC___d3562 ||
	     bcam_pe_bcam_input_wire_646_BIT_152_100_OR_bca_ETC___d3569 ||
	     bcam_pe_bcam_input_wire[160] ||
	     bcam_pe_bcam_input_wire[161] ||
	     bcam_pe_bcam_input_wire[162] ||
	     bcam_pe_bcam_input_wire[163] ||
	     bcam_pe_bcam_input_wire[164] ||
	     bcam_pe_bcam_input_wire[165] ||
	     bcam_pe_bcam_input_wire[166] ||
	     bcam_pe_bcam_input_wire[167] ||
	     bcam_pe_bcam_input_wire[168] ||
	     bcam_pe_bcam_input_wire[169] ||
	     bcam_pe_bcam_input_wire[170] ||
	     bcam_pe_bcam_input_wire[171] ||
	     bcam_pe_bcam_input_wire[172] ||
	     bcam_pe_bcam_input_wire[173] ||
	     bcam_pe_bcam_input_wire[174] ||
	     bcam_pe_bcam_input_wire[175] ||
	     bcam_pe_bcam_input_wire[176] ||
	     bcam_pe_bcam_input_wire[177] ||
	     bcam_pe_bcam_input_wire[178] ||
	     bcam_pe_bcam_input_wire[179] ||
	     bcam_pe_bcam_input_wire[180] ||
	     bcam_pe_bcam_input_wire[181] ||
	     bcam_pe_bcam_input_wire[182] ||
	     bcam_pe_bcam_input_wire[183] ||
	     bcam_pe_bcam_input_wire[184] ||
	     bcam_pe_bcam_input_wire[185] ||
	     bcam_pe_bcam_input_wire[186] ||
	     bcam_pe_bcam_input_wire[187] ||
	     bcam_pe_bcam_input_wire[188] ||
	     bcam_pe_bcam_input_wire[189] ||
	     bcam_pe_bcam_input_wire[190] ||
	     bcam_pe_bcam_input_wire[191] ;
  assign bcam_pe_bcam_input_wire_646_BIT_144_077_OR_bca_ETC___d3562 =
	     bcam_pe_bcam_input_wire[144] || bcam_pe_bcam_input_wire[145] ||
	     bcam_pe_bcam_input_wire[146] ||
	     bcam_pe_bcam_input_wire[147] ||
	     bcam_pe_bcam_input_wire[148] ||
	     bcam_pe_bcam_input_wire[149] ||
	     bcam_pe_bcam_input_wire[150] ||
	     bcam_pe_bcam_input_wire[151] ;
  assign bcam_pe_bcam_input_wire_646_BIT_152_100_OR_bca_ETC___d3569 =
	     bcam_pe_bcam_input_wire[152] || bcam_pe_bcam_input_wire[153] ||
	     bcam_pe_bcam_input_wire[154] ||
	     bcam_pe_bcam_input_wire[155] ||
	     bcam_pe_bcam_input_wire[156] ||
	     bcam_pe_bcam_input_wire[157] ||
	     bcam_pe_bcam_input_wire[158] ||
	     bcam_pe_bcam_input_wire[159] ;
  assign bcam_pe_bcam_input_wire_646_BIT_16_694_OR_bcam_ETC___d3435 =
	     bcam_pe_bcam_input_wire[16] || bcam_pe_bcam_input_wire[17] ||
	     bcam_pe_bcam_input_wire[18] ||
	     bcam_pe_bcam_input_wire[19] ||
	     bcam_pe_bcam_input_wire[20] ||
	     bcam_pe_bcam_input_wire[21] ||
	     bcam_pe_bcam_input_wire[22] ||
	     bcam_pe_bcam_input_wire[23] ;
  assign bcam_pe_bcam_input_wire_646_BIT_192_221_OR_bca_ETC___d3666 =
	     bcam_pe_bcam_input_wire[192] || bcam_pe_bcam_input_wire[193] ||
	     bcam_pe_bcam_input_wire[194] ||
	     bcam_pe_bcam_input_wire[195] ||
	     bcam_pe_bcam_input_wire[196] ||
	     bcam_pe_bcam_input_wire[197] ||
	     bcam_pe_bcam_input_wire[198] ||
	     bcam_pe_bcam_input_wire[199] ||
	     bcam_pe_bcam_input_wire[200] ||
	     bcam_pe_bcam_input_wire[201] ||
	     bcam_pe_bcam_input_wire[202] ||
	     bcam_pe_bcam_input_wire[203] ||
	     bcam_pe_bcam_input_wire[204] ||
	     bcam_pe_bcam_input_wire[205] ||
	     bcam_pe_bcam_input_wire[206] ||
	     bcam_pe_bcam_input_wire[207] ||
	     bcam_pe_bcam_input_wire_646_BIT_208_268_OR_bca_ETC___d3625 ||
	     bcam_pe_bcam_input_wire_646_BIT_216_291_OR_bca_ETC___d3632 ||
	     bcam_pe_bcam_input_wire[224] ||
	     bcam_pe_bcam_input_wire[225] ||
	     bcam_pe_bcam_input_wire[226] ||
	     bcam_pe_bcam_input_wire[227] ||
	     bcam_pe_bcam_input_wire[228] ||
	     bcam_pe_bcam_input_wire[229] ||
	     bcam_pe_bcam_input_wire[230] ||
	     bcam_pe_bcam_input_wire[231] ||
	     bcam_pe_bcam_input_wire[232] ||
	     bcam_pe_bcam_input_wire[233] ||
	     bcam_pe_bcam_input_wire[234] ||
	     bcam_pe_bcam_input_wire[235] ||
	     bcam_pe_bcam_input_wire[236] ||
	     bcam_pe_bcam_input_wire[237] ||
	     bcam_pe_bcam_input_wire[238] ||
	     bcam_pe_bcam_input_wire[239] ||
	     bcam_pe_bcam_input_wire[240] ||
	     bcam_pe_bcam_input_wire[241] ||
	     bcam_pe_bcam_input_wire[242] ||
	     bcam_pe_bcam_input_wire[243] ||
	     bcam_pe_bcam_input_wire[244] ||
	     bcam_pe_bcam_input_wire[245] ||
	     bcam_pe_bcam_input_wire[246] ||
	     bcam_pe_bcam_input_wire[247] ||
	     bcam_pe_bcam_input_wire[248] ||
	     bcam_pe_bcam_input_wire[249] ||
	     bcam_pe_bcam_input_wire[250] ||
	     bcam_pe_bcam_input_wire[251] ||
	     bcam_pe_bcam_input_wire[252] ||
	     bcam_pe_bcam_input_wire[253] ||
	     bcam_pe_bcam_input_wire[254] ||
	     bcam_pe_bcam_input_wire[255] ;
  assign bcam_pe_bcam_input_wire_646_BIT_208_268_OR_bca_ETC___d3625 =
	     bcam_pe_bcam_input_wire[208] || bcam_pe_bcam_input_wire[209] ||
	     bcam_pe_bcam_input_wire[210] ||
	     bcam_pe_bcam_input_wire[211] ||
	     bcam_pe_bcam_input_wire[212] ||
	     bcam_pe_bcam_input_wire[213] ||
	     bcam_pe_bcam_input_wire[214] ||
	     bcam_pe_bcam_input_wire[215] ;
  assign bcam_pe_bcam_input_wire_646_BIT_216_291_OR_bca_ETC___d3632 =
	     bcam_pe_bcam_input_wire[216] || bcam_pe_bcam_input_wire[217] ||
	     bcam_pe_bcam_input_wire[218] ||
	     bcam_pe_bcam_input_wire[219] ||
	     bcam_pe_bcam_input_wire[220] ||
	     bcam_pe_bcam_input_wire[221] ||
	     bcam_pe_bcam_input_wire[222] ||
	     bcam_pe_bcam_input_wire[223] ;
  assign bcam_pe_bcam_input_wire_646_BIT_24_717_OR_bcam_ETC___d3442 =
	     bcam_pe_bcam_input_wire[24] || bcam_pe_bcam_input_wire[25] ||
	     bcam_pe_bcam_input_wire[26] ||
	     bcam_pe_bcam_input_wire[27] ||
	     bcam_pe_bcam_input_wire[28] ||
	     bcam_pe_bcam_input_wire[29] ||
	     bcam_pe_bcam_input_wire[30] ||
	     bcam_pe_bcam_input_wire[31] ;
  assign bcam_pe_bcam_input_wire_646_BIT_64_838_OR_bcam_ETC___d3539 =
	     bcam_pe_bcam_input_wire[64] || bcam_pe_bcam_input_wire[65] ||
	     bcam_pe_bcam_input_wire[66] ||
	     bcam_pe_bcam_input_wire[67] ||
	     bcam_pe_bcam_input_wire[68] ||
	     bcam_pe_bcam_input_wire[69] ||
	     bcam_pe_bcam_input_wire[70] ||
	     bcam_pe_bcam_input_wire[71] ||
	     bcam_pe_bcam_input_wire[72] ||
	     bcam_pe_bcam_input_wire[73] ||
	     bcam_pe_bcam_input_wire[74] ||
	     bcam_pe_bcam_input_wire[75] ||
	     bcam_pe_bcam_input_wire[76] ||
	     bcam_pe_bcam_input_wire[77] ||
	     bcam_pe_bcam_input_wire[78] ||
	     bcam_pe_bcam_input_wire[79] ||
	     bcam_pe_bcam_input_wire_646_BIT_80_885_OR_bcam_ETC___d3498 ||
	     bcam_pe_bcam_input_wire_646_BIT_88_908_OR_bcam_ETC___d3505 ||
	     bcam_pe_bcam_input_wire[96] ||
	     bcam_pe_bcam_input_wire[97] ||
	     bcam_pe_bcam_input_wire[98] ||
	     bcam_pe_bcam_input_wire[99] ||
	     bcam_pe_bcam_input_wire[100] ||
	     bcam_pe_bcam_input_wire[101] ||
	     bcam_pe_bcam_input_wire[102] ||
	     bcam_pe_bcam_input_wire[103] ||
	     bcam_pe_bcam_input_wire[104] ||
	     bcam_pe_bcam_input_wire[105] ||
	     bcam_pe_bcam_input_wire[106] ||
	     bcam_pe_bcam_input_wire[107] ||
	     bcam_pe_bcam_input_wire[108] ||
	     bcam_pe_bcam_input_wire[109] ||
	     bcam_pe_bcam_input_wire[110] ||
	     bcam_pe_bcam_input_wire[111] ||
	     bcam_pe_bcam_input_wire[112] ||
	     bcam_pe_bcam_input_wire[113] ||
	     bcam_pe_bcam_input_wire[114] ||
	     bcam_pe_bcam_input_wire[115] ||
	     bcam_pe_bcam_input_wire[116] ||
	     bcam_pe_bcam_input_wire[117] ||
	     bcam_pe_bcam_input_wire[118] ||
	     bcam_pe_bcam_input_wire[119] ||
	     bcam_pe_bcam_input_wire[120] ||
	     bcam_pe_bcam_input_wire[121] ||
	     bcam_pe_bcam_input_wire[122] ||
	     bcam_pe_bcam_input_wire[123] ||
	     bcam_pe_bcam_input_wire[124] ||
	     bcam_pe_bcam_input_wire[125] ||
	     bcam_pe_bcam_input_wire[126] ||
	     bcam_pe_bcam_input_wire[127] ;
  assign bcam_pe_bcam_input_wire_646_BIT_80_885_OR_bcam_ETC___d3498 =
	     bcam_pe_bcam_input_wire[80] || bcam_pe_bcam_input_wire[81] ||
	     bcam_pe_bcam_input_wire[82] ||
	     bcam_pe_bcam_input_wire[83] ||
	     bcam_pe_bcam_input_wire[84] ||
	     bcam_pe_bcam_input_wire[85] ||
	     bcam_pe_bcam_input_wire[86] ||
	     bcam_pe_bcam_input_wire[87] ;
  assign bcam_pe_bcam_input_wire_646_BIT_88_908_OR_bcam_ETC___d3505 =
	     bcam_pe_bcam_input_wire[88] || bcam_pe_bcam_input_wire[89] ||
	     bcam_pe_bcam_input_wire[90] ||
	     bcam_pe_bcam_input_wire[91] ||
	     bcam_pe_bcam_input_wire[92] ||
	     bcam_pe_bcam_input_wire[93] ||
	     bcam_pe_bcam_input_wire[94] ||
	     bcam_pe_bcam_input_wire[95] ;
  assign bin__h118530 =
	     { !cVac__h113687[12] && !cVac__h113687[13],
	       !cVac__h113687[12] &&
	       (cVac__h113687[13] || !cVac__h113687[14]) } ;
  assign bin__h118876 =
	     { !cVac__h113687[8] && !cVac__h113687[9],
	       !cVac__h113687[8] &&
	       (cVac__h113687[9] || !cVac__h113687[10]) } ;
  assign bin__h119120 =
	     { !cVac__h113687[4] && !cVac__h113687[5],
	       !cVac__h113687[4] &&
	       (cVac__h113687[5] || !cVac__h113687[6]) } ;
  assign bin__h119364 =
	     { !cVac__h113687[0] && !cVac__h113687[1],
	       !cVac__h113687[0] &&
	       (cVac__h113687[1] || !cVac__h113687[2]) } ;
  assign bin__h169479 =
	     { (!bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[9] ||
		!bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2543) &&
	       (!bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[19] ||
		!bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_fir_ETC___d2546),
	       NOT_bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ETC___d2587 } ;
  assign bin__h173070 =
	     { (!bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[9] ||
		!bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2528) &&
	       (!bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[19] ||
		!bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_fir_ETC___d2531),
	       NOT_bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ETC___d2583 } ;
  assign bin__h173313 =
	     { (!bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[9] ||
		!bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2512) &&
	       (!bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[19] ||
		!bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2515),
	       NOT_bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ETC___d2579 } ;
  assign bin__h173556 =
	     { (!bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[9] ||
		!bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2497) &&
	       (!bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[19] ||
		!bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_fir_ETC___d2500),
	       NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2576 } ;
  assign bin__h180300 =
	     { !bcam_pe_bcam_input_wire[252] && !bcam_pe_bcam_input_wire[253],
	       !bcam_pe_bcam_input_wire[252] &&
	       (bcam_pe_bcam_input_wire[253] ||
		!bcam_pe_bcam_input_wire[254]) } ;
  assign bin__h180923 =
	     { !bcam_pe_bcam_input_wire[248] && !bcam_pe_bcam_input_wire[249],
	       !bcam_pe_bcam_input_wire[248] &&
	       (bcam_pe_bcam_input_wire[249] ||
		!bcam_pe_bcam_input_wire[250]) } ;
  assign bin__h181166 =
	     { !bcam_pe_bcam_input_wire[244] && !bcam_pe_bcam_input_wire[245],
	       !bcam_pe_bcam_input_wire[244] &&
	       (bcam_pe_bcam_input_wire[245] ||
		!bcam_pe_bcam_input_wire[246]) } ;
  assign bin__h181409 =
	     { !bcam_pe_bcam_input_wire[240] && !bcam_pe_bcam_input_wire[241],
	       !bcam_pe_bcam_input_wire[240] &&
	       (bcam_pe_bcam_input_wire[241] ||
		!bcam_pe_bcam_input_wire[242]) } ;
  assign bin__h182343 =
	     { !bcam_pe_bcam_input_wire[236] && !bcam_pe_bcam_input_wire[237],
	       !bcam_pe_bcam_input_wire[236] &&
	       (bcam_pe_bcam_input_wire[237] ||
		!bcam_pe_bcam_input_wire[238]) } ;
  assign bin__h182724 =
	     { !bcam_pe_bcam_input_wire[232] && !bcam_pe_bcam_input_wire[233],
	       !bcam_pe_bcam_input_wire[232] &&
	       (bcam_pe_bcam_input_wire[233] ||
		!bcam_pe_bcam_input_wire[234]) } ;
  assign bin__h182967 =
	     { !bcam_pe_bcam_input_wire[228] && !bcam_pe_bcam_input_wire[229],
	       !bcam_pe_bcam_input_wire[228] &&
	       (bcam_pe_bcam_input_wire[229] ||
		!bcam_pe_bcam_input_wire[230]) } ;
  assign bin__h183210 =
	     { !bcam_pe_bcam_input_wire[224] && !bcam_pe_bcam_input_wire[225],
	       !bcam_pe_bcam_input_wire[224] &&
	       (bcam_pe_bcam_input_wire[225] ||
		!bcam_pe_bcam_input_wire[226]) } ;
  assign bin__h184144 =
	     { !bcam_pe_bcam_input_wire[220] && !bcam_pe_bcam_input_wire[221],
	       !bcam_pe_bcam_input_wire[220] &&
	       (bcam_pe_bcam_input_wire[221] ||
		!bcam_pe_bcam_input_wire[222]) } ;
  assign bin__h184525 =
	     { !bcam_pe_bcam_input_wire[216] && !bcam_pe_bcam_input_wire[217],
	       !bcam_pe_bcam_input_wire[216] &&
	       (bcam_pe_bcam_input_wire[217] ||
		!bcam_pe_bcam_input_wire[218]) } ;
  assign bin__h184768 =
	     { !bcam_pe_bcam_input_wire[212] && !bcam_pe_bcam_input_wire[213],
	       !bcam_pe_bcam_input_wire[212] &&
	       (bcam_pe_bcam_input_wire[213] ||
		!bcam_pe_bcam_input_wire[214]) } ;
  assign bin__h185011 =
	     { !bcam_pe_bcam_input_wire[208] && !bcam_pe_bcam_input_wire[209],
	       !bcam_pe_bcam_input_wire[208] &&
	       (bcam_pe_bcam_input_wire[209] ||
		!bcam_pe_bcam_input_wire[210]) } ;
  assign bin__h185945 =
	     { !bcam_pe_bcam_input_wire[204] && !bcam_pe_bcam_input_wire[205],
	       !bcam_pe_bcam_input_wire[204] &&
	       (bcam_pe_bcam_input_wire[205] ||
		!bcam_pe_bcam_input_wire[206]) } ;
  assign bin__h186326 =
	     { !bcam_pe_bcam_input_wire[200] && !bcam_pe_bcam_input_wire[201],
	       !bcam_pe_bcam_input_wire[200] &&
	       (bcam_pe_bcam_input_wire[201] ||
		!bcam_pe_bcam_input_wire[202]) } ;
  assign bin__h186569 =
	     { !bcam_pe_bcam_input_wire[196] && !bcam_pe_bcam_input_wire[197],
	       !bcam_pe_bcam_input_wire[196] &&
	       (bcam_pe_bcam_input_wire[197] ||
		!bcam_pe_bcam_input_wire[198]) } ;
  assign bin__h186812 =
	     { !bcam_pe_bcam_input_wire[192] && !bcam_pe_bcam_input_wire[193],
	       !bcam_pe_bcam_input_wire[192] &&
	       (bcam_pe_bcam_input_wire[193] ||
		!bcam_pe_bcam_input_wire[194]) } ;
  assign bin__h188436 =
	     { !bcam_pe_bcam_input_wire[188] && !bcam_pe_bcam_input_wire[189],
	       !bcam_pe_bcam_input_wire[188] &&
	       (bcam_pe_bcam_input_wire[189] ||
		!bcam_pe_bcam_input_wire[190]) } ;
  assign bin__h188956 =
	     { !bcam_pe_bcam_input_wire[184] && !bcam_pe_bcam_input_wire[185],
	       !bcam_pe_bcam_input_wire[184] &&
	       (bcam_pe_bcam_input_wire[185] ||
		!bcam_pe_bcam_input_wire[186]) } ;
  assign bin__h189199 =
	     { !bcam_pe_bcam_input_wire[180] && !bcam_pe_bcam_input_wire[181],
	       !bcam_pe_bcam_input_wire[180] &&
	       (bcam_pe_bcam_input_wire[181] ||
		!bcam_pe_bcam_input_wire[182]) } ;
  assign bin__h189442 =
	     { !bcam_pe_bcam_input_wire[176] && !bcam_pe_bcam_input_wire[177],
	       !bcam_pe_bcam_input_wire[176] &&
	       (bcam_pe_bcam_input_wire[177] ||
		!bcam_pe_bcam_input_wire[178]) } ;
  assign bin__h190376 =
	     { !bcam_pe_bcam_input_wire[172] && !bcam_pe_bcam_input_wire[173],
	       !bcam_pe_bcam_input_wire[172] &&
	       (bcam_pe_bcam_input_wire[173] ||
		!bcam_pe_bcam_input_wire[174]) } ;
  assign bin__h190757 =
	     { !bcam_pe_bcam_input_wire[168] && !bcam_pe_bcam_input_wire[169],
	       !bcam_pe_bcam_input_wire[168] &&
	       (bcam_pe_bcam_input_wire[169] ||
		!bcam_pe_bcam_input_wire[170]) } ;
  assign bin__h191000 =
	     { !bcam_pe_bcam_input_wire[164] && !bcam_pe_bcam_input_wire[165],
	       !bcam_pe_bcam_input_wire[164] &&
	       (bcam_pe_bcam_input_wire[165] ||
		!bcam_pe_bcam_input_wire[166]) } ;
  assign bin__h191243 =
	     { !bcam_pe_bcam_input_wire[160] && !bcam_pe_bcam_input_wire[161],
	       !bcam_pe_bcam_input_wire[160] &&
	       (bcam_pe_bcam_input_wire[161] ||
		!bcam_pe_bcam_input_wire[162]) } ;
  assign bin__h192177 =
	     { !bcam_pe_bcam_input_wire[156] && !bcam_pe_bcam_input_wire[157],
	       !bcam_pe_bcam_input_wire[156] &&
	       (bcam_pe_bcam_input_wire[157] ||
		!bcam_pe_bcam_input_wire[158]) } ;
  assign bin__h192558 =
	     { !bcam_pe_bcam_input_wire[152] && !bcam_pe_bcam_input_wire[153],
	       !bcam_pe_bcam_input_wire[152] &&
	       (bcam_pe_bcam_input_wire[153] ||
		!bcam_pe_bcam_input_wire[154]) } ;
  assign bin__h192801 =
	     { !bcam_pe_bcam_input_wire[148] && !bcam_pe_bcam_input_wire[149],
	       !bcam_pe_bcam_input_wire[148] &&
	       (bcam_pe_bcam_input_wire[149] ||
		!bcam_pe_bcam_input_wire[150]) } ;
  assign bin__h193044 =
	     { !bcam_pe_bcam_input_wire[144] && !bcam_pe_bcam_input_wire[145],
	       !bcam_pe_bcam_input_wire[144] &&
	       (bcam_pe_bcam_input_wire[145] ||
		!bcam_pe_bcam_input_wire[146]) } ;
  assign bin__h193978 =
	     { !bcam_pe_bcam_input_wire[140] && !bcam_pe_bcam_input_wire[141],
	       !bcam_pe_bcam_input_wire[140] &&
	       (bcam_pe_bcam_input_wire[141] ||
		!bcam_pe_bcam_input_wire[142]) } ;
  assign bin__h194359 =
	     { !bcam_pe_bcam_input_wire[136] && !bcam_pe_bcam_input_wire[137],
	       !bcam_pe_bcam_input_wire[136] &&
	       (bcam_pe_bcam_input_wire[137] ||
		!bcam_pe_bcam_input_wire[138]) } ;
  assign bin__h194602 =
	     { !bcam_pe_bcam_input_wire[132] && !bcam_pe_bcam_input_wire[133],
	       !bcam_pe_bcam_input_wire[132] &&
	       (bcam_pe_bcam_input_wire[133] ||
		!bcam_pe_bcam_input_wire[134]) } ;
  assign bin__h194845 =
	     { !bcam_pe_bcam_input_wire[128] && !bcam_pe_bcam_input_wire[129],
	       !bcam_pe_bcam_input_wire[128] &&
	       (bcam_pe_bcam_input_wire[129] ||
		!bcam_pe_bcam_input_wire[130]) } ;
  assign bin__h196469 =
	     { !bcam_pe_bcam_input_wire[124] && !bcam_pe_bcam_input_wire[125],
	       !bcam_pe_bcam_input_wire[124] &&
	       (bcam_pe_bcam_input_wire[125] ||
		!bcam_pe_bcam_input_wire[126]) } ;
  assign bin__h196989 =
	     { !bcam_pe_bcam_input_wire[120] && !bcam_pe_bcam_input_wire[121],
	       !bcam_pe_bcam_input_wire[120] &&
	       (bcam_pe_bcam_input_wire[121] ||
		!bcam_pe_bcam_input_wire[122]) } ;
  assign bin__h197232 =
	     { !bcam_pe_bcam_input_wire[116] && !bcam_pe_bcam_input_wire[117],
	       !bcam_pe_bcam_input_wire[116] &&
	       (bcam_pe_bcam_input_wire[117] ||
		!bcam_pe_bcam_input_wire[118]) } ;
  assign bin__h197475 =
	     { !bcam_pe_bcam_input_wire[112] && !bcam_pe_bcam_input_wire[113],
	       !bcam_pe_bcam_input_wire[112] &&
	       (bcam_pe_bcam_input_wire[113] ||
		!bcam_pe_bcam_input_wire[114]) } ;
  assign bin__h198409 =
	     { !bcam_pe_bcam_input_wire[108] && !bcam_pe_bcam_input_wire[109],
	       !bcam_pe_bcam_input_wire[108] &&
	       (bcam_pe_bcam_input_wire[109] ||
		!bcam_pe_bcam_input_wire[110]) } ;
  assign bin__h198790 =
	     { !bcam_pe_bcam_input_wire[104] && !bcam_pe_bcam_input_wire[105],
	       !bcam_pe_bcam_input_wire[104] &&
	       (bcam_pe_bcam_input_wire[105] ||
		!bcam_pe_bcam_input_wire[106]) } ;
  assign bin__h199033 =
	     { !bcam_pe_bcam_input_wire[100] && !bcam_pe_bcam_input_wire[101],
	       !bcam_pe_bcam_input_wire[100] &&
	       (bcam_pe_bcam_input_wire[101] ||
		!bcam_pe_bcam_input_wire[102]) } ;
  assign bin__h199276 =
	     { !bcam_pe_bcam_input_wire[96] && !bcam_pe_bcam_input_wire[97],
	       !bcam_pe_bcam_input_wire[96] &&
	       (bcam_pe_bcam_input_wire[97] ||
		!bcam_pe_bcam_input_wire[98]) } ;
  assign bin__h200210 =
	     { !bcam_pe_bcam_input_wire[92] && !bcam_pe_bcam_input_wire[93],
	       !bcam_pe_bcam_input_wire[92] &&
	       (bcam_pe_bcam_input_wire[93] ||
		!bcam_pe_bcam_input_wire[94]) } ;
  assign bin__h200591 =
	     { !bcam_pe_bcam_input_wire[88] && !bcam_pe_bcam_input_wire[89],
	       !bcam_pe_bcam_input_wire[88] &&
	       (bcam_pe_bcam_input_wire[89] ||
		!bcam_pe_bcam_input_wire[90]) } ;
  assign bin__h200834 =
	     { !bcam_pe_bcam_input_wire[84] && !bcam_pe_bcam_input_wire[85],
	       !bcam_pe_bcam_input_wire[84] &&
	       (bcam_pe_bcam_input_wire[85] ||
		!bcam_pe_bcam_input_wire[86]) } ;
  assign bin__h201077 =
	     { !bcam_pe_bcam_input_wire[80] && !bcam_pe_bcam_input_wire[81],
	       !bcam_pe_bcam_input_wire[80] &&
	       (bcam_pe_bcam_input_wire[81] ||
		!bcam_pe_bcam_input_wire[82]) } ;
  assign bin__h202011 =
	     { !bcam_pe_bcam_input_wire[76] && !bcam_pe_bcam_input_wire[77],
	       !bcam_pe_bcam_input_wire[76] &&
	       (bcam_pe_bcam_input_wire[77] ||
		!bcam_pe_bcam_input_wire[78]) } ;
  assign bin__h202392 =
	     { !bcam_pe_bcam_input_wire[72] && !bcam_pe_bcam_input_wire[73],
	       !bcam_pe_bcam_input_wire[72] &&
	       (bcam_pe_bcam_input_wire[73] ||
		!bcam_pe_bcam_input_wire[74]) } ;
  assign bin__h202635 =
	     { !bcam_pe_bcam_input_wire[68] && !bcam_pe_bcam_input_wire[69],
	       !bcam_pe_bcam_input_wire[68] &&
	       (bcam_pe_bcam_input_wire[69] ||
		!bcam_pe_bcam_input_wire[70]) } ;
  assign bin__h202878 =
	     { !bcam_pe_bcam_input_wire[64] && !bcam_pe_bcam_input_wire[65],
	       !bcam_pe_bcam_input_wire[64] &&
	       (bcam_pe_bcam_input_wire[65] ||
		!bcam_pe_bcam_input_wire[66]) } ;
  assign bin__h204502 =
	     { !bcam_pe_bcam_input_wire[60] && !bcam_pe_bcam_input_wire[61],
	       !bcam_pe_bcam_input_wire[60] &&
	       (bcam_pe_bcam_input_wire[61] ||
		!bcam_pe_bcam_input_wire[62]) } ;
  assign bin__h205022 =
	     { !bcam_pe_bcam_input_wire[56] && !bcam_pe_bcam_input_wire[57],
	       !bcam_pe_bcam_input_wire[56] &&
	       (bcam_pe_bcam_input_wire[57] ||
		!bcam_pe_bcam_input_wire[58]) } ;
  assign bin__h205265 =
	     { !bcam_pe_bcam_input_wire[52] && !bcam_pe_bcam_input_wire[53],
	       !bcam_pe_bcam_input_wire[52] &&
	       (bcam_pe_bcam_input_wire[53] ||
		!bcam_pe_bcam_input_wire[54]) } ;
  assign bin__h205508 =
	     { !bcam_pe_bcam_input_wire[48] && !bcam_pe_bcam_input_wire[49],
	       !bcam_pe_bcam_input_wire[48] &&
	       (bcam_pe_bcam_input_wire[49] ||
		!bcam_pe_bcam_input_wire[50]) } ;
  assign bin__h206442 =
	     { !bcam_pe_bcam_input_wire[44] && !bcam_pe_bcam_input_wire[45],
	       !bcam_pe_bcam_input_wire[44] &&
	       (bcam_pe_bcam_input_wire[45] ||
		!bcam_pe_bcam_input_wire[46]) } ;
  assign bin__h206823 =
	     { !bcam_pe_bcam_input_wire[40] && !bcam_pe_bcam_input_wire[41],
	       !bcam_pe_bcam_input_wire[40] &&
	       (bcam_pe_bcam_input_wire[41] ||
		!bcam_pe_bcam_input_wire[42]) } ;
  assign bin__h207066 =
	     { !bcam_pe_bcam_input_wire[36] && !bcam_pe_bcam_input_wire[37],
	       !bcam_pe_bcam_input_wire[36] &&
	       (bcam_pe_bcam_input_wire[37] ||
		!bcam_pe_bcam_input_wire[38]) } ;
  assign bin__h207309 =
	     { !bcam_pe_bcam_input_wire[32] && !bcam_pe_bcam_input_wire[33],
	       !bcam_pe_bcam_input_wire[32] &&
	       (bcam_pe_bcam_input_wire[33] ||
		!bcam_pe_bcam_input_wire[34]) } ;
  assign bin__h208243 =
	     { !bcam_pe_bcam_input_wire[28] && !bcam_pe_bcam_input_wire[29],
	       !bcam_pe_bcam_input_wire[28] &&
	       (bcam_pe_bcam_input_wire[29] ||
		!bcam_pe_bcam_input_wire[30]) } ;
  assign bin__h208624 =
	     { !bcam_pe_bcam_input_wire[24] && !bcam_pe_bcam_input_wire[25],
	       !bcam_pe_bcam_input_wire[24] &&
	       (bcam_pe_bcam_input_wire[25] ||
		!bcam_pe_bcam_input_wire[26]) } ;
  assign bin__h208867 =
	     { !bcam_pe_bcam_input_wire[20] && !bcam_pe_bcam_input_wire[21],
	       !bcam_pe_bcam_input_wire[20] &&
	       (bcam_pe_bcam_input_wire[21] ||
		!bcam_pe_bcam_input_wire[22]) } ;
  assign bin__h209110 =
	     { !bcam_pe_bcam_input_wire[16] && !bcam_pe_bcam_input_wire[17],
	       !bcam_pe_bcam_input_wire[16] &&
	       (bcam_pe_bcam_input_wire[17] ||
		!bcam_pe_bcam_input_wire[18]) } ;
  assign bin__h210044 =
	     { !bcam_pe_bcam_input_wire[12] && !bcam_pe_bcam_input_wire[13],
	       !bcam_pe_bcam_input_wire[12] &&
	       (bcam_pe_bcam_input_wire[13] ||
		!bcam_pe_bcam_input_wire[14]) } ;
  assign bin__h210425 =
	     { !bcam_pe_bcam_input_wire[8] && !bcam_pe_bcam_input_wire[9],
	       !bcam_pe_bcam_input_wire[8] &&
	       (bcam_pe_bcam_input_wire[9] ||
		!bcam_pe_bcam_input_wire[10]) } ;
  assign bin__h210668 =
	     { !bcam_pe_bcam_input_wire[4] && !bcam_pe_bcam_input_wire[5],
	       !bcam_pe_bcam_input_wire[4] &&
	       (bcam_pe_bcam_input_wire[5] || !bcam_pe_bcam_input_wire[6]) } ;
  assign bin__h210911 =
	     { !bcam_pe_bcam_input_wire[0] && !bcam_pe_bcam_input_wire[1],
	       !bcam_pe_bcam_input_wire[0] &&
	       (bcam_pe_bcam_input_wire[1] || !bcam_pe_bcam_input_wire[2]) } ;
  assign cVac__h113687 = x__h113725 | y__h113726 ;
  assign data_pack26295_AND_INV_0xFFFFFFFFFFFFFFFE_SL_i_ETC__q26 =
	     (data_pack__h126295 & ~(64'hFFFFFFFFFFFFFFFE << i1__h128083)) >>
	     x__h128109 ;
  assign data_pack26295_AND_INV_0xFFFFFFFFFFFFFFFE_SL_i_ETC__q27 =
	     (data_pack__h126295 & ~(64'hFFFFFFFFFFFFFFFE << i1__h126323)) >>
	     x__h126349 ;
  assign data_pack__h126295 =
	     { bcam_cam9b_0_idxRam_3_ret_ifc_readDataFifo_D_OUT,
	       bcam_cam9b_0_idxRam_2_ret_ifc_readDataFifo_D_OUT,
	       bcam_cam9b_0_idxRam_1_ret_ifc_readDataFifo_D_OUT,
	       bcam_cam9b_0_idxRam_0_ret_ifc_readDataFifo_D_OUT } ;
  assign i1__h126323 = x__h126349 + 4'd4 ;
  assign i1__h128083 = x__h128109 + 4'd4 ;
  assign mIndcV__h60590 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_D_OUT &
	     {16{bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_OUT[0]}} ;
  assign mIndcV__h62722 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_D_OUT &
	     {16{bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_OUT[1]}} ;
  assign mIndcV__h64857 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_D_OUT &
	     {16{bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_OUT[2]}} ;
  assign mIndcV__h66993 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_D_OUT &
	     {16{bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_OUT[3]}} ;
  assign mIndcV__h69178 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_D_OUT &
	     {16{bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_OUT[4]}} ;
  assign mIndcV__h71314 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_D_OUT &
	     {16{bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_OUT[5]}} ;
  assign mIndcV__h73450 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_D_OUT &
	     {16{bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_OUT[6]}} ;
  assign mIndcV__h75586 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_D_OUT &
	     {16{bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_OUT[7]}} ;
  assign mIndcV__h77771 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_D_OUT &
	     {16{bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_OUT[8]}} ;
  assign mIndcV__h79907 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_D_OUT &
	     {16{bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_OUT[9]}} ;
  assign mIndcV__h82043 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_D_OUT &
	     {16{bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_OUT[10]}} ;
  assign mIndcV__h84179 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_D_OUT &
	     {16{bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_OUT[11]}} ;
  assign mIndcV__h86364 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_D_OUT &
	     {16{bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_OUT[12]}} ;
  assign mIndcV__h88500 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_D_OUT &
	     {16{bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_OUT[13]}} ;
  assign mIndcV__h90636 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_D_OUT &
	     {16{bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_OUT[14]}} ;
  assign mIndcV__h92772 =
	     bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_D_OUT &
	     {16{bcam_cam9b_0_ram9b_ram_0_iVld_fifo_D_OUT[15]}} ;
  assign n_wPatt__h101553 =
	     bcam_cam9b_0_oldPattVR ?
	       bcam_cam9b_0_oldPattR :
	       bcam_cam9b_0_wPatt_bcam ;
  assign out__h181703 =
	     { validOut__h181701,
	       SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_24_ETC___d4081 } ;
  assign out__h183504 =
	     { validOut__h183502,
	       SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_22_ETC___d4058 } ;
  assign out__h185305 =
	     { validOut__h185303,
	       SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_20_ETC___d4035 } ;
  assign out__h187106 =
	     { validOut__h187104,
	       SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_19_ETC___d4012 } ;
  assign out__h187238 =
	     { validOut__h187236,
	       SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d4085 } ;
  assign out__h189736 =
	     { validOut__h189734,
	       SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_17_ETC___d3978 } ;
  assign out__h191537 =
	     { validOut__h191535,
	       SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_16_ETC___d3955 } ;
  assign out__h193338 =
	     { validOut__h193336,
	       SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_14_ETC___d3932 } ;
  assign out__h195139 =
	     { validOut__h195137,
	       SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_12_ETC___d3909 } ;
  assign out__h195271 =
	     { validOut__h195269,
	       SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d3982 } ;
  assign out__h197769 =
	     { validOut__h197767,
	       SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_11_ETC___d3875 } ;
  assign out__h199570 =
	     { validOut__h199568,
	       SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_96_ETC___d3852 } ;
  assign out__h201371 =
	     { validOut__h201369,
	       SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_80_ETC___d3829 } ;
  assign out__h203172 =
	     { validOut__h203170,
	       SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_64_ETC___d3806 } ;
  assign out__h203304 =
	     { validOut__h203302,
	       SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d3879 } ;
  assign out__h205802 =
	     { validOut__h205800,
	       SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_48_ETC___d3772 } ;
  assign out__h207603 =
	     { validOut__h207601,
	       SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_32_ETC___d3749 } ;
  assign out__h209404 =
	     { validOut__h209402,
	       SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_16_ETC___d3726 } ;
  assign out__h211205 =
	     { validOut__h211203,
	       SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_0__ETC___d3703 } ;
  assign out__h211337 =
	     { validOut__h211335,
	       SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d3776 } ;
  assign validOut__h119657 =
	     { !cVac__h113687[0] && !cVac__h113687[1] && !cVac__h113687[2] &&
	       !cVac__h113687[3] &&
	       !cVac__h113687[4] &&
	       !cVac__h113687[5] &&
	       !cVac__h113687[6] &&
	       !cVac__h113687[7],
	       !cVac__h113687[0] && !cVac__h113687[1] && !cVac__h113687[2] &&
	       !cVac__h113687[3] &&
	       (cVac__h113687[4] || cVac__h113687[5] || cVac__h113687[6] ||
		cVac__h113687[7] ||
		!cVac__h113687[8] && !cVac__h113687[9] &&
		!cVac__h113687[10] &&
		!cVac__h113687[11]) } ;
  assign validOut__h173848 =
	     { NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2511 &&
	       NOT_bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ETC___d2526,
	       NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2511 &&
	       (bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_fir_ETC___d2566 ||
		NOT_bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ETC___d2542) } ;
  assign validOut__h181701 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_240_363_36_ETC___d3385,
	       !bcam_pe_bcam_input_wire[240] &&
	       !bcam_pe_bcam_input_wire[241] &&
	       !bcam_pe_bcam_input_wire[242] &&
	       !bcam_pe_bcam_input_wire[243] &&
	       (bcam_pe_bcam_input_wire[244] ||
		bcam_pe_bcam_input_wire[245] ||
		bcam_pe_bcam_input_wire[246] ||
		bcam_pe_bcam_input_wire[247] ||
		!bcam_pe_bcam_input_wire[248] &&
		!bcam_pe_bcam_input_wire[249] &&
		!bcam_pe_bcam_input_wire[250] &&
		!bcam_pe_bcam_input_wire[251]) } ;
  assign validOut__h183502 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_224_316_31_ETC___d3338,
	       !bcam_pe_bcam_input_wire[224] &&
	       !bcam_pe_bcam_input_wire[225] &&
	       !bcam_pe_bcam_input_wire[226] &&
	       !bcam_pe_bcam_input_wire[227] &&
	       (bcam_pe_bcam_input_wire[228] ||
		bcam_pe_bcam_input_wire[229] ||
		bcam_pe_bcam_input_wire[230] ||
		bcam_pe_bcam_input_wire[231] ||
		!bcam_pe_bcam_input_wire[232] &&
		!bcam_pe_bcam_input_wire[233] &&
		!bcam_pe_bcam_input_wire[234] &&
		!bcam_pe_bcam_input_wire[235]) } ;
  assign validOut__h185303 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_208_268_26_ETC___d3290,
	       !bcam_pe_bcam_input_wire[208] &&
	       !bcam_pe_bcam_input_wire[209] &&
	       !bcam_pe_bcam_input_wire[210] &&
	       !bcam_pe_bcam_input_wire[211] &&
	       (bcam_pe_bcam_input_wire[212] ||
		bcam_pe_bcam_input_wire[213] ||
		bcam_pe_bcam_input_wire[214] ||
		bcam_pe_bcam_input_wire[215] ||
		!bcam_pe_bcam_input_wire[216] &&
		!bcam_pe_bcam_input_wire[217] &&
		!bcam_pe_bcam_input_wire[218] &&
		!bcam_pe_bcam_input_wire[219]) } ;
  assign validOut__h187104 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_192_221_22_ETC___d3243,
	       !bcam_pe_bcam_input_wire[192] &&
	       !bcam_pe_bcam_input_wire[193] &&
	       !bcam_pe_bcam_input_wire[194] &&
	       !bcam_pe_bcam_input_wire[195] &&
	       (bcam_pe_bcam_input_wire[196] ||
		bcam_pe_bcam_input_wire[197] ||
		bcam_pe_bcam_input_wire[198] ||
		bcam_pe_bcam_input_wire[199] ||
		!bcam_pe_bcam_input_wire[200] &&
		!bcam_pe_bcam_input_wire[201] &&
		!bcam_pe_bcam_input_wire[202] &&
		!bcam_pe_bcam_input_wire[203]) } ;
  assign validOut__h187236 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_192_221_22_ETC___d3243 &&
	       NOT_bcam_pe_bcam_input_wire_646_BIT_200_244_24_ETC___d3266 &&
	       NOT_bcam_pe_bcam_input_wire_646_BIT_208_268_26_ETC___d3290 &&
	       NOT_bcam_pe_bcam_input_wire_646_BIT_216_291_29_ETC___d3313,
	       NOT_bcam_pe_bcam_input_wire_646_BIT_192_221_22_ETC___d3986 } ;
  assign validOut__h189734 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_176_172_17_ETC___d3194,
	       !bcam_pe_bcam_input_wire[176] &&
	       !bcam_pe_bcam_input_wire[177] &&
	       !bcam_pe_bcam_input_wire[178] &&
	       !bcam_pe_bcam_input_wire[179] &&
	       (bcam_pe_bcam_input_wire[180] ||
		bcam_pe_bcam_input_wire[181] ||
		bcam_pe_bcam_input_wire[182] ||
		bcam_pe_bcam_input_wire[183] ||
		!bcam_pe_bcam_input_wire[184] &&
		!bcam_pe_bcam_input_wire[185] &&
		!bcam_pe_bcam_input_wire[186] &&
		!bcam_pe_bcam_input_wire[187]) } ;
  assign validOut__h191535 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_160_125_12_ETC___d3147,
	       !bcam_pe_bcam_input_wire[160] &&
	       !bcam_pe_bcam_input_wire[161] &&
	       !bcam_pe_bcam_input_wire[162] &&
	       !bcam_pe_bcam_input_wire[163] &&
	       (bcam_pe_bcam_input_wire[164] ||
		bcam_pe_bcam_input_wire[165] ||
		bcam_pe_bcam_input_wire[166] ||
		bcam_pe_bcam_input_wire[167] ||
		!bcam_pe_bcam_input_wire[168] &&
		!bcam_pe_bcam_input_wire[169] &&
		!bcam_pe_bcam_input_wire[170] &&
		!bcam_pe_bcam_input_wire[171]) } ;
  assign validOut__h193336 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_144_077_07_ETC___d3099,
	       !bcam_pe_bcam_input_wire[144] &&
	       !bcam_pe_bcam_input_wire[145] &&
	       !bcam_pe_bcam_input_wire[146] &&
	       !bcam_pe_bcam_input_wire[147] &&
	       (bcam_pe_bcam_input_wire[148] ||
		bcam_pe_bcam_input_wire[149] ||
		bcam_pe_bcam_input_wire[150] ||
		bcam_pe_bcam_input_wire[151] ||
		!bcam_pe_bcam_input_wire[152] &&
		!bcam_pe_bcam_input_wire[153] &&
		!bcam_pe_bcam_input_wire[154] &&
		!bcam_pe_bcam_input_wire[155]) } ;
  assign validOut__h195137 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_128_030_03_ETC___d3052,
	       !bcam_pe_bcam_input_wire[128] &&
	       !bcam_pe_bcam_input_wire[129] &&
	       !bcam_pe_bcam_input_wire[130] &&
	       !bcam_pe_bcam_input_wire[131] &&
	       (bcam_pe_bcam_input_wire[132] ||
		bcam_pe_bcam_input_wire[133] ||
		bcam_pe_bcam_input_wire[134] ||
		bcam_pe_bcam_input_wire[135] ||
		!bcam_pe_bcam_input_wire[136] &&
		!bcam_pe_bcam_input_wire[137] &&
		!bcam_pe_bcam_input_wire[138] &&
		!bcam_pe_bcam_input_wire[139]) } ;
  assign validOut__h195269 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_128_030_03_ETC___d3052 &&
	       NOT_bcam_pe_bcam_input_wire_646_BIT_136_053_05_ETC___d3075 &&
	       NOT_bcam_pe_bcam_input_wire_646_BIT_144_077_07_ETC___d3099 &&
	       NOT_bcam_pe_bcam_input_wire_646_BIT_152_100_10_ETC___d3122,
	       NOT_bcam_pe_bcam_input_wire_646_BIT_128_030_03_ETC___d3883 } ;
  assign validOut__h197767 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_112_980_98_ETC___d3002,
	       !bcam_pe_bcam_input_wire[112] &&
	       !bcam_pe_bcam_input_wire[113] &&
	       !bcam_pe_bcam_input_wire[114] &&
	       !bcam_pe_bcam_input_wire[115] &&
	       (bcam_pe_bcam_input_wire[116] ||
		bcam_pe_bcam_input_wire[117] ||
		bcam_pe_bcam_input_wire[118] ||
		bcam_pe_bcam_input_wire[119] ||
		!bcam_pe_bcam_input_wire[120] &&
		!bcam_pe_bcam_input_wire[121] &&
		!bcam_pe_bcam_input_wire[122] &&
		!bcam_pe_bcam_input_wire[123]) } ;
  assign validOut__h199568 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_96_933_934_ETC___d2955,
	       !bcam_pe_bcam_input_wire[96] && !bcam_pe_bcam_input_wire[97] &&
	       !bcam_pe_bcam_input_wire[98] &&
	       !bcam_pe_bcam_input_wire[99] &&
	       (bcam_pe_bcam_input_wire[100] ||
		bcam_pe_bcam_input_wire[101] ||
		bcam_pe_bcam_input_wire[102] ||
		bcam_pe_bcam_input_wire[103] ||
		!bcam_pe_bcam_input_wire[104] &&
		!bcam_pe_bcam_input_wire[105] &&
		!bcam_pe_bcam_input_wire[106] &&
		!bcam_pe_bcam_input_wire[107]) } ;
  assign validOut__h201369 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_80_885_886_ETC___d2907,
	       !bcam_pe_bcam_input_wire[80] && !bcam_pe_bcam_input_wire[81] &&
	       !bcam_pe_bcam_input_wire[82] &&
	       !bcam_pe_bcam_input_wire[83] &&
	       (bcam_pe_bcam_input_wire[84] || bcam_pe_bcam_input_wire[85] ||
		bcam_pe_bcam_input_wire[86] ||
		bcam_pe_bcam_input_wire[87] ||
		!bcam_pe_bcam_input_wire[88] &&
		!bcam_pe_bcam_input_wire[89] &&
		!bcam_pe_bcam_input_wire[90] &&
		!bcam_pe_bcam_input_wire[91]) } ;
  assign validOut__h203170 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_64_838_839_ETC___d2860,
	       !bcam_pe_bcam_input_wire[64] && !bcam_pe_bcam_input_wire[65] &&
	       !bcam_pe_bcam_input_wire[66] &&
	       !bcam_pe_bcam_input_wire[67] &&
	       (bcam_pe_bcam_input_wire[68] || bcam_pe_bcam_input_wire[69] ||
		bcam_pe_bcam_input_wire[70] ||
		bcam_pe_bcam_input_wire[71] ||
		!bcam_pe_bcam_input_wire[72] &&
		!bcam_pe_bcam_input_wire[73] &&
		!bcam_pe_bcam_input_wire[74] &&
		!bcam_pe_bcam_input_wire[75]) } ;
  assign validOut__h203302 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_64_838_839_ETC___d2860 &&
	       NOT_bcam_pe_bcam_input_wire_646_BIT_72_861_862_ETC___d2883 &&
	       NOT_bcam_pe_bcam_input_wire_646_BIT_80_885_886_ETC___d2907 &&
	       NOT_bcam_pe_bcam_input_wire_646_BIT_88_908_909_ETC___d2930,
	       NOT_bcam_pe_bcam_input_wire_646_BIT_64_838_839_ETC___d3780 } ;
  assign validOut__h205800 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_48_789_790_ETC___d2811,
	       !bcam_pe_bcam_input_wire[48] && !bcam_pe_bcam_input_wire[49] &&
	       !bcam_pe_bcam_input_wire[50] &&
	       !bcam_pe_bcam_input_wire[51] &&
	       (bcam_pe_bcam_input_wire[52] || bcam_pe_bcam_input_wire[53] ||
		bcam_pe_bcam_input_wire[54] ||
		bcam_pe_bcam_input_wire[55] ||
		!bcam_pe_bcam_input_wire[56] &&
		!bcam_pe_bcam_input_wire[57] &&
		!bcam_pe_bcam_input_wire[58] &&
		!bcam_pe_bcam_input_wire[59]) } ;
  assign validOut__h207601 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_32_742_743_ETC___d2764,
	       !bcam_pe_bcam_input_wire[32] && !bcam_pe_bcam_input_wire[33] &&
	       !bcam_pe_bcam_input_wire[34] &&
	       !bcam_pe_bcam_input_wire[35] &&
	       (bcam_pe_bcam_input_wire[36] || bcam_pe_bcam_input_wire[37] ||
		bcam_pe_bcam_input_wire[38] ||
		bcam_pe_bcam_input_wire[39] ||
		!bcam_pe_bcam_input_wire[40] &&
		!bcam_pe_bcam_input_wire[41] &&
		!bcam_pe_bcam_input_wire[42] &&
		!bcam_pe_bcam_input_wire[43]) } ;
  assign validOut__h209402 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_16_694_695_ETC___d2716,
	       !bcam_pe_bcam_input_wire[16] && !bcam_pe_bcam_input_wire[17] &&
	       !bcam_pe_bcam_input_wire[18] &&
	       !bcam_pe_bcam_input_wire[19] &&
	       (bcam_pe_bcam_input_wire[20] || bcam_pe_bcam_input_wire[21] ||
		bcam_pe_bcam_input_wire[22] ||
		bcam_pe_bcam_input_wire[23] ||
		!bcam_pe_bcam_input_wire[24] &&
		!bcam_pe_bcam_input_wire[25] &&
		!bcam_pe_bcam_input_wire[26] &&
		!bcam_pe_bcam_input_wire[27]) } ;
  assign validOut__h211203 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_0_647_648__ETC___d2669,
	       !bcam_pe_bcam_input_wire[0] && !bcam_pe_bcam_input_wire[1] &&
	       !bcam_pe_bcam_input_wire[2] &&
	       !bcam_pe_bcam_input_wire[3] &&
	       (bcam_pe_bcam_input_wire[4] || bcam_pe_bcam_input_wire[5] ||
		bcam_pe_bcam_input_wire[6] ||
		bcam_pe_bcam_input_wire[7] ||
		!bcam_pe_bcam_input_wire[8] && !bcam_pe_bcam_input_wire[9] &&
		!bcam_pe_bcam_input_wire[10] &&
		!bcam_pe_bcam_input_wire[11]) } ;
  assign validOut__h211335 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_0_647_648__ETC___d2669 &&
	       NOT_bcam_pe_bcam_input_wire_646_BIT_8_670_671__ETC___d2692 &&
	       NOT_bcam_pe_bcam_input_wire_646_BIT_16_694_695_ETC___d2716 &&
	       NOT_bcam_pe_bcam_input_wire_646_BIT_24_717_718_ETC___d2739,
	       NOT_bcam_pe_bcam_input_wire_646_BIT_0_647_648__ETC___d3677 } ;
  assign validOut__h211467 =
	     { NOT_bcam_pe_bcam_input_wire_646_BIT_0_647_648__ETC___d2837 &&
	       NOT_bcam_pe_bcam_input_wire_646_BIT_64_838_839_ETC___d3028,
	       NOT_bcam_pe_bcam_input_wire_646_BIT_0_647_648__ETC___d2837 &&
	       (bcam_pe_bcam_input_wire_646_BIT_64_838_OR_bcam_ETC___d3539 ||
		NOT_bcam_pe_bcam_input_wire_646_BIT_128_030_03_ETC___d3220) } ;
  assign value__h211513 =
	     { validOut__h211467,
	       SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d4089 } ;
  assign x__h101718 = { n_wPatt__h101553, bcam_cam9b_0_wAddrHR } ;
  assign x__h107651 = { bcam_cam9b_0_wPatt_bcam, bcam_cam9b_0_wAddrHR } ;
  assign x__h107929 = { bcam_cam9b_0_wPatt_bcam, bcam_cam9b_0_wAddrHR[1:0] } ;
  assign x__h113725 = ~bcam_cam9b_0_vacram_ret_ifc_readDataFifo_D_OUT ;
  assign x__h121487 = ~x__h121505 ;
  assign x__h121505 = bcam_cam9b_0_cVacR & y__h121506 ;
  assign x__h126349 = { bcam_cam9b_0_wAddr_bcam[1:0], 2'd0 } ;
  assign x__h128109 =
	     { IF_bcam_cam9b_0_newPattOccFLoc_wirewhas_THEN__ETC__q25[1:0],
	       2'd0 } ;
  assign x__h134059 =
	     { bcam_cam9b_0_wAddr_bcam[7:4], bcam_cam9b_0_wAddr_bcam[1:0] } ;
  assign x__h134801 = { 1'd1, bcam_cam9b_0_wPatt_bcam } ;
  assign x__h135384 =
	     { NOT_bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ETC___d2295 &&
	       bcam_cam9b_0_wAddr_bcam[3:0] != 4'd15,
	       NOT_bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ETC___d2308 &&
	       bcam_cam9b_0_wAddr_bcam[3:0] != 4'd14,
	       NOT_bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ETC___d2321 &&
	       bcam_cam9b_0_wAddr_bcam[3:0] != 4'd13,
	       NOT_bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ETC___d2333 &&
	       bcam_cam9b_0_wAddr_bcam[3:0] != 4'd12,
	       NOT_bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ETC___d2348 &&
	       bcam_cam9b_0_wAddr_bcam[3:0] != 4'd11,
	       NOT_bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ETC___d2360 &&
	       bcam_cam9b_0_wAddr_bcam[3:0] != 4'd10,
	       NOT_bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ETC___d2373 &&
	       bcam_cam9b_0_wAddr_bcam[3:0] != 4'd9,
	       NOT_bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ETC___d2385 &&
	       bcam_cam9b_0_wAddr_bcam[3:0] != 4'd8,
	       NOT_bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ETC___d2398 &&
	       bcam_cam9b_0_wAddr_bcam[3:0] != 4'd7,
	       NOT_bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ETC___d2410 &&
	       bcam_cam9b_0_wAddr_bcam[3:0] != 4'd6,
	       NOT_bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ETC___d2423 &&
	       bcam_cam9b_0_wAddr_bcam[3:0] != 4'd5,
	       NOT_bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ETC___d2435 &&
	       bcam_cam9b_0_wAddr_bcam[3:0] != 4'd4,
	       NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2448 &&
	       bcam_cam9b_0_wAddr_bcam[3:0] != 4'd3,
	       NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2460 &&
	       bcam_cam9b_0_wAddr_bcam[3:0] != 4'd2,
	       NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2473 &&
	       bcam_cam9b_0_wAddr_bcam[3:0] != 4'd1,
	       NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2485 &&
	       bcam_cam9b_0_wAddr_bcam[3:0] != 4'd0 } ;
  assign x_wget__h2090 =
	     (NOT_bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_ETC___d2511 &&
	      NOT_bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_ETC___d2526 &&
	      NOT_bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_ETC___d2542 &&
	      NOT_bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_ETC___d2557) ?
	       4'd0 :
	       { validOut__h173848,
		 SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2590 } ;
  assign y__h113726 =
	     { bcam_cam9b_0_oldIdxR_742_EQ_15_953_AND_NOT_bca_ETC___d1988,
	       bcam_cam9b_0_oldIdxR == 4'd1 &
	       (!bcam_cam9b_0_oldPattMultiOccR && bcam_cam9b_0_oldPattVR),
	       bcam_cam9b_0_oldIdxR == 4'd0 &
	       (!bcam_cam9b_0_oldPattMultiOccR && bcam_cam9b_0_oldPattVR) } ;
  assign y__h121506 =
	     { ~(bcam_cam9b_0_vacFLocR == 4'd15) |
	       bcam_cam9b_0_newPattMultiOccR,
	       ~(bcam_cam9b_0_vacFLocR == 4'd14) |
	       bcam_cam9b_0_newPattMultiOccR,
	       ~(bcam_cam9b_0_vacFLocR == 4'd13) |
	       bcam_cam9b_0_newPattMultiOccR,
	       ~(bcam_cam9b_0_vacFLocR == 4'd12) |
	       bcam_cam9b_0_newPattMultiOccR,
	       ~(bcam_cam9b_0_vacFLocR == 4'd11) |
	       bcam_cam9b_0_newPattMultiOccR,
	       ~(bcam_cam9b_0_vacFLocR == 4'd10) |
	       bcam_cam9b_0_newPattMultiOccR,
	       ~(bcam_cam9b_0_vacFLocR == 4'd9) |
	       bcam_cam9b_0_newPattMultiOccR,
	       ~(bcam_cam9b_0_vacFLocR == 4'd8) |
	       bcam_cam9b_0_newPattMultiOccR,
	       ~(bcam_cam9b_0_vacFLocR == 4'd7) |
	       bcam_cam9b_0_newPattMultiOccR,
	       ~(bcam_cam9b_0_vacFLocR == 4'd6) |
	       bcam_cam9b_0_newPattMultiOccR,
	       ~(bcam_cam9b_0_vacFLocR == 4'd5) |
	       bcam_cam9b_0_newPattMultiOccR,
	       ~(bcam_cam9b_0_vacFLocR == 4'd4) |
	       bcam_cam9b_0_newPattMultiOccR,
	       ~(bcam_cam9b_0_vacFLocR == 4'd3) |
	       bcam_cam9b_0_newPattMultiOccR,
	       ~(bcam_cam9b_0_vacFLocR == 4'd2) |
	       bcam_cam9b_0_newPattMultiOccR,
	       ~(bcam_cam9b_0_vacFLocR == 4'd1) |
	       bcam_cam9b_0_newPattMultiOccR,
	       ~(bcam_cam9b_0_vacFLocR == 4'd0) |
	       bcam_cam9b_0_newPattMultiOccR } ;
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q1 =
	      bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[8:0];
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q1 =
	      bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[18:10];
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q1 =
	      bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[28:20];
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q1 =
	      bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[38:30];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q2 =
	      bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[8:0];
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q2 =
	      bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[18:10];
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q2 =
	      bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[28:20];
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q2 =
	      bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[38:30];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q3 =
	      bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[8:0];
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q3 =
	      bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[18:10];
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q3 =
	      bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[28:20];
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q3 =
	      bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[38:30];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q4 =
	      bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[8:0];
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q4 =
	      bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[18:10];
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q4 =
	      bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[28:20];
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q4 =
	      bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[38:30];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q1 or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q2 or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q3 or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q4)
  begin
    case (bcam_cam9b_0_wAddr_bcam[3:2])
      2'd0:
	  y__h143167 = CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q1;
      2'd1:
	  y__h143167 = CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q2;
      2'd2:
	  y__h143167 = CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q3;
      2'd3:
	  y__h143167 = CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q4;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222 =
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[9];
      2'd1:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222 =
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[19];
      2'd2:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222 =
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[29];
      2'd3:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222 =
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233 =
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[9];
      2'd1:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233 =
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[19];
      2'd2:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233 =
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[29];
      2'd3:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233 =
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244 =
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[9];
      2'd1:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244 =
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[19];
      2'd2:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244 =
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[29];
      2'd3:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244 =
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q5 =
	      bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[9];
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q5 =
	      bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[19];
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q5 =
	      bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[29];
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q5 =
	      bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q6 =
	      bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[9];
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q6 =
	      bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[19];
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q6 =
	      bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[29];
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q6 =
	      bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q7 =
	      bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[9];
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q7 =
	      bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[19];
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q7 =
	      bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[29];
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q7 =
	      bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q8 =
	      bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[9];
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q8 =
	      bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[19];
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q8 =
	      bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[29];
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q8 =
	      bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q5 or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q6 or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q7 or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q8)
  begin
    case (bcam_cam9b_0_wAddr_bcam[3:2])
      2'd0:
	  SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q5;
      2'd1:
	  SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q6;
      2'd2:
	  SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q7;
      2'd3:
	  SEL_ARR_SEL_ARR_bcam_cam9b_0_setRam_0_ret_ifc__ETC___d2265 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_bca_ETC__q8;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q9 =
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[9];
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q9 =
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[19];
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q9 =
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[29];
      2'd3: CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q9 = 1'd1;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244 or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q9)
  begin
    case (bcam_cam9b_0_wAddr_bcam[3:2])
      2'd0:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2254 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222;
      2'd1:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2254 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233;
      2'd2:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2254 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244;
      2'd3:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2254 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q9;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q10 =
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[9];
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q10 =
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[19];
      2'd2: CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q10 = 1'd1;
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q10 =
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244 or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q10)
  begin
    case (bcam_cam9b_0_wAddr_bcam[3:2])
      2'd0:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2303 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222;
      2'd1:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2303 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233;
      2'd2:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2303 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244;
      2'd3:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2303 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q10;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q11 =
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[9];
      2'd1: CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q11 = 1'd1;
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q11 =
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[29];
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q11 =
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244 or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q11)
  begin
    case (bcam_cam9b_0_wAddr_bcam[3:2])
      2'd0:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2316 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222;
      2'd1:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2316 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233;
      2'd2:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2316 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244;
      2'd3:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2316 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q11;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0: CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q12 = 1'd1;
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q12 =
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[19];
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q12 =
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[29];
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q12 =
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244 or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q12)
  begin
    case (bcam_cam9b_0_wAddr_bcam[3:2])
      2'd0:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2328 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222;
      2'd1:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2328 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233;
      2'd2:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2328 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244;
      2'd3:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2328 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q12;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341 =
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[9];
      2'd1:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341 =
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[19];
      2'd2:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341 =
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[29];
      2'd3:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341 =
	      !bcam_cam9b_0_setRam_3_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q13 =
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[9];
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q13 =
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[19];
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q13 =
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[29];
      2'd3: CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q13 = 1'd1;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233 or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q13 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341)
  begin
    case (bcam_cam9b_0_wAddr_bcam[3:2])
      2'd0:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2343 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222;
      2'd1:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2343 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233;
      2'd2:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2343 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q13;
      2'd3:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2343 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q14 =
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[9];
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q14 =
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[19];
      2'd2: CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q14 = 1'd1;
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q14 =
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233 or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q14 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341)
  begin
    case (bcam_cam9b_0_wAddr_bcam[3:2])
      2'd0:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2355 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222;
      2'd1:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2355 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233;
      2'd2:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2355 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q14;
      2'd3:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2355 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q15 =
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[9];
      2'd1: CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q15 = 1'd1;
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q15 =
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[29];
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q15 =
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233 or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q15 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341)
  begin
    case (bcam_cam9b_0_wAddr_bcam[3:2])
      2'd0:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2368 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222;
      2'd1:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2368 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233;
      2'd2:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2368 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q15;
      2'd3:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2368 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0: CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q16 = 1'd1;
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q16 =
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[19];
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q16 =
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[29];
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q16 =
	      !bcam_cam9b_0_setRam_2_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233 or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q16 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341)
  begin
    case (bcam_cam9b_0_wAddr_bcam[3:2])
      2'd0:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2380 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222;
      2'd1:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2380 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233;
      2'd2:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2380 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q16;
      2'd3:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2380 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q17 =
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[9];
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q17 =
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[19];
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q17 =
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[29];
      2'd3: CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q17 = 1'd1;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222 or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q17 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341)
  begin
    case (bcam_cam9b_0_wAddr_bcam[3:2])
      2'd0:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2393 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222;
      2'd1:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2393 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q17;
      2'd2:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2393 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244;
      2'd3:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2393 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q18 =
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[9];
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q18 =
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[19];
      2'd2: CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q18 = 1'd1;
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q18 =
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222 or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q18 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341)
  begin
    case (bcam_cam9b_0_wAddr_bcam[3:2])
      2'd0:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2405 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222;
      2'd1:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2405 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q18;
      2'd2:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2405 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244;
      2'd3:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2405 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q19 =
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[9];
      2'd1: CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q19 = 1'd1;
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q19 =
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[29];
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q19 =
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222 or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q19 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341)
  begin
    case (bcam_cam9b_0_wAddr_bcam[3:2])
      2'd0:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2418 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222;
      2'd1:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2418 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q19;
      2'd2:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2418 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244;
      2'd3:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2418 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0: CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q20 = 1'd1;
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q20 =
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[19];
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q20 =
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[29];
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q20 =
	      !bcam_cam9b_0_setRam_1_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222 or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q20 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341)
  begin
    case (bcam_cam9b_0_wAddr_bcam[3:2])
      2'd0:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2430 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222;
      2'd1:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2430 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q20;
      2'd2:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2430 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244;
      2'd3:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2430 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q21 =
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[9];
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q21 =
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[19];
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q21 =
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[29];
      2'd3: CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q21 = 1'd1;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q21 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341)
  begin
    case (bcam_cam9b_0_wAddr_bcam[3:2])
      2'd0:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2443 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q21;
      2'd1:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2443 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233;
      2'd2:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2443 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244;
      2'd3:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2443 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q22 =
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[9];
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q22 =
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[19];
      2'd2: CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q22 = 1'd1;
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q22 =
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q22 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341)
  begin
    case (bcam_cam9b_0_wAddr_bcam[3:2])
      2'd0:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2455 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q22;
      2'd1:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2455 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233;
      2'd2:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2455 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244;
      2'd3:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2455 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q23 =
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[9];
      2'd1: CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q23 = 1'd1;
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q23 =
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[29];
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q23 =
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q23 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341)
  begin
    case (bcam_cam9b_0_wAddr_bcam[3:2])
      2'd0:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2468 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_NOT_ETC__q23;
      2'd1:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2468 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233;
      2'd2:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2468 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244;
      2'd3:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2468 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT)
  begin
    case (bcam_cam9b_0_wAddr_bcam[1:0])
      2'd0: CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q24 = 1'd1;
      2'd1:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q24 =
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[19];
      2'd2:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q24 =
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[29];
      2'd3:
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q24 =
	      !bcam_cam9b_0_setRam_0_ret_ifc_readDataFifo_D_OUT[39];
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q24 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341)
  begin
    case (bcam_cam9b_0_wAddr_bcam[3:2])
      2'd0:
	  SEL_ARR_SEL_ARR_1_NOT_bcam_cam9b_0_setRam_0_re_ETC___d2480 =
	      CASE_bcam_cam9b_0_wAddr_bcam_BITS_1_TO_0_0_1_1_ETC__q24;
      2'd1:
	  SEL_ARR_SEL_ARR_1_NOT_bcam_cam9b_0_setRam_0_re_ETC___d2480 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233;
      2'd2:
	  SEL_ARR_SEL_ARR_1_NOT_bcam_cam9b_0_setRam_0_re_ETC___d2480 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244;
      2'd3:
	  SEL_ARR_SEL_ARR_1_NOT_bcam_cam9b_0_setRam_0_re_ETC___d2480 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341;
    endcase
  end
  always@(bcam_cam9b_0_wAddr_bcam or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244 or
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341)
  begin
    case (bcam_cam9b_0_wAddr_bcam[3:2])
      2'd0:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2491 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2222;
      2'd1:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2491 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_1_ret_ifc_read_ETC___d2233;
      2'd2:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2491 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_2_ret_ifc_read_ETC___d2244;
      2'd3:
	  SEL_ARR_SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret__ETC___d2491 =
	      SEL_ARR_NOT_bcam_cam9b_0_setRam_3_ret_ifc_read_ETC___d2341;
    endcase
  end
  always@(validOut__h203170 or
	  bin__h202878 or bin__h202635 or bin__h202392 or bin__h202011)
  begin
    case (validOut__h203170)
      2'd0:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_64_ETC___d3806 =
	      bin__h202878;
      2'd1:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_64_ETC___d3806 =
	      bin__h202635;
      2'd2:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_64_ETC___d3806 =
	      bin__h202392;
      2'd3:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_64_ETC___d3806 =
	      bin__h202011;
    endcase
  end
  always@(validOut__h211203 or
	  bin__h210911 or bin__h210668 or bin__h210425 or bin__h210044)
  begin
    case (validOut__h211203)
      2'd0:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_0__ETC___d3703 =
	      bin__h210911;
      2'd1:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_0__ETC___d3703 =
	      bin__h210668;
      2'd2:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_0__ETC___d3703 =
	      bin__h210425;
      2'd3:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_0__ETC___d3703 =
	      bin__h210044;
    endcase
  end
  always@(validOut__h201369 or
	  bin__h201077 or bin__h200834 or bin__h200591 or bin__h200210)
  begin
    case (validOut__h201369)
      2'd0:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_80_ETC___d3829 =
	      bin__h201077;
      2'd1:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_80_ETC___d3829 =
	      bin__h200834;
      2'd2:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_80_ETC___d3829 =
	      bin__h200591;
      2'd3:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_80_ETC___d3829 =
	      bin__h200210;
    endcase
  end
  always@(validOut__h199568 or
	  bin__h199276 or bin__h199033 or bin__h198790 or bin__h198409)
  begin
    case (validOut__h199568)
      2'd0:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_96_ETC___d3852 =
	      bin__h199276;
      2'd1:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_96_ETC___d3852 =
	      bin__h199033;
      2'd2:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_96_ETC___d3852 =
	      bin__h198790;
      2'd3:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_96_ETC___d3852 =
	      bin__h198409;
    endcase
  end
  always@(validOut__h197767 or
	  bin__h197475 or bin__h197232 or bin__h196989 or bin__h196469)
  begin
    case (validOut__h197767)
      2'd0:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_11_ETC___d3875 =
	      bin__h197475;
      2'd1:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_11_ETC___d3875 =
	      bin__h197232;
      2'd2:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_11_ETC___d3875 =
	      bin__h196989;
      2'd3:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_11_ETC___d3875 =
	      bin__h196469;
    endcase
  end
  always@(validOut__h209402 or
	  bin__h209110 or bin__h208867 or bin__h208624 or bin__h208243)
  begin
    case (validOut__h209402)
      2'd0:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_16_ETC___d3726 =
	      bin__h209110;
      2'd1:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_16_ETC___d3726 =
	      bin__h208867;
      2'd2:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_16_ETC___d3726 =
	      bin__h208624;
      2'd3:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_16_ETC___d3726 =
	      bin__h208243;
    endcase
  end
  always@(validOut__h207601 or
	  bin__h207309 or bin__h207066 or bin__h206823 or bin__h206442)
  begin
    case (validOut__h207601)
      2'd0:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_32_ETC___d3749 =
	      bin__h207309;
      2'd1:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_32_ETC___d3749 =
	      bin__h207066;
      2'd2:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_32_ETC___d3749 =
	      bin__h206823;
      2'd3:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_32_ETC___d3749 =
	      bin__h206442;
    endcase
  end
  always@(validOut__h205800 or
	  bin__h205508 or bin__h205265 or bin__h205022 or bin__h204502)
  begin
    case (validOut__h205800)
      2'd0:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_48_ETC___d3772 =
	      bin__h205508;
      2'd1:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_48_ETC___d3772 =
	      bin__h205265;
      2'd2:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_48_ETC___d3772 =
	      bin__h205022;
      2'd3:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_48_ETC___d3772 =
	      bin__h204502;
    endcase
  end
  always@(validOut__h195137 or
	  bin__h194845 or bin__h194602 or bin__h194359 or bin__h193978)
  begin
    case (validOut__h195137)
      2'd0:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_12_ETC___d3909 =
	      bin__h194845;
      2'd1:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_12_ETC___d3909 =
	      bin__h194602;
      2'd2:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_12_ETC___d3909 =
	      bin__h194359;
      2'd3:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_12_ETC___d3909 =
	      bin__h193978;
    endcase
  end
  always@(validOut__h193336 or
	  bin__h193044 or bin__h192801 or bin__h192558 or bin__h192177)
  begin
    case (validOut__h193336)
      2'd0:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_14_ETC___d3932 =
	      bin__h193044;
      2'd1:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_14_ETC___d3932 =
	      bin__h192801;
      2'd2:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_14_ETC___d3932 =
	      bin__h192558;
      2'd3:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_14_ETC___d3932 =
	      bin__h192177;
    endcase
  end
  always@(validOut__h191535 or
	  bin__h191243 or bin__h191000 or bin__h190757 or bin__h190376)
  begin
    case (validOut__h191535)
      2'd0:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_16_ETC___d3955 =
	      bin__h191243;
      2'd1:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_16_ETC___d3955 =
	      bin__h191000;
      2'd2:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_16_ETC___d3955 =
	      bin__h190757;
      2'd3:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_16_ETC___d3955 =
	      bin__h190376;
    endcase
  end
  always@(validOut__h189734 or
	  bin__h189442 or bin__h189199 or bin__h188956 or bin__h188436)
  begin
    case (validOut__h189734)
      2'd0:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_17_ETC___d3978 =
	      bin__h189442;
      2'd1:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_17_ETC___d3978 =
	      bin__h189199;
      2'd2:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_17_ETC___d3978 =
	      bin__h188956;
      2'd3:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_17_ETC___d3978 =
	      bin__h188436;
    endcase
  end
  always@(validOut__h187104 or
	  bin__h186812 or bin__h186569 or bin__h186326 or bin__h185945)
  begin
    case (validOut__h187104)
      2'd0:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_19_ETC___d4012 =
	      bin__h186812;
      2'd1:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_19_ETC___d4012 =
	      bin__h186569;
      2'd2:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_19_ETC___d4012 =
	      bin__h186326;
      2'd3:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_19_ETC___d4012 =
	      bin__h185945;
    endcase
  end
  always@(validOut__h183502 or
	  bin__h183210 or bin__h182967 or bin__h182724 or bin__h182343)
  begin
    case (validOut__h183502)
      2'd0:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_22_ETC___d4058 =
	      bin__h183210;
      2'd1:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_22_ETC___d4058 =
	      bin__h182967;
      2'd2:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_22_ETC___d4058 =
	      bin__h182724;
      2'd3:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_22_ETC___d4058 =
	      bin__h182343;
    endcase
  end
  always@(validOut__h185303 or
	  bin__h185011 or bin__h184768 or bin__h184525 or bin__h184144)
  begin
    case (validOut__h185303)
      2'd0:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_20_ETC___d4035 =
	      bin__h185011;
      2'd1:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_20_ETC___d4035 =
	      bin__h184768;
      2'd2:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_20_ETC___d4035 =
	      bin__h184525;
      2'd3:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_20_ETC___d4035 =
	      bin__h184144;
    endcase
  end
  always@(validOut__h181701 or
	  bin__h181409 or bin__h181166 or bin__h180923 or bin__h180300)
  begin
    case (validOut__h181701)
      2'd0:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_24_ETC___d4081 =
	      bin__h181409;
      2'd1:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_24_ETC___d4081 =
	      bin__h181166;
      2'd2:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_24_ETC___d4081 =
	      bin__h180923;
      2'd3:
	  SEL_ARR_NOT_bcam_pe_bcam_input_wire_646_BIT_24_ETC___d4081 =
	      bin__h180300;
    endcase
  end
  always@(validOut__h119657 or
	  bin__h119364 or bin__h119120 or bin__h118876 or bin__h118530)
  begin
    case (validOut__h119657)
      2'd0:
	  SEL_ARR_NOT_INV_bcam_cam9b_0_vacram_ret_ifc_re_ETC___d2065 =
	      bin__h119364;
      2'd1:
	  SEL_ARR_NOT_INV_bcam_cam9b_0_vacram_ret_ifc_re_ETC___d2065 =
	      bin__h119120;
      2'd2:
	  SEL_ARR_NOT_INV_bcam_cam9b_0_vacram_ret_ifc_re_ETC___d2065 =
	      bin__h118876;
      2'd3:
	  SEL_ARR_NOT_INV_bcam_cam9b_0_vacram_ret_ifc_re_ETC___d2065 =
	      bin__h118530;
    endcase
  end
  always@(validOut__h173848 or
	  bin__h173556 or bin__h173313 or bin__h173070 or bin__h169479)
  begin
    case (validOut__h173848)
      2'd0:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2590 =
	      bin__h173556;
      2'd1:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2590 =
	      bin__h173313;
      2'd2:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2590 =
	      bin__h173070;
      2'd3:
	  SEL_ARR_NOT_bcam_cam9b_0_setRam_0_ret_ifc_read_ETC___d2590 =
	      bin__h169479;
    endcase
  end
  always@(validOut__h195269 or
	  out__h195139 or out__h193338 or out__h191537 or out__h189736)
  begin
    case (validOut__h195269)
      2'd0:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d3982 =
	      out__h195139;
      2'd1:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d3982 =
	      out__h193338;
      2'd2:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d3982 =
	      out__h191537;
      2'd3:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d3982 =
	      out__h189736;
    endcase
  end
  always@(validOut__h187236 or
	  out__h187106 or out__h185305 or out__h183504 or out__h181703)
  begin
    case (validOut__h187236)
      2'd0:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d4085 =
	      out__h187106;
      2'd1:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d4085 =
	      out__h185305;
      2'd2:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d4085 =
	      out__h183504;
      2'd3:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d4085 =
	      out__h181703;
    endcase
  end
  always@(validOut__h203302 or
	  out__h203172 or out__h201371 or out__h199570 or out__h197769)
  begin
    case (validOut__h203302)
      2'd0:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d3879 =
	      out__h203172;
      2'd1:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d3879 =
	      out__h201371;
      2'd2:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d3879 =
	      out__h199570;
      2'd3:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d3879 =
	      out__h197769;
    endcase
  end
  always@(validOut__h211335 or
	  out__h211205 or out__h209404 or out__h207603 or out__h205802)
  begin
    case (validOut__h211335)
      2'd0:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d3776 =
	      out__h211205;
      2'd1:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d3776 =
	      out__h209404;
      2'd2:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d3776 =
	      out__h207603;
      2'd3:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d3776 =
	      out__h205802;
    endcase
  end
  always@(validOut__h211467 or
	  out__h211337 or out__h203304 or out__h195271 or out__h187238)
  begin
    case (validOut__h211467)
      2'd0:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d4089 =
	      out__h211337;
      2'd1:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d4089 =
	      out__h203304;
      2'd2:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d4089 =
	      out__h195271;
      2'd3:
	  SEL_ARR_IF_NOT_bcam_pe_bcam_input_wire_646_BIT_ETC___d4089 =
	      out__h187238;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        bcam_cam9b_0_cVacR <= `BSV_ASSIGNMENT_DELAY 16'd65535;
	bcam_cam9b_0_curr_state <= `BSV_ASSIGNMENT_DELAY 2'd0;
	bcam_cam9b_0_cycle <= `BSV_ASSIGNMENT_DELAY 32'd0;
	bcam_cam9b_0_newIdxR <= `BSV_ASSIGNMENT_DELAY 4'd0;
	bcam_cam9b_0_newPattMultiOccR <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bcam_cam9b_0_oldEqNewPattR <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bcam_cam9b_0_oldIdxR <= `BSV_ASSIGNMENT_DELAY 4'd0;
	bcam_cam9b_0_oldNewbPattWrR <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bcam_cam9b_0_oldPattMultiOccR <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bcam_cam9b_0_oldPattR <= `BSV_ASSIGNMENT_DELAY 9'd0;
	bcam_cam9b_0_oldPattVR <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bcam_cam9b_0_ram9b_cycle <= `BSV_ASSIGNMENT_DELAY 32'd0;
	bcam_cam9b_0_ram9b_ram_0_cycle <= `BSV_ASSIGNMENT_DELAY 32'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	    2'd2;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	    18'd43690;
	bcam_cam9b_0_vacFLocR <= `BSV_ASSIGNMENT_DELAY 4'd0;
	bcam_cam9b_0_wAddrHR <= `BSV_ASSIGNMENT_DELAY 4'd0;
	bcam_cam9b_0_wAddr_bcam <= `BSV_ASSIGNMENT_DELAY 8'd0;
	bcam_cam9b_0_wAddr_indcR <= `BSV_ASSIGNMENT_DELAY 4'd0;
	bcam_cam9b_0_wIndcR <= `BSV_ASSIGNMENT_DELAY 16'd0;
	bcam_cam9b_0_wIndxR <= `BSV_ASSIGNMENT_DELAY 4'd0;
	bcam_cam9b_0_wPatt_bcam <= `BSV_ASSIGNMENT_DELAY 9'd0;
	bcam_cycle <= `BSV_ASSIGNMENT_DELAY 32'd0;
	bcam_pe_bcam_input_wire <= `BSV_ASSIGNMENT_DELAY 256'd0;
      end
    else
      begin
        if (bcam_cam9b_0_cVacR_EN)
	  bcam_cam9b_0_cVacR <= `BSV_ASSIGNMENT_DELAY bcam_cam9b_0_cVacR_D_IN;
	if (bcam_cam9b_0_curr_state_EN)
	  bcam_cam9b_0_curr_state <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_curr_state_D_IN;
	if (bcam_cam9b_0_cycle_EN)
	  bcam_cam9b_0_cycle <= `BSV_ASSIGNMENT_DELAY bcam_cam9b_0_cycle_D_IN;
	if (bcam_cam9b_0_newIdxR_EN)
	  bcam_cam9b_0_newIdxR <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_newIdxR_D_IN;
	if (bcam_cam9b_0_newPattMultiOccR_EN)
	  bcam_cam9b_0_newPattMultiOccR <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_newPattMultiOccR_D_IN;
	if (bcam_cam9b_0_oldEqNewPattR_EN)
	  bcam_cam9b_0_oldEqNewPattR <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_oldEqNewPattR_D_IN;
	if (bcam_cam9b_0_oldIdxR_EN)
	  bcam_cam9b_0_oldIdxR <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_oldIdxR_D_IN;
	if (bcam_cam9b_0_oldNewbPattWrR_EN)
	  bcam_cam9b_0_oldNewbPattWrR <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_oldNewbPattWrR_D_IN;
	if (bcam_cam9b_0_oldPattMultiOccR_EN)
	  bcam_cam9b_0_oldPattMultiOccR <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_oldPattMultiOccR_D_IN;
	if (bcam_cam9b_0_oldPattR_EN)
	  bcam_cam9b_0_oldPattR <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_oldPattR_D_IN;
	if (bcam_cam9b_0_oldPattVR_EN)
	  bcam_cam9b_0_oldPattVR <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_oldPattVR_D_IN;
	if (bcam_cam9b_0_ram9b_cycle_EN)
	  bcam_cam9b_0_ram9b_cycle <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_cycle_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_cycle_EN)
	  bcam_cam9b_0_ram9b_ram_0_cycle <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_cycle_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_cycles_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_cycles_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_cycles_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_cycles_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_cycles_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_cycles_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_cycles_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_cycles_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_cycles_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_cycles_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_cycles_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_cycles_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_cycles_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_cycles_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_cycles_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_cycles_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_cycles_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_cycles_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_cycles_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_cycles_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_cycles_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_cycles_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_cycles_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_cycles_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_cycles_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_cycles_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_cycles_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_cycles_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_cycles_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_cycles_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_cnt_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_cnt <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_cnt_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_positive_reg_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_positive_reg_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_cycles_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_cycles <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_cycles_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_1_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_0_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_0 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_0_D_IN;
	if (bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_1_EN)
	  bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_1 <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_1_D_IN;
	if (bcam_cam9b_0_vacFLocR_EN)
	  bcam_cam9b_0_vacFLocR <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_vacFLocR_D_IN;
	if (bcam_cam9b_0_wAddrHR_EN)
	  bcam_cam9b_0_wAddrHR <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_wAddrHR_D_IN;
	if (bcam_cam9b_0_wAddr_bcam_EN)
	  bcam_cam9b_0_wAddr_bcam <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_wAddr_bcam_D_IN;
	if (bcam_cam9b_0_wAddr_indcR_EN)
	  bcam_cam9b_0_wAddr_indcR <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_wAddr_indcR_D_IN;
	if (bcam_cam9b_0_wIndcR_EN)
	  bcam_cam9b_0_wIndcR <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_wIndcR_D_IN;
	if (bcam_cam9b_0_wIndxR_EN)
	  bcam_cam9b_0_wIndxR <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_wIndxR_D_IN;
	if (bcam_cam9b_0_wPatt_bcam_EN)
	  bcam_cam9b_0_wPatt_bcam <= `BSV_ASSIGNMENT_DELAY
	      bcam_cam9b_0_wPatt_bcam_D_IN;
	if (bcam_cycle_EN)
	  bcam_cycle <= `BSV_ASSIGNMENT_DELAY bcam_cycle_D_IN;
	if (bcam_pe_bcam_input_wire_EN)
	  bcam_pe_bcam_input_wire <= `BSV_ASSIGNMENT_DELAY
	      bcam_pe_bcam_input_wire_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    bcam_cam9b_0_cVacR = 16'hAAAA;
    bcam_cam9b_0_curr_state = 2'h2;
    bcam_cam9b_0_cycle = 32'hAAAAAAAA;
    bcam_cam9b_0_newIdxR = 4'hA;
    bcam_cam9b_0_newPattMultiOccR = 1'h0;
    bcam_cam9b_0_oldEqNewPattR = 1'h0;
    bcam_cam9b_0_oldIdxR = 4'hA;
    bcam_cam9b_0_oldNewbPattWrR = 1'h0;
    bcam_cam9b_0_oldPattMultiOccR = 1'h0;
    bcam_cam9b_0_oldPattR = 9'h0AA;
    bcam_cam9b_0_oldPattVR = 1'h0;
    bcam_cam9b_0_ram9b_cycle = 32'hAAAAAAAA;
    bcam_cam9b_0_ram9b_ram_0_cycle = 32'hAAAAAAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_0_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_counter_1_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_cycles = 32'hAAAAAAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data1_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_0_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_counter_1_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_cycles = 32'hAAAAAAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data1_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_0_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_counter_1_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_cycles = 32'hAAAAAAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data1_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_0_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_counter_1_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_cycles = 32'hAAAAAAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data1_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_0_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_counter_1_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_cycles = 32'hAAAAAAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data1_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_0_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_counter_1_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_cycles = 32'hAAAAAAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data1_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_0_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_counter_1_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_cycles = 32'hAAAAAAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data1_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_0_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_counter_1_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_cycles = 32'hAAAAAAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data1_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_0_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_counter_1_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_cycles = 32'hAAAAAAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data1_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_0_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_counter_1_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_cycles = 32'hAAAAAAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data1_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_0_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_counter_1_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_cycles = 32'hAAAAAAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data1_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_0_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_counter_1_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_cycles = 32'hAAAAAAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data1_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_0_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_counter_1_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_cycles = 32'hAAAAAAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data1_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_0_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_counter_1_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_cycles = 32'hAAAAAAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data1_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_0_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_counter_1_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_cycles = 32'hAAAAAAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data1_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_0_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_cnt = 2'h2;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_counter_1_positive_reg = 1'h0;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_cycles = 32'hAAAAAAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data1_1 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_0 = 18'h2AAAA;
    bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_1 = 18'h2AAAA;
    bcam_cam9b_0_vacFLocR = 4'hA;
    bcam_cam9b_0_wAddrHR = 4'hA;
    bcam_cam9b_0_wAddr_bcam = 8'hAA;
    bcam_cam9b_0_wAddr_indcR = 4'hA;
    bcam_cam9b_0_wIndcR = 16'hAAAA;
    bcam_cam9b_0_wIndxR = 4'hA;
    bcam_cam9b_0_wPatt_bcam = 9'h0AA;
    bcam_cycle = 32'hAAAAAAAA;
    bcam_pe_bcam_input_wire =
	256'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bcam_pe_bcam_out)
	$write("indc pe_bcam %d: bin=", bcam_cycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bcam_pe_bcam_out &&
	  NOT_bcam_pe_bcam_input_wire_646_BIT_0_647_648__ETC___d2837 &&
	  NOT_bcam_pe_bcam_input_wire_646_BIT_64_838_839_ETC___d3028 &&
	  NOT_bcam_pe_bcam_input_wire_646_BIT_128_030_03_ETC___d3220 &&
	  NOT_bcam_pe_bcam_input_wire_646_BIT_192_221_22_ETC___d3411)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bcam_pe_bcam_out &&
	  (bcam_pe_bcam_input_wire_646_BIT_0_647_OR_bcam__ETC___d3476 ||
	   bcam_pe_bcam_input_wire_646_BIT_64_838_OR_bcam_ETC___d3539 ||
	   bcam_pe_bcam_input_wire_646_BIT_128_030_OR_bca_ETC___d3603 ||
	   bcam_pe_bcam_input_wire_646_BIT_192_221_OR_bca_ETC___d3666))
	$write("tagged Valid ", "'h%h", value__h211513);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bcam_pe_bcam_out) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_EMPTY_N &&
	  bcam_pe_bcam_reqfifo_FULL_N)
	$display("bcam %d: cascading mindc=%x",
		 bcam_cycle,
		 bcam_cam9b_0_ram9b_ram_0_mIndc_fifo_D_OUT);
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_0[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_0_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_data2_1[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_0_cbram_responseFifo_1_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_0[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_0_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_data2_1[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_1_cbram_responseFifo_1_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_0[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_0_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_data2_1[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_2_cbram_responseFifo_1_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_0[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_0_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_data2_1[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_3_cbram_responseFifo_1_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_0[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_0_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_data2_1[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_4_cbram_responseFifo_1_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_0[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_0_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_data2_1[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_5_cbram_responseFifo_1_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_0[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_0_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_data2_1[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_6_cbram_responseFifo_1_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_0[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_0_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_data2_1[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_7_cbram_responseFifo_1_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_0[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_0_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_data2_1[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_8_cbram_responseFifo_1_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_0[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_0_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_data2_1[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_9_cbram_responseFifo_1_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_0[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_0_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_data2_1[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_10_cbram_responseFifo_1_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_0[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_0_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_data2_1[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_11_cbram_responseFifo_1_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_0[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_0_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_data2_1[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_12_cbram_responseFifo_1_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_0[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_0_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_data2_1[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_13_cbram_responseFifo_1_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_0[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_0_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_data2_1[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_14_cbram_responseFifo_1_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_0[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_0_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
    if (RST_N != `BSV_RESET_VALUE)
      if (bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_data2_1[17] &&
	  !bcam_cam9b_0_ram9b_ram_0_dpmlab_15_cbram_responseFifo_1_FULL_N)
	$display("Error: responseFifo is unexpectedly full");
  end
  // synopsys translate_on
endmodule  // mkBinaryCamBSV

