<spirit:component xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1/component.xsd">
  <spirit:vendor>Actel</spirit:vendor>
  <spirit:library>DirectCore</spirit:library>
  <spirit:name>COREQDR</spirit:name>
  <spirit:version>3.3.125</spirit:version>
  <spirit:busInterfaces>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
  </spirit:memoryMaps>
  <spirit:hwModel>
    <spirit:views>
      <spirit:view>
        <spirit:name>VerilogSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>fs-VerilogSource-Base-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-SmartFusion2</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-RTG4</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-Base-U"></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-SmartFusion2">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="19"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-RTG4">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="25"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VerilogSimulation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>TB_USER_VERILOG_STIMULUS_FILESET</spirit:fileSetRef>
        <spirit:fileSetRef>TB_USER_VERILOG_ANY_SIMULATION_FILESET</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_USER_VERILOG_STIMULUS_FILESET"></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_USER_VERILOG_ANY_SIMULATION_FILESET"></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>Documentation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language></spirit:language>
        <spirit:fileSetRef>fs-Docs</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-Docs"></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VHDLSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:fileSetRef>fs-VHDLSource-Base-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-SmartFusion2</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-RTG4</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-Base-U"></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-SmartFusion2">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="19"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-RTG4">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="25"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
    </spirit:views>
    <spirit:signals>
      <spirit:signal>
        <spirit:name>RESET_N</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RREQ_N</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>WREQ_N</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>WSTRB</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>2</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>READ_N</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RREADY</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RFULL</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>WFULL</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>WADDR</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left spirit:dependency="id('SRAM_AWIDTH') - 1" spirit:resolve="dependent">18</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RADDR</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left spirit:dependency="id('SRAM_AWIDTH') - 1" spirit:resolve="dependent">18</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RDATA</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left spirit:dependency="(id('SRAM_DWIDTH') * 4) - 1" spirit:resolve="dependent">31</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>WDATA</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left spirit:dependency="(id('SRAM_DWIDTH') * 4) - 1" spirit:resolve="dependent">31</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RPS_N</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:pad>true</actel-cc:pad></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>WPS_N</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:pad>true</actel-cc:pad></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>BWS1_N</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:pad>true</actel-cc:pad>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="SRAM_DWIDTH" actel-cc:operation="notEqual" actel-cc:termValue="8"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>BWS0_N</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:pad>true</actel-cc:pad>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="SRAM_DWIDTH" actel-cc:operation="notEqual" actel-cc:termValue="8"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>NWS1_N</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:pad>true</actel-cc:pad>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="SRAM_DWIDTH" actel-cc:termValue="8"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>NWS0_N</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:pad>true</actel-cc:pad>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="SRAM_DWIDTH" actel-cc:termValue="8"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>A</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left spirit:dependency="id('SRAM_AWIDTH') - 1" spirit:resolve="dependent">18</spirit:left>
        <spirit:right>0</spirit:right>
        <spirit:vendorExtensions>
          <actel-cc:pad>true</actel-cc:pad></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>K</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:pad>true</actel-cc:pad></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>K_N</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:pad>true</actel-cc:pad></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>D</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left spirit:dependency="id('SRAM_DWIDTH') - 1" spirit:resolve="dependent">7</spirit:left>
        <spirit:right>0</spirit:right>
        <spirit:vendorExtensions>
          <actel-cc:pad>true</actel-cc:pad></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>Q_VALID</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:defaultValue>
          <spirit:value>0</spirit:value></spirit:defaultValue>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="USE_QVALID" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>Q</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left spirit:dependency="id('SRAM_DWIDTH') - 1" spirit:resolve="dependent">7</spirit:left>
        <spirit:right>0</spirit:right>
        <spirit:vendorExtensions>
          <actel-cc:pad>true</actel-cc:pad></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>CLK_READY</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PLL_WCLK</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PLL_WCLK_DIV2</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PLL_K_IN</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PLL_TX_LOCK</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>LAT_SEL</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>2</spirit:left>
        <spirit:right>0</spirit:right>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection>
          <actel-cc:description>Latency Select</actel-cc:description></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>Q_EDGE</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection>
          <actel-cc:description>First Read Data Capture:
0 = Rising Edge
1 = Falling Edge</actel-cc:description></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PLL_RX_LOCK</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PLL_RCLK</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>BWS2_N</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:pad>true</actel-cc:pad>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="SRAM_DWIDTH" actel-cc:operation="greater" actel-cc:termValue="18"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>BWS3_N</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:pad>true</actel-cc:pad>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="SRAM_DWIDTH" actel-cc:operation="greater" actel-cc:termValue="18"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
    </spirit:signals>
    <spirit:hwParameters>
      <spirit:hwParameter spirit:id="FAMILY" spirit:name="FAMILY" spirit:prompt="FPGA Family:" spirit:dataType="int" spirit:choiceRef="Choice_FamilyValue" spirit:choiceStyle="combo" spirit:configGroups="globalConfig" spirit:resolve="user">19</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SRAM_DWIDTH" spirit:name="SRAM_DWIDTH" spirit:prompt="Memory Width:" spirit:dataType="int" spirit:choiceRef="Choice_SRAM_DWIDTH" spirit:resolve="user">8</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SRAM_AWIDTH" spirit:name="SRAM_AWIDTH" spirit:prompt="Address Width:" spirit:dataType="int" spirit:choiceRef="Choice_SRAM_AWIDTH" spirit:resolve="user">19</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SRAM_BURST" spirit:name="SRAM_BURST" spirit:prompt="Burst of: " spirit:dataType="int" spirit:choiceRef="Choice_SRAM_BURST" spirit:resolve="user">0</spirit:hwParameter>
      <spirit:hwParameter spirit:id="USE_QVALID" spirit:name="USE_QVALID" spirit:prompt="QVLD input:" spirit:dataType="int" spirit:choiceRef="Choice_USE_QVALID" spirit:resolve="user">0</spirit:hwParameter>
    </spirit:hwParameters>
  <spirit:vendorExtensions>
    <actel-cc:variantParameters>
      <actel-cc:variantParameter spirit:id="HDL_License" spirit:name="HDL_License" spirit:prompt="License:" spirit:dataType="string" actel-cc:choiceRef="Choice_HDL_License" spirit:resolve="user">U</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="testbench" spirit:name="testbench" spirit:prompt="Testbench" spirit:dataType="string" actel-cc:choiceRef="Choice_testbench" spirit:resolve="user">User</actel-cc:variantParameter>
    </actel-cc:variantParameters>
    <actel-cc:script>Validate('CoreQDR x36 is not supported in SmartFusion2', Not(And(Eq('FAMILY', 'SmartFusion2'), Eq('SRAM_DWIDTH', '36'))));\
</actel-cc:script></spirit:vendorExtensions>
  </spirit:hwModel>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>Choice_CL</spirit:name>
      <spirit:enumeration spirit:text="1 Clock Cycle">0</spirit:enumeration>
      <spirit:enumeration spirit:text="1.5 Clock Cycles">1</spirit:enumeration>
      <spirit:enumeration spirit:text="2 Clock Cycles">2</spirit:enumeration>
      <spirit:enumeration spirit:text="2.5 Clock Cycles">3</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_FamilyValue</spirit:name>
      <spirit:enumeration spirit:text="SmartFusion2">19</spirit:enumeration>
      <spirit:enumeration spirit:text="RTG4">25</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_HDL_License</spirit:name>
      <spirit:enumeration spirit:text="RTL">U</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_SRAM_AWIDTH</spirit:name>
      <spirit:enumeration spirit:text="19">19</spirit:enumeration>
      <spirit:enumeration spirit:text="20">20</spirit:enumeration>
      <spirit:enumeration spirit:text="21">21</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_SRAM_BURST</spirit:name>
      <spirit:enumeration spirit:text="2">0</spirit:enumeration>
      <spirit:enumeration spirit:text="4">1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_SRAM_DWIDTH</spirit:name>
      <spirit:enumeration spirit:text="8">8</spirit:enumeration>
      <spirit:enumeration spirit:text="9">9</spirit:enumeration>
      <spirit:enumeration spirit:text="18">18</spirit:enumeration>
      <spirit:enumeration spirit:text="36">36</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_USE_QVALID</spirit:name>
      <spirit:enumeration spirit:text="Disabled">0</spirit:enumeration>
      <spirit:enumeration spirit:text="Enabled">1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_testbench</spirit:name>
      <spirit:enumeration spirit:text="None">None</spirit:enumeration>
      <spirit:enumeration spirit:text="User">User</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-Base-U">
    <spirit:file>
      <spirit:name>rtl/vlog/core/coreqdr.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_21.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_21_COREFIFO_0_COREFIFO.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_21_COREFIFO_0_corefifo_async.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_21_COREFIFO_0_corefifo_doubleSync.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_21_COREFIFO_0_corefifo_fwft.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_21_COREFIFO_0_corefifo_grayToBinConv.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_21_COREFIFO_0_corefifo_sync.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_21_COREFIFO_0_corefifo_sync_scntr.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_21_COREFIFO_0_ram_wrapper.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_32.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_32_COREFIFO_0_COREFIFO.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_32_COREFIFO_0_corefifo_async.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_32_COREFIFO_0_corefifo_doubleSync.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_32_COREFIFO_0_corefifo_fwft.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_32_COREFIFO_0_corefifo_grayToBinConv.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_32_COREFIFO_0_corefifo_sync.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_32_COREFIFO_0_corefifo_sync_scntr.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_32_COREFIFO_0_ram_wrapper.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_36.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_36_COREFIFO_0_COREFIFO.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_36_COREFIFO_0_corefifo_async.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_36_COREFIFO_0_corefifo_doubleSync.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_36_COREFIFO_0_corefifo_fwft.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_36_COREFIFO_0_corefifo_grayToBinConv.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_36_COREFIFO_0_corefifo_sync.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_36_COREFIFO_0_corefifo_sync_scntr.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_36_COREFIFO_0_ram_wrapper.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_72.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_72_COREFIFO_0_COREFIFO.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_72_COREFIFO_0_corefifo_async.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_72_COREFIFO_0_corefifo_doubleSync.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_72_COREFIFO_0_corefifo_fwft.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_72_COREFIFO_0_corefifo_grayToBinConv.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_72_COREFIFO_0_corefifo_sync.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_72_COREFIFO_0_corefifo_sync_scntr.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_72_COREFIFO_0_ram_wrapper.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_144.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_144_COREFIFO_0_COREFIFO.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_144_COREFIFO_0_corefifo_async.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_144_COREFIFO_0_corefifo_doubleSync.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_144_COREFIFO_0_corefifo_fwft.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_144_COREFIFO_0_corefifo_grayToBinConv.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_144_COREFIFO_0_corefifo_sync.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_144_COREFIFO_0_corefifo_sync_scntr.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_144_COREFIFO_0_ram_wrapper.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/shim.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_USER_VERILOG_STIMULUS_FILESET">
    <spirit:file>
      <spirit:name>rtl/vlog/test/user/coreqdr_tb.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>coreqdr_tb</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/user/CY7C1143KV18.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/user/CY7C1312KV18.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/user/CY7C1413KV18.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/user/CY7C25442KV18.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_USER_VERILOG_ANY_SIMULATION_FILESET">
    <spirit:file>
      <spirit:name>sim/wave.do</spirit:name>
      <spirit:userFileType>DO</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-Docs">
    <spirit:file>
      <spirit:name>docs/CoreQDR_HB.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>docs/CoreQDR_RN.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-Base-U">
    <spirit:file>
      <spirit:name>rtl/vhdl/core/coreqdr.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_pkg.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_21.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_21_COREFIFO_0_COREFIFO.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_21_COREFIFO_0_corefifo_async.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_21_COREFIFO_0_corefifo_doubleSync.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_21_COREFIFO_0_corefifo_fwft.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_21_COREFIFO_0_corefifo_grayToBinConv.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_21_COREFIFO_0_corefifo_sync.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_21_COREFIFO_0_corefifo_sync_scntr.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_21_COREFIFO_0_ram_wrapper.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_32.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_32_COREFIFO_0_COREFIFO.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_32_COREFIFO_0_corefifo_async.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_32_COREFIFO_0_corefifo_doubleSync.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_32_COREFIFO_0_corefifo_fwft.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_32_COREFIFO_0_corefifo_grayToBinConv.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_32_COREFIFO_0_corefifo_sync.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_32_COREFIFO_0_corefifo_sync_scntr.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_32_COREFIFO_0_ram_wrapper.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_36.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_36_COREFIFO_0_COREFIFO.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_36_COREFIFO_0_corefifo_async.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_36_COREFIFO_0_corefifo_doubleSync.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_36_COREFIFO_0_corefifo_fwft.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_36_COREFIFO_0_corefifo_grayToBinConv.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_36_COREFIFO_0_corefifo_sync.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_36_COREFIFO_0_corefifo_sync_scntr.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_36_COREFIFO_0_ram_wrapper.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_72.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_72_COREFIFO_0_COREFIFO.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_72_COREFIFO_0_corefifo_async.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_72_COREFIFO_0_corefifo_doubleSync.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_72_COREFIFO_0_corefifo_fwft.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_72_COREFIFO_0_corefifo_grayToBinConv.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_72_COREFIFO_0_corefifo_sync.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_72_COREFIFO_0_corefifo_sync_scntr.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_72_COREFIFO_0_ram_wrapper.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_144.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_144_COREFIFO_0_COREFIFO.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_144_COREFIFO_0_corefifo_async.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_144_COREFIFO_0_corefifo_doubleSync.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_144_COREFIFO_0_corefifo_fwft.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_144_COREFIFO_0_corefifo_grayToBinConv.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_144_COREFIFO_0_corefifo_sync.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_144_COREFIFO_0_corefifo_sync_scntr.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifo_144_COREFIFO_0_ram_wrapper.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/shim.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-SmartFusion2">
    <spirit:file>
      <spirit:name>rtl/vhdl/core/smartfusion2/fifo_21_COREFIFO_0_LSRAM_top.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/smartfusion2/fifo_32_COREFIFO_0_LSRAM_top.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/smartfusion2/fifo_36_COREFIFO_0_LSRAM_top.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/smartfusion2/fifo_72_COREFIFO_0_LSRAM_top.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/smartfusion2/fifo_144_COREFIFO_0_LSRAM_top.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-RTG4">
    <spirit:file>
      <spirit:name>rtl/vhdl/core/rtg4/fifo_21_COREFIFO_0_LSRAM_top.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/rtg4/fifo_32_COREFIFO_0_LSRAM_top.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/rtg4/fifo_36_COREFIFO_0_LSRAM_top.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/rtg4/fifo_72_COREFIFO_0_LSRAM_top.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/rtg4/fifo_144_COREFIFO_0_LSRAM_top.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREQDR_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-SmartFusion2">
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_21_COREFIFO_0_LSRAM_top.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_32_COREFIFO_0_LSRAM_top.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_36_COREFIFO_0_LSRAM_top.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_72_COREFIFO_0_LSRAM_top.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_144_COREFIFO_0_LSRAM_top.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-RTG4">
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_21_COREFIFO_0_LSRAM_top_rt.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_32_COREFIFO_0_LSRAM_top_rt.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_36_COREFIFO_0_LSRAM_top_rt.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_72_COREFIFO_0_LSRAM_top_rt.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifo_144_COREFIFO_0_LSRAM_top_rt.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  </spirit:fileSets>
  <spirit:vendorExtensions>
    <actel-cc:displayName>CoreQDR</actel-cc:displayName>
    <actel-cc:description>CoreQDR provides a soft IP controller to the user for interfacing with QDR or QDR II  SRAMs.</actel-cc:description>
    <actel-cc:packageTimestamp>20190417100426</actel-cc:packageTimestamp>
    <actel-cc:type typeName="IP"/>
    <actel-cc:instantiateOnCreation value="false"/>
    <actel-cc:diveInPermission value="READ_WRITE"/>
    <actel-cc:categories categoryName="OS" style="hidden">
      <actel-cc:category name="PC">
      </actel-cc:category>
      <actel-cc:category name="Linux">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="min_libero_version" style="hidden">
      <actel-cc:category name="11.5">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Core Provider">
      <actel-cc:category name="Actel">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Market Segment">
      <actel-cc:category name="Aerospace">
      </actel-cc:category>
      <actel-cc:category name="Automotive">
      </actel-cc:category>
      <actel-cc:category name="Military">
      </actel-cc:category>
      <actel-cc:category name="Industrial">
      </actel-cc:category>
      <actel-cc:category name="Medical">
      </actel-cc:category>
      <actel-cc:category name="Consumer">
      </actel-cc:category>
      <actel-cc:category name="Multimedia">
      </actel-cc:category>
      <actel-cc:category name="Gaming">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Temperature Grade">
      <actel-cc:category name="Automotive">
      </actel-cc:category>
      <actel-cc:category name="Commercial">
      </actel-cc:category>
      <actel-cc:category name="Industrial">
      </actel-cc:category>
      <actel-cc:category name="Military">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Functional Category">
      <actel-cc:category name="Memory &amp; Controllers">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Product Family" style="checkbox">
      <actel-cc:category name="SmartFusion2">
      </actel-cc:category>
      <actel-cc:category name="RTG4">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:requireUniquify></actel-cc:requireUniquify>
  </spirit:vendorExtensions>
</spirit:component>
