{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554847537445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554847537457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 01:05:37 2019 " "Processing started: Wed Apr 10 01:05:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554847537457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847537457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CombDigitalDevices -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off CombDigitalDevices -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847537457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554847539713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554847539714 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Main.v(58) " "Verilog HDL Module Instantiation warning at Main.v(58): ignored dangling comma in List of Port Connections" {  } { { "Main.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/Main.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1554847581252 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Main.v(66) " "Verilog HDL Module Instantiation warning at Main.v(66): ignored dangling comma in List of Port Connections" {  } { { "Main.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/Main.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1554847581255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554847581266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847581266 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX src/MUX.v " "Entity \"MUX\" obtained from \"src/MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "src/MUX.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/MUX.v" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1554847581302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "src/MUX.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/MUX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554847581305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847581305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dmx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dmx.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMX " "Found entity 1: DMX" {  } { { "src/DMX.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/DMX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554847581335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847581335 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DC.v " "Can't analyze file -- file DC.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1554847581398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cd.v" { { "Info" "ISGN_ENTITY_NAME" "1 CD " "Found entity 1: CD" {  } { { "src/CD.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/CD.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554847581428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847581428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC " "Found entity 1: DC" {  } { { "src/DC.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/DC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554847581506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847581506 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FullAdder.v " "Can't analyze file -- file FullAdder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1554847581576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "src/FullAdder.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/FullAdder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554847581646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847581646 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "indata DC.v(15) " "Verilog HDL error at DC.v(15): object \"indata\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "src/DC.v" "" { Text "E:/projects/Laba1/CombDigitalDevices/src/DC.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1554847581652 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "583 " "Peak virtual memory: 583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554847582014 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 10 01:06:22 2019 " "Processing ended: Wed Apr 10 01:06:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554847582014 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554847582014 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554847582014 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847582014 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554847582681 ""}
