INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_64x16_3/sim/Ture_Dual_Port_RAM_64x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x1024_3/sim/Ture_Dual_Port_RAM_23x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x4096_3/sim/Ture_Dual_Port_RAM_23x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ture_Dual_Port_RAM_23x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-3380] identifier 'MH_hint_o' is used before its declaration [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:1697]
WARNING: [VRFC 10-3380] identifier 'MH_hint_valid_o' is used before its declaration [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:1699]
WARNING: [VRFC 10-3380] identifier 'MH_hint_valid_o' is used before its declaration [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:1700]
WARNING: [VRFC 10-3380] identifier 'MH_hint_valid_o' is used before its declaration [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:2035]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Decoder/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Decomposer/Decomposer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decomposer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Encoder/Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'f_out_ready' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/PWM/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Decomposer/coeff_decomposer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_decomposer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Decomposer/decomp_map1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decomp_map1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Hint/makehint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module makehint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Keccak/round_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Encoder/uncenter_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uncenter_coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sources_1/Encoder/zero_strip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zero_strip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP3/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
