/*
 * This header file contains addresses of Flash, SRAM, and all the necessary peripherals
 *
 *
 */

#ifndef INC_STM32F401XX_H_
#define INC_STM32F401XX_H_


//Base Addresses of Flash and SRAM
#define FLASH_BASEADDR				0x08000000U  		//Base Address of Flash Memory, refer datasheet Pg.51
#define SRAM_BASEADDR				0x20000000U			//Base Address of SRAM, refer datasheet Pg.51
#define ROM_BASEADDR				0x1FFF0000U 		//ST factory bootloader location  refer datasheet Pg.51

//AHBx and APBx Bus Peripheral base addresses (Refer Pg.52 of datasheet)
#define PERIPH_BASEADDR				0x40000000U
#define APB1PERIPH_BASEADDR			PERIPH_BASEADDR
#define APB2PERIPH_BASEADDR			0x40010000U
#define AHB1PERIPH_BASEADDR			0x40020000U
#define AHB2PERIPH_BASEADDR			0x50000000U


//Base Addresses of Peripherals mapped to AHB1 bus (Refer Pg.52 of datasheet, also note: this MCU does not have ports F and G)
#define GPIOA_BASEADDR				(AHB1PERIPH_BASEADDR + 0x0000)
#define GPIOB_BASEADDR				(AHB1PERIPH_BASEADDR + 0x0400)
#define GPIOC_BASEADDR				(AHB1PERIPH_BASEADDR + 0x0800)
#define GPIOD_BASEADDR				(AHB1PERIPH_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR				(AHB1PERIPH_BASEADDR + 0x1000)
#define GPIOH_BASEADDR				(AHB1PERIPH_BASEADDR + 0x1C00)

//Base Addresses of Peripherals mapped to APB1 bus (Refer Pg.52 of datasheet)
#define I2C1_BASEADDR				(APB1PERIPH_BASEADDR + 0x5400)
#define I2C2_BASEADDR				(APB1PERIPH_BASEADDR + 0x5800)
#define I2C3_BASEADDR				(APB1PERIPH_BASEADDR + 0x5C00)
#define SPI2_BASEADDR				(APB1PERIPH_BASEADDR + 0x3800)
#define SPI2_BASEADDR				(APB1PERIPH_BASEADDR + 0x3C00)


//Base Addresses of Peripherals mapped to APB2 bus (Refer Pg.52 of datasheet)






#endif /* INC_STM32F401XX_H_ */
