INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:45:58 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.406ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 2.159ns (34.544%)  route 4.091ns (65.456%))
  Logic Levels:           18  (CARRY4=8 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2002, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X14Y160        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y160        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=24, routed)          0.360     1.122    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X15Y160        LUT4 (Prop_lut4_I2_O)        0.043     1.165 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.165    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.422 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.422    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.567 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[3]
                         net (fo=5, routed)           0.256     1.823    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_4
    SLICE_X14Y161        LUT3 (Prop_lut3_I1_O)        0.120     1.943 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.507     2.450    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_0
    SLICE_X14Y166        LUT6 (Prop_lut6_I1_O)        0.043     2.493 f  lsq1/handshake_lsq_lsq1_core/dataReg[24]_i_2/O
                         net (fo=3, routed)           0.336     2.829    lsq1/handshake_lsq_lsq1_core/dataReg[24]_i_2_n_0
    SLICE_X14Y165        LUT5 (Prop_lut5_I2_O)        0.043     2.872 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_24/O
                         net (fo=10, routed)          0.340     3.212    lsq1/handshake_lsq_lsq1_core/dataReg_reg[24]_0
    SLICE_X16Y164        LUT4 (Prop_lut4_I1_O)        0.043     3.255 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=12, routed)          0.183     3.438    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X18Y163        LUT6 (Prop_lut6_I0_O)        0.043     3.481 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=46, routed)          0.310     3.790    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
    SLICE_X19Y162        LUT6 (Prop_lut6_I2_O)        0.043     3.833 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__0_i_1/O
                         net (fo=1, routed)           0.351     4.185    addf0/operator/ltOp_carry__1_0[3]
    SLICE_X17Y162        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.369 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.369    addf0/operator/ltOp_carry__0_n_0
    SLICE_X17Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.418 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.418    addf0/operator/ltOp_carry__1_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.467 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.467    addf0/operator/ltOp_carry__2_n_0
    SLICE_X17Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.594 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=84, routed)          0.183     4.777    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X17Y166        LUT6 (Prop_lut6_I5_O)        0.130     4.907 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.170     5.077    addf0/operator/p_1_in[0]
    SLICE_X16Y165        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     5.353 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.353    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     5.500 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=7, routed)           0.436     5.935    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[3]
    SLICE_X17Y167        LUT5 (Prop_lut5_I3_O)        0.120     6.055 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.309     6.365    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X19Y169        LUT3 (Prop_lut3_I1_O)        0.043     6.408 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.350     6.758    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X19Y169        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=2002, unset)         0.483     5.683    addf0/operator/RightShifterComponent/clk
    SLICE_X19Y169        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X19Y169        FDRE (Setup_fdre_C_R)       -0.295     5.352    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                 -1.406    




