INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/UARTLab/UARTLab.srcs/sources_1/new/Receive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Receive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/UARTLab/UARTLab.srcs/sources_1/new/Transmit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/UARTLab/UARTLab.srcs/sim_1/new/Receive_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Receive_tb
