

================================================================
== Vivado HLS Report for 'sin_lut_ap_fixed_12_6_5_3_0_s'
================================================================
* Date:           Sun Feb 26 15:40:11 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      -|       40|      989|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      0|      520|      336|    -|
|Memory               |        2|      -|        0|        0|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        0|      -|      144|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        2|      1|      704|     1357|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+-------+-----+----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-----------------------------------+--------------------------------+---------+-------+-----+----+-----+
    |myproject_dcmp_64ns_64ns_1_2_1_U1  |myproject_dcmp_64ns_64ns_1_2_1  |        0|      0|  130|  84|    0|
    |myproject_dcmp_64ns_64ns_1_2_1_U2  |myproject_dcmp_64ns_64ns_1_2_1  |        0|      0|  130|  84|    0|
    |myproject_dcmp_64ns_64ns_1_2_1_U3  |myproject_dcmp_64ns_64ns_1_2_1  |        0|      0|  130|  84|    0|
    |myproject_dcmp_64ns_64ns_1_2_1_U4  |myproject_dcmp_64ns_64ns_1_2_1  |        0|      0|  130|  84|    0|
    +-----------------------------------+--------------------------------+---------+-------+-----+----+-----+
    |Total                              |                                |        0|      0|  520| 336|    0|
    +-----------------------------------+--------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    +--------------------------------------+-----------------------------------+-----------+
    |               Instance               |               Module              | Expression|
    +--------------------------------------+-----------------------------------+-----------+
    |myproject_mul_mul_15ns_12s_27_1_1_U5  |myproject_mul_mul_15ns_12s_27_1_1  |  i0 * i1  |
    +--------------------------------------+-----------------------------------+-----------+

    * Memory: 
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                  Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sincos1_0_U  |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0  |        1|  0|   0|    0|   512|    7|     1|         3584|
    |sincos1_1_U  |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1  |        1|  0|   0|    0|   512|    6|     1|         3072|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                         |        2|  0|   0|    0|  1024|   13|     2|         6656|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+----+-----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+----+-----+------------+------------+
    |add_ln142_fu_540_p2          |     +    |      0|   0|   11|           2|           3|
    |add_ln899_fu_321_p2          |     +    |      0|   0|   15|           4|           6|
    |add_ln908_fu_392_p2          |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_465_p2          |     +    |      0|   0|   18|           1|          11|
    |lsb_index_fu_248_p2          |     +    |      0|   0|   39|           7|          32|
    |m_2_fu_432_p2                |     +    |      0|   0|   71|          64|          64|
    |sub_ln214_fu_367_p2          |     -    |      0|   0|   16|           1|           9|
    |sub_ln703_fu_589_p2          |     -    |      0|   0|   15|           1|           7|
    |sub_ln894_fu_238_p2          |     -    |      0|   0|   39|           3|          32|
    |sub_ln897_fu_274_p2          |     -    |      0|   0|   12|           4|           3|
    |sub_ln908_fu_407_p2          |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_460_p2          |     -    |      0|   0|   18|          10|          11|
    |a_fu_301_p2                  |    and   |      0|   0|    2|           1|           1|
    |and_ln142_1_fu_631_p2        |    and   |      0|   0|    2|           1|           1|
    |and_ln142_fu_625_p2          |    and   |      0|   0|    2|           1|           1|
    |and_ln151_1_fu_643_p2        |    and   |      0|   0|    2|           1|           1|
    |and_ln151_fu_648_p2          |    and   |      0|   0|    2|           1|           1|
    |and_ln152_1_fu_659_p2        |    and   |      0|   0|    2|           1|           1|
    |and_ln152_fu_664_p2          |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_334_p2          |    and   |      0|   0|    2|           1|           1|
    |ap_block_pp0_stage0_00001    |    and   |      0|   0|    2|           1|           1|
    |p_Result_4_fu_290_p2         |    and   |      0|   0|    6|           6|           6|
    |l_fu_226_p3                  |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln141_1_fu_604_p2       |   icmp   |      0|   0|    9|           3|           1|
    |icmp_ln141_2_fu_615_p2       |   icmp   |      0|   0|    9|           3|           2|
    |icmp_ln141_3_fu_620_p2       |   icmp   |      0|   0|    9|           3|           1|
    |icmp_ln141_fu_599_p2         |   icmp   |      0|   0|    9|           3|           2|
    |icmp_ln142_fu_555_p2         |   icmp   |      0|   0|    8|           2|           1|
    |icmp_ln143_1_fu_570_p2       |   icmp   |      0|   0|    9|           3|           4|
    |icmp_ln143_fu_565_p2         |   icmp   |      0|   0|    9|           3|           2|
    |icmp_ln885_fu_535_p2         |   icmp   |      0|   0|   11|           6|           1|
    |icmp_ln897_1_fu_295_p2       |   icmp   |      0|   0|   11|           6|           1|
    |icmp_ln897_fu_264_p2         |   icmp   |      0|   0|   20|          31|           1|
    |icmp_ln908_fu_354_p2         |   icmp   |      0|   0|   20|          32|           1|
    |icmp_ln924_1_fu_523_p2       |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_517_p2         |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_284_p2         |   lshr   |      0|   0|   13|           2|           6|
    |lshr_ln908_fu_397_p2         |   lshr   |      0|   0|   92|          32|          32|
    |ap_block_pp0_stage0_subdone  |    or    |      0|   0|    2|           1|           1|
    |or_ln141_fu_609_p2           |    or    |      0|   0|    2|           1|           1|
    |or_ln143_fu_575_p2           |    or    |      0|   0|    2|           1|           1|
    |or_ln151_1_fu_637_p2         |    or    |      0|   0|    2|           1|           1|
    |or_ln151_2_fu_695_p2         |    or    |      0|   0|    2|           1|           1|
    |or_ln151_3_fu_709_p2         |    or    |      0|   0|    2|           1|           1|
    |or_ln151_fu_677_p2           |    or    |      0|   0|    2|           1|           1|
    |or_ln152_fu_653_p2           |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_340_p2           |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_529_p2           |    or    |      0|   0|    2|           1|           1|
    |ap_return                    |  select  |      0|   0|    8|           1|           8|
    |luTdex_V_1_fu_373_p3         |  select  |      0|   0|    9|           1|           9|
    |m_1_fu_422_p3                |  select  |      0|   0|   63|           1|          64|
    |select_ln143_fu_581_p3       |  select  |      0|   0|    7|           1|           7|
    |select_ln151_1_fu_683_p3     |  select  |      0|   0|    7|           1|           7|
    |select_ln151_2_fu_701_p3     |  select  |      0|   0|    8|           1|           8|
    |select_ln151_fu_669_p3       |  select  |      0|   0|    7|           1|           6|
    |select_ln915_fu_471_p3       |  select  |      0|   0|   11|           1|          11|
    |shl_ln908_fu_416_p2          |    shl   |      0|   0|  182|          64|          64|
    |ap_enable_pp0                |    xor   |      0|   0|    2|           1|           2|
    |xor_ln899_fu_315_p2          |    xor   |      0|   0|    2|           1|           2|
    +-----------------------------+----------+-------+----+-----+------------+------------+
    |Total                        |          |      0|  40|  989|         433|         513|
    +-----------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |icmp_ln885_reg_814               |   1|   0|    1|          0|
    |icmp_ln908_reg_785               |   1|   0|    1|          0|
    |luTdex1_V_reg_743                |   3|   0|    3|          0|
    |luTdex1_V_reg_743_pp0_iter1_reg  |   3|   0|    3|          0|
    |octant_V_reg_748                 |   3|   0|    3|          0|
    |or_ln924_reg_808                 |   1|   0|    1|          0|
    |or_ln_reg_780                    |   1|   0|   32|         31|
    |p_Result_s_reg_764               |   6|   0|    6|          0|
    |p_Val2_16_reg_734                |   6|   0|    6|          0|
    |p_Val2_16_reg_734_pp0_iter1_reg  |   6|   0|    6|          0|
    |sub_ln894_reg_774                |  32|   0|   32|          0|
    |tmp_5_reg_759                    |   1|   0|    1|          0|
    |tmp_5_reg_759_pp0_iter1_reg      |   1|   0|    1|          0|
    |trunc_ln893_reg_769              |  11|   0|   11|          0|
    |octant_V_reg_748                 |  64|  32|    3|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 144|  32|  114|         31|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-----------+-----+-----+------------+------------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | sin_lut<ap_fixed<12, 6, 5, 3, 0> > | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | sin_lut<ap_fixed<12, 6, 5, 3, 0> > | return value |
|ap_start   |  in |    1| ap_ctrl_hs | sin_lut<ap_fixed<12, 6, 5, 3, 0> > | return value |
|ap_done    | out |    1| ap_ctrl_hs | sin_lut<ap_fixed<12, 6, 5, 3, 0> > | return value |
|ap_idle    | out |    1| ap_ctrl_hs | sin_lut<ap_fixed<12, 6, 5, 3, 0> > | return value |
|ap_ready   | out |    1| ap_ctrl_hs | sin_lut<ap_fixed<12, 6, 5, 3, 0> > | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | sin_lut<ap_fixed<12, 6, 5, 3, 0> > | return value |
|ap_return  | out |    8| ap_ctrl_hs | sin_lut<ap_fixed<12, 6, 5, 3, 0> > | return value |
|input_V    |  in |   12|   ap_none  |               input_V              |    scalar    |
+-----------+-----+-----+------------+------------------------------------+--------------+

