LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all; 

ENTITY alphabet IS
	PORT (
	    clock: in std_logic;
	    rom_enable: in std_logic;
		x: in unsigned (10 downto 0);
		y: in unsigned (10 downto 0);
		char: in unsigned (4 downto 0); 
		res: in integer;
		size: in integer ;
		output: out std_logic_vector (11 downto 0)
		);
END entity;

ARCHITECTURE Behavioral OF alphabet IS 
    signal address: unsigned (9 downto 0);
    signal output_mem: std_logic_vector (11 downto 0); 
    constant mem: std_logic_vector (1023 downto 0):="1000110101101011010110001110111001111011110111101110011111011101110111100011001111101100011110110011110011010110000111011110110001101111001111101100011100110111100011011011001100011110111001110111101110001101011000110101100011000110101100011110111101100010111001111011101000100000011110000001111000000000011011110111101100000011110111101111011110000001110001100101001100011101000101110011100111010001000010111001110000010111000000011110000011110000000000011011110111101111011011100111001110101011101101110101011101110101011101111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
BEGIN  
    address <= shift_right((shift_right(x,res)+5*shift_right(y,res))+char*25,0) (9 downto 0);
	PROCESS (clock) is
	BEGIN
	   if (rising_edge(clock)) then
	       if rom_enable = '1' then
	           output_mem<=(others => mem(TO_INTEGER (address)));
	       end if;
	   end if;
	END PROCESS;
	output <= output_mem when x<5*size else   
          "111100000000";	
END Behavioral; 