Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Oct 24 19:21:27 2022
| Host         : ECE419-2W259R3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file highest_level_control_sets_placed.rpt
| Design       : highest_level
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              30 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              93 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------+-----------------------------+------------------+----------------+--------------+
|  Clock Signal  |                       Enable Signal                       |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------+-----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | CORE/U_HEAP_PQ/E[0]                                       | CORE/AUTO/FSM/SR[0]         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | CORE/U_HEAP_PQ/ni[3]_i_1_n_0                              | rst_IBUF                    |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state_reg[3][0]   | rst_IBUF                    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | CORE/U_HEAP_PQ/heap_size[3]_i_1_n_0                       | rst_IBUF                    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                           |                             |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | CORE/U_HEAP_PQ/U_HEAPMEM/E[0]                             | rst_IBUF                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                                           | rst_IBUF                    |                8 |             13 |         1.62 |
|  clk_IBUF_BUFG | CORE/U_HEAP_PQ/i_kv[key][7]_i_1_n_0                       | rst_IBUF                    |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state_reg[2]_2[0] | rst_IBUF                    |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state_reg[2]_0[0] | rst_IBUF                    |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG |                                                           | SEVENSEG/U_ENB/q[0]_i_1_n_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | sDB/count[0]_i_2_n_0                                      | sDB/pb_edge                 |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG | CORE/U_HEAP_PQ/U_HEAPMEM/we                               |                             |                3 |             24 |         8.00 |
+----------------+-----------------------------------------------------------+-----------------------------+------------------+----------------+--------------+


