Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  2 13:52:26 2024
| Host         : LAPTOP-RCMTCCBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5dpath_timing_summary_routed.rpt -pb lab5dpath_timing_summary_routed.pb -rpx lab5dpath_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5dpath
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (30)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.298        0.000                      0                  108        0.121        0.000                      0                  108        9.500        0.000                       0                   157  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        15.298        0.000                      0                  108        0.121        0.000                      0                  108        9.500        0.000                       0                   157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       15.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.298ns  (required time - arrival time)
  Source:                 v2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 2.413ns (50.871%)  route 2.330ns (49.129%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 24.270 - 20.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     4.638    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  v2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.094 f  v2_reg[3]/Q
                         net (fo=3, routed)           1.418     6.512    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X7Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.636 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.636    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.lut_sig
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.037 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.037    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.151    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_7
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.464 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppsub.stageN.muxcy0_CARRY4/O[3]
                         net (fo=4, routed)           0.912     8.376    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[11]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.306     8.682 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][13]_i_3/O
                         net (fo=1, routed)           0.000     8.682    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][13]_i_3_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.058 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.058    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]_i_1_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.381 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.381    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[13]
    SLICE_X6Y20          FDRE                                         r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.499    24.270    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y20          FDRE                                         r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][15]/C
                         clock pessimism              0.336    24.606    
                         clock uncertainty           -0.035    24.570    
    SLICE_X6Y20          FDRE (Setup_fdre_C_D)        0.109    24.679    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][15]
  -------------------------------------------------------------------
                         required time                         24.679    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                 15.298    

Slack (MET) :             15.402ns  (required time - arrival time)
  Source:                 v2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 2.309ns (49.769%)  route 2.330ns (50.231%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 24.270 - 20.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     4.638    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  v2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.094 f  v2_reg[3]/Q
                         net (fo=3, routed)           1.418     6.512    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X7Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.636 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.636    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.lut_sig
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.037 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.037    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.151    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_7
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.464 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppsub.stageN.muxcy0_CARRY4/O[3]
                         net (fo=4, routed)           0.912     8.376    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[11]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.306     8.682 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][13]_i_3/O
                         net (fo=1, routed)           0.000     8.682    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][13]_i_3_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.058 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.058    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]_i_1_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.277 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.277    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[12]
    SLICE_X6Y20          FDRE                                         r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.499    24.270    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y20          FDRE                                         r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][14]/C
                         clock pessimism              0.336    24.606    
                         clock uncertainty           -0.035    24.570    
    SLICE_X6Y20          FDRE (Setup_fdre_C_D)        0.109    24.679    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][14]
  -------------------------------------------------------------------
                         required time                         24.679    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 15.402    

Slack (MET) :             15.443ns  (required time - arrival time)
  Source:                 v2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 2.299ns (49.996%)  route 2.299ns (50.004%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 24.270 - 20.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     4.638    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  v2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.094 f  v2_reg[3]/Q
                         net (fo=3, routed)           1.418     6.512    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X7Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.636 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.636    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.lut_sig
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.037 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.037    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.350 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.881     8.231    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[7]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.306     8.537 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][9]_i_2/O
                         net (fo=1, routed)           0.000     8.537    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][9]_i_2_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.913 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.913    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][9]_i_1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.236 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.236    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[9]
    SLICE_X6Y19          FDRE                                         r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.499    24.270    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y19          FDRE                                         r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][11]/C
                         clock pessimism              0.336    24.606    
                         clock uncertainty           -0.035    24.570    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.109    24.679    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][11]
  -------------------------------------------------------------------
                         required time                         24.679    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                 15.443    

Slack (MET) :             15.451ns  (required time - arrival time)
  Source:                 v2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 2.291ns (49.909%)  route 2.299ns (50.091%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 24.270 - 20.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     4.638    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  v2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.094 f  v2_reg[3]/Q
                         net (fo=3, routed)           1.418     6.512    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X7Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.636 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.636    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.lut_sig
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.037 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.037    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.350 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.881     8.231    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[7]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.306     8.537 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][9]_i_2/O
                         net (fo=1, routed)           0.000     8.537    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][9]_i_2_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.913 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.913    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][9]_i_1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.228 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.228    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[11]
    SLICE_X6Y19          FDRE                                         r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.499    24.270    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y19          FDRE                                         r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]/C
                         clock pessimism              0.336    24.606    
                         clock uncertainty           -0.035    24.570    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.109    24.679    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]
  -------------------------------------------------------------------
                         required time                         24.679    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                 15.451    

Slack (MET) :             15.527ns  (required time - arrival time)
  Source:                 v2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 2.215ns (49.066%)  route 2.299ns (50.934%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 24.270 - 20.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     4.638    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  v2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.094 f  v2_reg[3]/Q
                         net (fo=3, routed)           1.418     6.512    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X7Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.636 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.636    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.lut_sig
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.037 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.037    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.350 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.881     8.231    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[7]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.306     8.537 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][9]_i_2/O
                         net (fo=1, routed)           0.000     8.537    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][9]_i_2_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.913 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.913    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][9]_i_1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.152 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.152    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[10]
    SLICE_X6Y19          FDRE                                         r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.499    24.270    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y19          FDRE                                         r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][12]/C
                         clock pessimism              0.336    24.606    
                         clock uncertainty           -0.035    24.570    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.109    24.679    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][12]
  -------------------------------------------------------------------
                         required time                         24.679    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                 15.527    

Slack (MET) :             15.547ns  (required time - arrival time)
  Source:                 v2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 2.195ns (48.839%)  route 2.299ns (51.161%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 24.270 - 20.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     4.638    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  v2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.094 f  v2_reg[3]/Q
                         net (fo=3, routed)           1.418     6.512    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X7Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.636 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.636    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.lut_sig
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.037 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.037    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.350 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.881     8.231    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[7]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.306     8.537 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][9]_i_2/O
                         net (fo=1, routed)           0.000     8.537    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][9]_i_2_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.913 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.913    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][9]_i_1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.132 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.132    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[8]
    SLICE_X6Y19          FDRE                                         r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.499    24.270    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y19          FDRE                                         r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][10]/C
                         clock pessimism              0.336    24.606    
                         clock uncertainty           -0.035    24.570    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.109    24.679    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][10]
  -------------------------------------------------------------------
                         required time                         24.679    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                 15.547    

Slack (MET) :             15.601ns  (required time - arrival time)
  Source:                 v1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 2.448ns (55.113%)  route 1.994ns (44.887%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 24.264 - 20.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.618     4.631    clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  v1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.087 r  v1_reg[4]/Q
                         net (fo=3, routed)           1.152     6.238    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/A[4]
    SLICE_X5Y22          LUT2 (Prop_lut2_I1_O)        0.124     6.362 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[5].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.362    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[5].ppsub.stageN.lut_sig
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.912 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.912    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_7
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.225 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppsub.stageN.muxcy0_CARRY4/O[3]
                         net (fo=4, routed)           0.842     8.068    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[11]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682     8.750 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.750    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.073 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.073    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[13]
    SLICE_X6Y24          FDRE                                         r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.493    24.264    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y24          FDRE                                         r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][15]/C
                         clock pessimism              0.336    24.600    
                         clock uncertainty           -0.035    24.564    
    SLICE_X6Y24          FDRE (Setup_fdre_C_D)        0.109    24.673    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][15]
  -------------------------------------------------------------------
                         required time                         24.673    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                 15.601    

Slack (MET) :             15.672ns  (required time - arrival time)
  Source:                 v3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 2.448ns (56.070%)  route 1.918ns (43.930%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 24.267 - 20.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.612     4.625    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  v3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.081 r  v3_reg[5]/Q
                         net (fo=3, routed)           0.953     6.033    crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.157 r  crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[5].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.157    crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[5].ppsub.stageN.lut_sig
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.707 r  crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     6.716    crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_7
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.029 r  crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppsub.stageN.muxcy0_CARRY4/O[3]
                         net (fo=4, routed)           0.956     7.986    crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[11]
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682     8.668 r  crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.668    crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.991 r  crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.991    crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[13]
    SLICE_X2Y26          FDRE                                         r  crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.496    24.267    crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X2Y26          FDRE                                         r  crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][15]/C
                         clock pessimism              0.322    24.589    
                         clock uncertainty           -0.035    24.553    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)        0.109    24.662    crm932_c/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][15]
  -------------------------------------------------------------------
                         required time                         24.662    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                 15.672    

Slack (MET) :             15.699ns  (required time - arrival time)
  Source:                 v2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 2.261ns (52.051%)  route 2.083ns (47.949%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 24.271 - 20.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     4.638    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  v2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.094 f  v2_reg[3]/Q
                         net (fo=3, routed)           1.418     6.512    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X7Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.636 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.636    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppsub.stageN.lut_sig
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.037 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.037    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.371 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.665     8.036    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[5]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.303     8.339 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][9]_i_4/O
                         net (fo=1, routed)           0.000     8.339    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][9]_i_4_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.982 r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][9]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.982    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[7]
    SLICE_X6Y18          FDRE                                         r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.500    24.271    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y18          FDRE                                         r  crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][9]/C
                         clock pessimism              0.336    24.607    
                         clock uncertainty           -0.035    24.571    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.109    24.680    crm932_b/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][9]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                 15.699    

Slack (MET) :             15.705ns  (required time - arrival time)
  Source:                 v1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 2.344ns (54.036%)  route 1.994ns (45.964%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 24.264 - 20.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.618     4.631    clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  v1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.087 r  v1_reg[4]/Q
                         net (fo=3, routed)           1.152     6.238    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/A[4]
    SLICE_X5Y22          LUT2 (Prop_lut2_I1_O)        0.124     6.362 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[5].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.362    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[5].ppsub.stageN.lut_sig
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.912 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.912    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_7
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.225 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppsub.stageN.muxcy0_CARRY4/O[3]
                         net (fo=4, routed)           0.842     8.068    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[11]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682     8.750 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.750    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.969 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.969    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[12]
    SLICE_X6Y24          FDRE                                         r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.493    24.264    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y24          FDRE                                         r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][14]/C
                         clock pessimism              0.336    24.600    
                         clock uncertainty           -0.035    24.564    
    SLICE_X6Y24          FDRE (Setup_fdre_C_D)        0.109    24.673    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][14]
  -------------------------------------------------------------------
                         required time                         24.673    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                 15.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.578     1.415    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X7Y23          FDRE                                         r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][14]/Q
                         net (fo=1, routed)           0.056     1.611    t1[14]
    SLICE_X7Y23          FDRE                                         r  p1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.845     1.927    clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  p1_reg[3]/C
                         clock pessimism             -0.512     1.415    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.076     1.491    p1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.578     1.415    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X7Y23          FDRE                                         r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][12]/Q
                         net (fo=1, routed)           0.056     1.611    t1[12]
    SLICE_X7Y23          FDRE                                         r  p1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.845     1.927    clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  p1_reg[1]/C
                         clock pessimism             -0.512     1.415    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.075     1.490    p1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.578     1.415    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X7Y23          FDRE                                         r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][13]/Q
                         net (fo=1, routed)           0.056     1.611    t1[13]
    SLICE_X7Y23          FDRE                                         r  p1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.845     1.927    clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  p1_reg[2]/C
                         clock pessimism             -0.512     1.415    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.071     1.486    p1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.577     1.414    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X7Y24          FDRE                                         r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]/Q
                         net (fo=1, routed)           0.112     1.667    t1[19]
    SLICE_X6Y24          FDRE                                         r  p1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.844     1.926    clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  p1_reg[8]/C
                         clock pessimism             -0.499     1.427    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.060     1.487    p1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.578     1.415    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X7Y23          FDRE                                         r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]/Q
                         net (fo=1, routed)           0.170     1.726    t1[15]
    SLICE_X7Y24          FDRE                                         r  p1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.844     1.926    clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  p1_reg[4]/C
                         clock pessimism             -0.499     1.427    
    SLICE_X7Y24          FDRE (Hold_fdre_C_D)         0.075     1.502    p1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.577     1.414    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X7Y25          FDRE                                         r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/Q
                         net (fo=1, routed)           0.170     1.725    t1[20]
    SLICE_X7Y25          FDRE                                         r  p1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.844     1.926    clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  p1_reg[9]/C
                         clock pessimism             -0.512     1.414    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.076     1.490    p1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.577     1.414    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X7Y24          FDRE                                         r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/Q
                         net (fo=1, routed)           0.170     1.725    t1[16]
    SLICE_X7Y24          FDRE                                         r  p1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.844     1.926    clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  p1_reg[5]/C
                         clock pessimism             -0.512     1.414    
    SLICE_X7Y24          FDRE (Hold_fdre_C_D)         0.071     1.485    p1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.577     1.414    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X7Y24          FDRE                                         r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/Q
                         net (fo=1, routed)           0.201     1.756    t1[18]
    SLICE_X7Y24          FDRE                                         r  p1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.844     1.926    clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  p1_reg[7]/C
                         clock pessimism             -0.512     1.414    
    SLICE_X7Y24          FDRE (Hold_fdre_C_D)         0.078     1.492    p1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.272ns (71.547%)  route 0.108ns (28.453%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.580     1.417    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y22          FDRE                                         r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.164     1.581 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][7]/Q
                         net (fo=1, routed)           0.108     1.689    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][7]
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.045     1.734 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     1.734    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__0_i_1__0_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.797 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     1.797    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[7]
    SLICE_X7Y23          FDRE                                         r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.845     1.927    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X7Y23          FDRE                                         r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]/C
                         clock pessimism             -0.499     1.428    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.105     1.533    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.577     1.414    crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X7Y24          FDRE                                         r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  crm932_a/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]/Q
                         net (fo=1, routed)           0.201     1.756    t1[17]
    SLICE_X7Y24          FDRE                                         r  p1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.844     1.926    clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  p1_reg[6]/C
                         clock pessimism             -0.512     1.414    
    SLICE_X7Y24          FDRE (Hold_fdre_C_D)         0.076     1.490    p1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y22    p1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y25    p1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y25    p1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y23    p1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y23    p1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y23    p1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y24    p1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y24    p1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y24    p1_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y22    p1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y22    p1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y25    p1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y25    p1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y25    p1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y25    p1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y23    p1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y23    p1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y23    p1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y23    p1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y22    p1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y22    p1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y25    p1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y25    p1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y25    p1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y25    p1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y23    p1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y23    p1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y23    p1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y23    p1_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.344ns  (logic 3.123ns (58.440%)  route 2.221ns (41.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.612     4.625    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     5.143 r  y_reg[9]/Q
                         net (fo=1, routed)           2.221     7.364    y_OBUF[9]
    J14                  OBUF (Prop_obuf_I_O)         2.605     9.969 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.969    y[9]
    J14                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.233ns  (logic 3.126ns (59.744%)  route 2.107ns (40.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.612     4.625    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     5.143 r  y_reg[8]/Q
                         net (fo=1, routed)           2.107     7.249    y_OBUF[8]
    K15                  OBUF (Prop_obuf_I_O)         2.608     9.858 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.858    y[8]
    K15                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.194ns  (logic 3.134ns (60.339%)  route 2.060ns (39.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.611     4.624    clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518     5.142 r  y_reg[3]/Q
                         net (fo=1, routed)           2.060     7.202    y_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         2.616     9.818 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.818    y[3]
    M14                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.184ns  (logic 3.127ns (60.329%)  route 2.056ns (39.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.611     4.624    clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518     5.142 r  y_reg[5]/Q
                         net (fo=1, routed)           2.056     7.198    y_OBUF[5]
    M16                  OBUF (Prop_obuf_I_O)         2.609     9.807 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.807    y[5]
    M16                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.180ns  (logic 3.113ns (60.108%)  route 2.066ns (39.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.612     4.625    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     5.143 r  y_reg[7]/Q
                         net (fo=1, routed)           2.066     7.209    y_OBUF[7]
    L15                  OBUF (Prop_obuf_I_O)         2.595     9.805 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.805    y[7]
    L15                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.180ns  (logic 3.126ns (60.357%)  route 2.053ns (39.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.611     4.624    clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518     5.142 r  y_reg[4]/Q
                         net (fo=1, routed)           2.053     7.195    y_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         2.608     9.803 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.803    y[4]
    M17                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.172ns  (logic 3.138ns (60.669%)  route 2.034ns (39.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.611     4.624    clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518     5.142 r  y_reg[2]/Q
                         net (fo=1, routed)           2.034     7.176    y_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         2.620     9.795 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.795    y[2]
    N14                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.165ns  (logic 3.115ns (60.310%)  route 2.050ns (39.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.612     4.625    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     5.143 r  y_reg[6]/Q
                         net (fo=1, routed)           2.050     7.193    y_OBUF[6]
    M15                  OBUF (Prop_obuf_I_O)         2.597     9.790 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.790    y[6]
    M15                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.152ns  (logic 3.132ns (60.791%)  route 2.020ns (39.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.609     4.622    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.140 r  y_reg[1]/Q
                         net (fo=1, routed)           2.020     7.160    y_OBUF[1]
    N16                  OBUF (Prop_obuf_I_O)         2.614     9.773 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.773    y[1]
    N16                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.037ns  (logic 3.132ns (62.174%)  route 1.905ns (37.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.609     4.622    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.140 r  y_reg[0]/Q
                         net (fo=1, routed)           1.905     7.045    y_OBUF[0]
    N17                  OBUF (Prop_obuf_I_O)         2.614     9.659 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.659    y[0]
    N17                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.295ns (74.881%)  route 0.434ns (25.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.577     1.414    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164     1.578 r  y_reg[0]/Q
                         net (fo=1, routed)           0.434     2.012    y_OBUF[0]
    N17                  OBUF (Prop_obuf_I_O)         1.131     3.143 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.143    y[0]
    N17                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.295ns (73.704%)  route 0.462ns (26.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.577     1.414    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164     1.578 r  y_reg[1]/Q
                         net (fo=1, routed)           0.462     2.039    y_OBUF[1]
    N16                  OBUF (Prop_obuf_I_O)         1.131     3.170 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.170    y[1]
    N16                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.289ns (73.022%)  route 0.476ns (26.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.578     1.415    clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     1.579 r  y_reg[4]/Q
                         net (fo=1, routed)           0.476     2.055    y_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         1.125     3.180 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.180    y[4]
    M17                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.277ns (72.290%)  route 0.489ns (27.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.580     1.417    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.581 r  y_reg[7]/Q
                         net (fo=1, routed)           0.489     2.070    y_OBUF[7]
    L15                  OBUF (Prop_obuf_I_O)         1.113     3.182 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.182    y[7]
    L15                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.278ns (72.369%)  route 0.488ns (27.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.580     1.417    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.581 r  y_reg[6]/Q
                         net (fo=1, routed)           0.488     2.069    y_OBUF[6]
    M15                  OBUF (Prop_obuf_I_O)         1.114     3.183 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.183    y[6]
    M15                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.300ns (73.330%)  route 0.473ns (26.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.578     1.415    clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     1.579 r  y_reg[2]/Q
                         net (fo=1, routed)           0.473     2.051    y_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         1.136     3.188 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.188    y[2]
    N14                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.290ns (72.418%)  route 0.491ns (27.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.578     1.415    clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     1.579 r  y_reg[5]/Q
                         net (fo=1, routed)           0.491     2.070    y_OBUF[5]
    M16                  OBUF (Prop_obuf_I_O)         1.126     3.196 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.196    y[5]
    M16                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.297ns (72.258%)  route 0.498ns (27.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.578     1.415    clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     1.579 r  y_reg[3]/Q
                         net (fo=1, routed)           0.498     2.076    y_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.133     3.209 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.209    y[3]
    M14                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.289ns (71.278%)  route 0.520ns (28.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.580     1.417    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.581 r  y_reg[8]/Q
                         net (fo=1, routed)           0.520     2.100    y_OBUF[8]
    K15                  OBUF (Prop_obuf_I_O)         1.125     3.225 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.225    y[8]
    K15                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.286ns (70.159%)  route 0.547ns (29.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.580     1.417    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.581 r  y_reg[9]/Q
                         net (fo=1, routed)           0.547     2.128    y_OBUF[9]
    J14                  OBUF (Prop_obuf_I_O)         1.122     3.250 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.250    y[9]
    J14                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x1[2]
                            (input port)
  Destination:            v1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.932ns  (logic 0.978ns (33.339%)  route 1.955ns (66.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  x1[2] (IN)
                         net (fo=0)                   0.000     0.000    x1[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.978     0.978 r  x1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.955     2.932    x1_IBUF[2]
    SLICE_X5Y18          FDRE                                         r  v1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.500     4.271    clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  v1_reg[4]/C

Slack:                    inf
  Source:                 x1[0]
                            (input port)
  Destination:            v1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.929ns  (logic 0.949ns (32.396%)  route 1.980ns (67.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  x1[0] (IN)
                         net (fo=0)                   0.000     0.000    x1[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  x1_IBUF[0]_inst/O
                         net (fo=1, routed)           1.980     2.929    x1_IBUF[0]
    SLICE_X5Y17          FDRE                                         r  v1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.502     4.273    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  v1_reg[2]/C

Slack:                    inf
  Source:                 x1[3]
                            (input port)
  Destination:            v1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.765ns  (logic 0.958ns (34.663%)  route 1.807ns (65.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  x1[3] (IN)
                         net (fo=0)                   0.000     0.000    x1[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  x1_IBUF[3]_inst/O
                         net (fo=1, routed)           1.807     2.765    x1_IBUF[3]
    SLICE_X5Y18          FDRE                                         r  v1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.500     4.271    clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  v1_reg[5]/C

Slack:                    inf
  Source:                 x1[1]
                            (input port)
  Destination:            v1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.755ns  (logic 0.979ns (35.546%)  route 1.776ns (64.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  x1[1] (IN)
                         net (fo=0)                   0.000     0.000    x1[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.979     0.979 r  x1_IBUF[1]_inst/O
                         net (fo=1, routed)           1.776     2.755    x1_IBUF[1]
    SLICE_X5Y18          FDRE                                         r  v1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.500     4.271    clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  v1_reg[3]/C

Slack:                    inf
  Source:                 x1[5]
                            (input port)
  Destination:            v1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.741ns  (logic 0.954ns (34.799%)  route 1.787ns (65.201%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  x1[5] (IN)
                         net (fo=0)                   0.000     0.000    x1[5]
    U12                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  x1_IBUF[5]_inst/O
                         net (fo=1, routed)           1.787     2.741    x1_IBUF[5]
    SLICE_X5Y21          FDRE                                         r  v1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.498     4.269    clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  v1_reg[7]/C

Slack:                    inf
  Source:                 x1[6]
                            (input port)
  Destination:            v1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.696ns  (logic 0.953ns (35.369%)  route 1.742ns (64.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  x1[6] (IN)
                         net (fo=0)                   0.000     0.000    x1[6]
    T12                  IBUF (Prop_ibuf_I_O)         0.953     0.953 r  x1_IBUF[6]_inst/O
                         net (fo=1, routed)           1.742     2.696    x1_IBUF[6]
    SLICE_X5Y21          FDRE                                         r  v1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.498     4.269    clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  v1_reg[8]/C

Slack:                    inf
  Source:                 x1[9]
                            (input port)
  Destination:            v1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.564ns  (logic 0.961ns (37.477%)  route 1.603ns (62.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  x1[9] (IN)
                         net (fo=0)                   0.000     0.000    x1[9]
    V14                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  x1_IBUF[9]_inst/O
                         net (fo=1, routed)           1.603     2.564    x1_IBUF[9]
    SLICE_X5Y21          FDRE                                         r  v1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.498     4.269    clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  v1_reg[11]/C

Slack:                    inf
  Source:                 x1[8]
                            (input port)
  Destination:            v1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.538ns  (logic 0.965ns (38.012%)  route 1.574ns (61.988%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  x1[8] (IN)
                         net (fo=0)                   0.000     0.000    x1[8]
    V12                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  x1_IBUF[8]_inst/O
                         net (fo=1, routed)           1.574     2.538    x1_IBUF[8]
    SLICE_X5Y21          FDRE                                         r  v1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.498     4.269    clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  v1_reg[10]/C

Slack:                    inf
  Source:                 x1[4]
                            (input port)
  Destination:            v1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.508ns  (logic 0.955ns (38.083%)  route 1.553ns (61.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  x1[4] (IN)
                         net (fo=0)                   0.000     0.000    x1[4]
    U11                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  x1_IBUF[4]_inst/O
                         net (fo=1, routed)           1.553     2.508    x1_IBUF[4]
    SLICE_X5Y18          FDRE                                         r  v1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.500     4.271    clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  v1_reg[6]/C

Slack:                    inf
  Source:                 x1[7]
                            (input port)
  Destination:            v1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.446ns  (logic 0.962ns (39.338%)  route 1.484ns (60.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  x1[7] (IN)
                         net (fo=0)                   0.000     0.000    x1[7]
    V13                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  x1_IBUF[7]_inst/O
                         net (fo=1, routed)           1.484     2.446    x1_IBUF[7]
    SLICE_X4Y21          FDRE                                         r  v1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.498     4.269    clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  v1_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x2[9]
                            (input port)
  Destination:            v2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.189ns (38.698%)  route 0.300ns (61.302%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  x2[9] (IN)
                         net (fo=0)                   0.000     0.000    x2[9]
    T18                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  x2_IBUF[9]_inst/O
                         net (fo=1, routed)           0.300     0.489    x2_IBUF[9]
    SLICE_X0Y19          FDRE                                         r  v2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.852     1.934    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  v2_reg[11]/C

Slack:                    inf
  Source:                 x2[8]
                            (input port)
  Destination:            v2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.190ns (38.851%)  route 0.300ns (61.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  x2[8] (IN)
                         net (fo=0)                   0.000     0.000    x2[8]
    T17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  x2_IBUF[8]_inst/O
                         net (fo=1, routed)           0.300     0.490    x2_IBUF[8]
    SLICE_X0Y18          FDRE                                         r  v2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.853     1.935    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  v2_reg[10]/C

Slack:                    inf
  Source:                 x3[3]
                            (input port)
  Destination:            v3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.194ns (39.359%)  route 0.300ns (60.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  x3[3] (IN)
                         net (fo=0)                   0.000     0.000    x3[3]
    T15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  x3_IBUF[3]_inst/O
                         net (fo=1, routed)           0.300     0.494    x3_IBUF[3]
    SLICE_X0Y23          FDRE                                         r  v3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.847     1.929    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  v3_reg[5]/C

Slack:                    inf
  Source:                 x3[8]
                            (input port)
  Destination:            v3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.181ns (34.934%)  route 0.337ns (65.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  x3[8] (IN)
                         net (fo=0)                   0.000     0.000    x3[8]
    P18                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  x3_IBUF[8]_inst/O
                         net (fo=1, routed)           0.337     0.518    x3_IBUF[8]
    SLICE_X2Y28          FDRE                                         r  v3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.850     1.932    clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  v3_reg[10]/C

Slack:                    inf
  Source:                 x2[1]
                            (input port)
  Destination:            v2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.180ns (34.024%)  route 0.349ns (65.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  x2[1] (IN)
                         net (fo=0)                   0.000     0.000    x2[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  x2_IBUF[1]_inst/O
                         net (fo=1, routed)           0.349     0.529    x2_IBUF[1]
    SLICE_X5Y12          FDRE                                         r  v2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.856     1.938    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  v2_reg[3]/C

Slack:                    inf
  Source:                 x2[2]
                            (input port)
  Destination:            v2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.176ns (32.915%)  route 0.358ns (67.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  x2[2] (IN)
                         net (fo=0)                   0.000     0.000    x2[2]
    R13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  x2_IBUF[2]_inst/O
                         net (fo=1, routed)           0.358     0.534    x2_IBUF[2]
    SLICE_X2Y15          FDRE                                         r  v2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.856     1.938    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  v2_reg[4]/C

Slack:                    inf
  Source:                 x3[7]
                            (input port)
  Destination:            v3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.179ns (33.131%)  route 0.362ns (66.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  x3[7] (IN)
                         net (fo=0)                   0.000     0.000    x3[7]
    P16                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  x3_IBUF[7]_inst/O
                         net (fo=1, routed)           0.362     0.541    x3_IBUF[7]
    SLICE_X2Y27          FDRE                                         r  v3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.849     1.931    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  v3_reg[9]/C

Slack:                    inf
  Source:                 x3[9]
                            (input port)
  Destination:            v3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.181ns (33.275%)  route 0.364ns (66.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  x3[9] (IN)
                         net (fo=0)                   0.000     0.000    x3[9]
    N18                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  x3_IBUF[9]_inst/O
                         net (fo=1, routed)           0.364     0.545    x3_IBUF[9]
    SLICE_X3Y28          FDRE                                         r  v3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.850     1.932    clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  v3_reg[11]/C

Slack:                    inf
  Source:                 x2[7]
                            (input port)
  Destination:            v2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.191ns (34.573%)  route 0.362ns (65.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  x2[7] (IN)
                         net (fo=0)                   0.000     0.000    x2[7]
    U17                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  x2_IBUF[7]_inst/O
                         net (fo=1, routed)           0.362     0.553    x2_IBUF[7]
    SLICE_X2Y17          FDRE                                         r  v2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.854     1.936    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  v2_reg[9]/C

Slack:                    inf
  Source:                 x2[6]
                            (input port)
  Destination:            v2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.195ns (35.062%)  route 0.362ns (64.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  x2[6] (IN)
                         net (fo=0)                   0.000     0.000    x2[6]
    U15                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  x2_IBUF[6]_inst/O
                         net (fo=1, routed)           0.362     0.557    x2_IBUF[6]
    SLICE_X2Y16          FDRE                                         r  v2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.855     1.937    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  v2_reg[8]/C





