
*** Running vivado
    with args -log Imageprocessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Imageprocessor.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Imageprocessor.tcl -notrace
Command: synth_design -top Imageprocessor -part xc7a200tfbg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15016
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1183.215 ; gain = 42.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Imageprocessor' [D:/Yolo_FPGA/Sobel - timing-align/Sobel.srcs/sources_1/new/Imageprocessor.v:3]
INFO: [Synth 8-6157] synthesizing module 'Rgb_to_ycrcb' [D:/Yolo_FPGA/Sobel - timing-align/Sobel.srcs/sources_1/new/Rgb_to_ycrcb.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Rgb_to_ycrcb' (1#1) [D:/Yolo_FPGA/Sobel - timing-align/Sobel.srcs/sources_1/new/Rgb_to_ycrcb.v:2]
INFO: [Synth 8-6157] synthesizing module 'VIP_Matrix_Generate_3x3_8Bit' [D:/Yolo_FPGA/Sobel - timing-align/Sobel.srcs/sources_1/new/VIP_Matrix_Generate_3x3_8Bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'c_shift_ram_0' [D:/Yolo_FPGA/Sobel - timing-align/Sobel.runs/synth_1/.Xil/Vivado-13332-LAPTOP-P4BALFEC/realtime/c_shift_ram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_shift_ram_0' (2#1) [D:/Yolo_FPGA/Sobel - timing-align/Sobel.runs/synth_1/.Xil/Vivado-13332-LAPTOP-P4BALFEC/realtime/c_shift_ram_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RW1'. This will prevent further optimization [D:/Yolo_FPGA/Sobel - timing-align/Sobel.srcs/sources_1/new/VIP_Matrix_Generate_3x3_8Bit.v:37]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RW2'. This will prevent further optimization [D:/Yolo_FPGA/Sobel - timing-align/Sobel.srcs/sources_1/new/VIP_Matrix_Generate_3x3_8Bit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'VIP_Matrix_Generate_3x3_8Bit' (3#1) [D:/Yolo_FPGA/Sobel - timing-align/Sobel.srcs/sources_1/new/VIP_Matrix_Generate_3x3_8Bit.v:3]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_Rgb_to_ycrcb'. This will prevent further optimization [D:/Yolo_FPGA/Sobel - timing-align/Sobel.srcs/sources_1/new/Imageprocessor.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Imageprocessor' (4#1) [D:/Yolo_FPGA/Sobel - timing-align/Sobel.srcs/sources_1/new/Imageprocessor.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1240.504 ; gain = 99.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1258.438 ; gain = 117.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1258.438 ; gain = 117.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1258.438 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Yolo_FPGA/Sobel - timing-align/Sobel.gen/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'u_VIP_Matrix_Generate_3x3_8Bit/RW2'
Finished Parsing XDC File [d:/Yolo_FPGA/Sobel - timing-align/Sobel.gen/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'u_VIP_Matrix_Generate_3x3_8Bit/RW2'
Parsing XDC File [d:/Yolo_FPGA/Sobel - timing-align/Sobel.gen/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'u_VIP_Matrix_Generate_3x3_8Bit/RW1'
Finished Parsing XDC File [d:/Yolo_FPGA/Sobel - timing-align/Sobel.gen/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'u_VIP_Matrix_Generate_3x3_8Bit/RW1'
Parsing XDC File [D:/Yolo_FPGA/Sobel - timing-align/Sobel.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [D:/Yolo_FPGA/Sobel - timing-align/Sobel.srcs/constrs_1/new/constrain.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1372.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1372.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1372.043 ; gain = 230.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1372.043 ; gain = 230.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_VIP_Matrix_Generate_3x3_8Bit/RW1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_VIP_Matrix_Generate_3x3_8Bit/RW2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1372.043 ; gain = 230.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1372.043 ; gain = 230.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 6     
+---Registers : 
	             2055 Bit    Registers := 3     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP G11, operation Mode is: A*(B:0x96).
DSP Report: operator G11 is absorbed into DSP G11.
DSP Report: Generating DSP B11, operation Mode is: A*(B:0x1d).
DSP Report: operator B11 is absorbed into DSP B11.
DSP Report: Generating DSP R11, operation Mode is: A*(B:0x4d).
DSP Report: operator R11 is absorbed into DSP R11.
DSP Report: Generating DSP Gxy_square_reg1, operation Mode is: A*B.
DSP Report: operator Gxy_square_reg1 is absorbed into DSP Gxy_square_reg1.
DSP Report: Generating DSP Gxy_square_reg0, operation Mode is: PCIN+A*B.
DSP Report: operator Gxy_square_reg0 is absorbed into DSP Gxy_square_reg0.
DSP Report: operator Gxy_square_reg1 is absorbed into DSP Gxy_square_reg0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1372.043 ; gain = 230.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Rgb_to_ycrcb                 | A*(B:0x96)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rgb_to_ycrcb                 | A*(B:0x1d)  | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rgb_to_ycrcb                 | A*(B:0x4d)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VIP_Matrix_Generate_3x3_8Bit | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VIP_Matrix_Generate_3x3_8Bit | PCIN+A*B    | 10     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 1376.227 ; gain = 235.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1378.785 ; gain = 237.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1398.203 ; gain = 257.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 1403.992 ; gain = 262.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 1403.992 ; gain = 262.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 1403.992 ; gain = 262.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 1403.992 ; gain = 262.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 1403.992 ; gain = 262.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 1403.992 ; gain = 262.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                  | RTL Name            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|VIP_Matrix_Generate_3x3_8Bit | valid_reg_reg[2054] | 2055   | 1     | YES          | NO                 | YES               | 0      | 65      | 
|VIP_Matrix_Generate_3x3_8Bit | vsync_reg_reg[2054] | 2055   | 1     | YES          | NO                 | YES               | 0      | 65      | 
|VIP_Matrix_Generate_3x3_8Bit | href_reg_reg[2054]  | 2055   | 1     | YES          | NO                 | YES               | 0      | 65      | 
+-----------------------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |c_shift_ram_0 |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |c_shift_ram    |     1|
|2     |c_shift_ram_0_ |     1|
|3     |BUFG           |     1|
|4     |CARRY4         |    29|
|5     |DSP48E1        |     5|
|6     |LUT1           |     2|
|7     |LUT2           |    76|
|8     |LUT3           |    73|
|9     |LUT4           |    60|
|10    |LUT5           |     4|
|11    |LUT6           |     5|
|12    |SRLC32E        |   195|
|13    |FDCE           |  2296|
|14    |FDRE           |     3|
|15    |IBUF           |    53|
|16    |OBUF           |     4|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 1403.992 ; gain = 262.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 1403.992 ; gain = 149.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 1403.992 ; gain = 262.941
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1416.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Imageprocessor' is not ideal for floorplanning, since the cellview 'VIP_Matrix_Generate_3x3_8Bit' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1416.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:51 . Memory (MB): peak = 1416.012 ; gain = 274.961
INFO: [Common 17-1381] The checkpoint 'D:/Yolo_FPGA/Sobel - timing-align/Sobel.runs/synth_1/Imageprocessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Imageprocessor_utilization_synth.rpt -pb Imageprocessor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 19:23:28 2024...
