<profile>

<section name = "Vitis HLS Report for 'nnlayer'" level="0">
<item name = "Date">Tue Apr 12 22:38:33 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">Neuron_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.510 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282">nnlayer_Pipeline_VITIS_LOOP_87_1, 2, 65537, 20.000 ns, 0.655 ms, 2, 65537, no</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292">nnlayer_Pipeline_VITIS_LOOP_45_1, 2, 258, 20.000 ns, 2.580 us, 2, 258, no</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300">nnlayer_Pipeline_VITIS_LOOP_30_1, 2, 286, 20.000 ns, 2.860 us, 2, 286, no</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309">nnlayer_Pipeline_VITIS_LOOP_16_1, 2, 257, 20.000 ns, 2.570 us, 2, 257, no</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318">nnlayer_Pipeline_VITIS_LOOP_116_1, 2, 257, 20.000 ns, 2.570 us, 2, 257, no</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327">nnlayer_Pipeline_VITIS_LOOP_96_2, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_94_1">?, ?, ?, -, -, 0 ~ 255, no</column>
<column name="- VITIS_LOOP_52_2">0, 10200, 10 ~ 40, -, -, 0 ~ 255, no</column>
<column name="- VITIS_LOOP_77_3">7808, 7808, 61, -, -, 128, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 678, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">19, 6, 3276, 2863, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 860, -</column>
<column name="Register">-, -, 584, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">7, 2, 3, 8, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 19, 0, 421, 402, 0</column>
<column name="mul_24s_26ns_50_1_1_U26">mul_24s_26ns_50_1_1, 0, 2, 0, 43, 0</column>
<column name="mul_32ns_26ns_42_1_1_U28">mul_32ns_26ns_42_1_1, 0, 3, 0, 20, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318">nnlayer_Pipeline_VITIS_LOOP_116_1, 0, 0, 19, 64, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309">nnlayer_Pipeline_VITIS_LOOP_16_1, 0, 0, 19, 79, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300">nnlayer_Pipeline_VITIS_LOOP_30_1, 0, 0, 1649, 1302, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292">nnlayer_Pipeline_VITIS_LOOP_45_1, 0, 0, 38, 141, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282">nnlayer_Pipeline_VITIS_LOOP_87_1, 0, 0, 19, 66, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327">nnlayer_Pipeline_VITIS_LOOP_96_2, 0, 1, 106, 141, 0</column>
<column name="udiv_26ns_26s_26_30_seq_1_U27">udiv_26ns_26s_26_30_seq_1, 0, 0, 322, 194, 0</column>
<column name="udiv_56ns_56ns_16_60_seq_1_U29">udiv_56ns_56ns_16_60_seq_1, 0, 0, 683, 411, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="output_V_U">output_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="resArray_V_U">resArray_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_11_fu_742_p2">+, 0, 0, 15, 8, 1</column>
<column name="i_12_fu_448_p2">+, 0, 0, 15, 8, 1</column>
<column name="outNeurons_2_fu_380_p2">+, 0, 0, 15, 8, 1</column>
<column name="ret_V_3_fu_614_p2">+, 0, 0, 31, 24, 17</column>
<column name="sum_V_1_fu_722_p2">+, 0, 0, 63, 56, 56</column>
<column name="ret_V_4_fu_601_p2">-, 0, 0, 23, 16, 16</column>
<column name="ret_V_fu_474_p2">-, 0, 0, 24, 17, 17</column>
<column name="sub_ln1201_1_fu_572_p2">-, 0, 0, 23, 1, 16</column>
<column name="sub_ln1201_fu_551_p2">-, 0, 0, 56, 1, 49</column>
<column name="sub_ln712_fu_498_p2">-, 0, 0, 23, 1, 16</column>
<column name="x_V_fu_485_p2">-, 0, 0, 23, 16, 16</column>
<column name="ap_predicate_op382_call_state110">and, 0, 0, 2, 1, 1</column>
<column name="cmp4_i19880_fu_363_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln1547_2_fu_630_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln1547_fu_459_p2">icmp, 0, 0, 26, 56, 1</column>
<column name="icmp_ln1548_fu_479_p2">icmp, 0, 0, 13, 17, 13</column>
<column name="icmp_ln52_fu_443_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln77_fu_736_p2">icmp, 0, 0, 11, 8, 9</column>
<column name="icmp_ln87_fu_352_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln94_fu_375_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="lshr_ln1201_fu_657_p2">lshr, 0, 0, 100, 17, 32</column>
<column name="ap_block_state110_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="fixed_V_fu_578_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln1201_fu_566_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln7_fu_504_p3">select, 0, 0, 16, 1, 16</column>
<column name="shl_ln740_fu_694_p2">shl, 0, 0, 100, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">552, 111, 1, 111</column>
<column name="i_9_fu_184">9, 2, 8, 16</column>
<column name="i_fu_180">9, 2, 8, 16</column>
<column name="outNeurons_fu_172">9, 2, 8, 16</column>
<column name="output_V_address0">53, 10, 7, 70</column>
<column name="output_V_ce0">37, 7, 1, 7</column>
<column name="output_V_d0">20, 4, 16, 64</column>
<column name="output_V_we0">14, 3, 1, 3</column>
<column name="output_r_address0">25, 5, 7, 35</column>
<column name="output_r_ce0">25, 5, 1, 5</column>
<column name="output_r_d0">25, 5, 16, 80</column>
<column name="output_r_we0">25, 5, 1, 5</column>
<column name="resArray_V_address0">20, 4, 7, 28</column>
<column name="resArray_V_d0">14, 3, 32, 96</column>
<column name="storemerge8_reg_268">14, 3, 32, 96</column>
<column name="sum_V_fu_176">9, 2, 56, 112</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="activation_read_reg_777">8, 0, 8, 0</column>
<column name="ap_CS_fsm">110, 0, 110, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="cmp4_i19880_reg_825">1, 0, 1, 0</column>
<column name="empty_reg_794">8, 0, 8, 0</column>
<column name="fixed_V_reg_931">16, 0, 16, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg">1, 0, 1, 0</column>
<column name="i_12_reg_874">8, 0, 8, 0</column>
<column name="i_9_fu_184">8, 0, 8, 0</column>
<column name="i_fu_180">8, 0, 8, 0</column>
<column name="icmp_ln1547_2_reg_948">1, 0, 1, 0</column>
<column name="icmp_ln1547_reg_889">1, 0, 1, 0</column>
<column name="icmp_ln1548_reg_900">1, 0, 1, 0</column>
<column name="icmp_ln87_reg_814">1, 0, 1, 0</column>
<column name="lshr_ln1201_reg_966">32, 0, 32, 0</column>
<column name="mul_i_reg_837">7, 0, 14, 7</column>
<column name="numOfInNeurons_read_reg_788">16, 0, 16, 0</column>
<column name="numOfOutputNeurons_read_reg_781">16, 0, 16, 0</column>
<column name="outNeurons_2_reg_832">8, 0, 8, 0</column>
<column name="outNeurons_fu_172">8, 0, 8, 0</column>
<column name="output_V_addr_1_reg_884">7, 0, 7, 0</column>
<column name="output_V_addr_reg_842">7, 0, 7, 0</column>
<column name="p_Result_s_reg_936">8, 0, 8, 0</column>
<column name="r_V_reg_961">26, 0, 26, 0</column>
<column name="reg_343">16, 0, 16, 0</column>
<column name="resArray_V_addr_1_reg_904">7, 0, 7, 0</column>
<column name="rhs_reg_847">8, 0, 16, 8</column>
<column name="select_ln7_reg_909">16, 0, 16, 0</column>
<column name="sext_ln52_reg_852">9, 0, 17, 8</column>
<column name="storemerge8_reg_268">32, 0, 32, 0</column>
<column name="sum_V_fu_176">56, 0, 56, 0</column>
<column name="tmp_1_reg_914">1, 0, 1, 0</column>
<column name="tmp_2_reg_952">1, 0, 1, 0</column>
<column name="tmp_3_cast_reg_925">16, 0, 16, 0</column>
<column name="tmp_6_reg_971">26, 0, 26, 0</column>
<column name="tmp_V_1_reg_943">16, 0, 16, 0</column>
<column name="trunc_ln1201_reg_920">49, 0, 49, 0</column>
<column name="zext_ln56_reg_879">8, 0, 64, 56</column>
<column name="zext_ln80_reg_989">8, 0, 64, 56</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 16, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 16, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_local_block">out, 1, ap_ctrl_hs, nnlayer, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, nnlayer, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, nnlayer, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, nnlayer, return value</column>
</table>
</item>
</section>
</profile>
