;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-30
	MOV -4, <-20
	DJN -1, @-20
	SUB -1, <-26
	MOV @107, 106
	ADD #270, <1
	SLT 172, @10
	SPL 940, 60
	DJN 172, <10
	SUB @-127, 100
	DJN 172, <10
	SUB @0, @-2
	SPL 0, -2
	SPL 0, -2
	DAT <42, <200
	SUB 12, @10
	JMN @270, 0
	SPL @12, #262
	SLT 940, 60
	CMP @0, @-2
	JMZ <107, 106
	ADD 940, 60
	DJN 172, <10
	ADD @12, @10
	MOV 0, @12
	SUB -207, <-120
	DAT #107, #106
	SPL @12, #262
	JMN 30, 9
	SLT 20, @12
	SPL 940, 60
	MOV #72, @-3
	SUB <12, @-3
	CMP @-127, 100
	SPL @12, #262
	SUB -207, <-120
	JMP @42, #200
	ADD @12, @10
	SUB 12, @10
	MOV #72, @-3
	SUB 12, @10
	SPL @72, <-3
	SUB @-127, 100
	SPL 0, <402
	SPL 0, <402
	MOV -4, <-20
	SPL @300, 90
	SPL 0, <402
	SPL 0, <402
