<stg><name>global_mean_pooling</name>


<trans_list>

<trans id="132" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="53" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32">
<![CDATA[
:0 %dim = alloca i32 1

]]></Node>
<StgValue><ssdm name="dim"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes

]]></Node>
<StgValue><ssdm name="num_of_nodes_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="28" op_0_bw="64">
<![CDATA[
:2 %sum_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_V_loc"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="64" op_66_bw="64" op_67_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8, i28 %out_nodes_features_skip_concat_bias_V_9, i28 %out_nodes_features_skip_concat_bias_V_10, i28 %out_nodes_features_skip_concat_bias_V_11, i28 %out_nodes_features_skip_concat_bias_V_12, i28 %out_nodes_features_skip_concat_bias_V_13, i28 %out_nodes_features_skip_concat_bias_V_14, i28 %out_nodes_features_skip_concat_bias_V_15, void @out_nodes_features_skip_concat_bias_V_16, void @out_nodes_features_skip_concat_bias_V_17, void @out_nodes_features_skip_concat_bias_V_18, void @out_nodes_features_skip_concat_bias_V_19, void @out_nodes_features_skip_concat_bias_V_20, void @out_nodes_features_skip_concat_bias_V_21, void @out_nodes_features_skip_concat_bias_V_22, void @out_nodes_features_skip_concat_bias_V_23, void @out_nodes_features_skip_concat_bias_V_24, void @out_nodes_features_skip_concat_bias_V_25, void @out_nodes_features_skip_concat_bias_V_26, void @out_nodes_features_skip_concat_bias_V_27, void @out_nodes_features_skip_concat_bias_V_28, void @out_nodes_features_skip_concat_bias_V_29, void @out_nodes_features_skip_concat_bias_V_30, void @out_nodes_features_skip_concat_bias_V_31, void @out_nodes_features_skip_concat_bias_V_32, void @out_nodes_features_skip_concat_bias_V_33, void @out_nodes_features_skip_concat_bias_V_34, void @out_nodes_features_skip_concat_bias_V_35, void @out_nodes_features_skip_concat_bias_V_36, void @out_nodes_features_skip_concat_bias_V_37, void @out_nodes_features_skip_concat_bias_V_38, void @out_nodes_features_skip_concat_bias_V_39, void @out_nodes_features_skip_concat_bias_V_40, void @out_nodes_features_skip_concat_bias_V_41, void @out_nodes_features_skip_concat_bias_V_42, void @out_nodes_features_skip_concat_bias_V_43, void @out_nodes_features_skip_concat_bias_V_44, void @out_nodes_features_skip_concat_bias_V_45, void @out_nodes_features_skip_concat_bias_V_46, void @out_nodes_features_skip_concat_bias_V_47, void @out_nodes_features_skip_concat_bias_V_48, void @out_nodes_features_skip_concat_bias_V_49, void @out_nodes_features_skip_concat_bias_V_50, void @out_nodes_features_skip_concat_bias_V_51, void @out_nodes_features_skip_concat_bias_V_52, void @out_nodes_features_skip_concat_bias_V_53, void @out_nodes_features_skip_concat_bias_V_54, void @out_nodes_features_skip_concat_bias_V_55, void @out_nodes_features_skip_concat_bias_V_56, void @out_nodes_features_skip_concat_bias_V_57, void @out_nodes_features_skip_concat_bias_V_58, void @out_nodes_features_skip_concat_bias_V_59, void @out_nodes_features_skip_concat_bias_V_60, void @out_nodes_features_skip_concat_bias_V_61, void @out_nodes_features_skip_concat_bias_V_62, void @out_nodes_features_skip_concat_bias_V_63, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %h_graph_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="32">
<![CDATA[
:5 %empty = trunc i32 %num_of_nodes_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="28" op_0_bw="28" op_1_bw="10" op_2_bw="18">
<![CDATA[
:6 %conv_i_i_i = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i10.i18, i10 %empty, i18 0

]]></Node>
<StgValue><ssdm name="conv_i_i_i"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="46" op_0_bw="28">
<![CDATA[
:7 %conv_i = sext i28 %conv_i_i_i

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8 %store_ln290 = store i5 0, i5 %dim

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln290 = br void

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %dim_1 = load i5 %dim

]]></Node>
<StgValue><ssdm name="dim_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %icmp_ln290 = icmp_eq  i5 %dim_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln290"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_93 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %add_ln290 = add i5 %dim_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln290"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln290 = br i1 %icmp_ln290, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="5">
<![CDATA[
.split:2 %trunc_ln712 = trunc i5 %dim_1

]]></Node>
<StgValue><ssdm name="trunc_ln712"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28">
<![CDATA[
.split:3 %call_ln712 = call void @global_mean_pooling_Pipeline_VITIS_LOOP_292_2, i32 %num_of_nodes_read, i4 %trunc_ln712, i28 %sum_V_loc, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8, i28 %out_nodes_features_skip_concat_bias_V_9, i28 %out_nodes_features_skip_concat_bias_V_10, i28 %out_nodes_features_skip_concat_bias_V_11, i28 %out_nodes_features_skip_concat_bias_V_12, i28 %out_nodes_features_skip_concat_bias_V_13, i28 %out_nodes_features_skip_concat_bias_V_14, i28 %out_nodes_features_skip_concat_bias_V_15

]]></Node>
<StgValue><ssdm name="call_ln712"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:10 %store_ln290 = store i5 %add_ln290, i5 %dim

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
:0 %ret_ln297 = ret

]]></Node>
<StgValue><ssdm name="ret_ln297"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="73" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28">
<![CDATA[
.split:3 %call_ln712 = call void @global_mean_pooling_Pipeline_VITIS_LOOP_292_2, i32 %num_of_nodes_read, i4 %trunc_ln712, i28 %sum_V_loc, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8, i28 %out_nodes_features_skip_concat_bias_V_9, i28 %out_nodes_features_skip_concat_bias_V_10, i28 %out_nodes_features_skip_concat_bias_V_11, i28 %out_nodes_features_skip_concat_bias_V_12, i28 %out_nodes_features_skip_concat_bias_V_13, i28 %out_nodes_features_skip_concat_bias_V_14, i28 %out_nodes_features_skip_concat_bias_V_15

]]></Node>
<StgValue><ssdm name="call_ln712"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
.split:4 %sum_V_loc_load = load i28 %sum_V_loc

]]></Node>
<StgValue><ssdm name="sum_V_loc_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split:5 %t = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %sum_V_loc_load, i18 0

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="50" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="49" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="78" st_id="6" stage="48" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="47" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="80" st_id="8" stage="46" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="81" st_id="9" stage="45" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="82" st_id="10" stage="44" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="83" st_id="11" stage="43" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="42" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="85" st_id="13" stage="41" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="86" st_id="14" stage="40" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="87" st_id="15" stage="39" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="88" st_id="16" stage="38" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="89" st_id="17" stage="37" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="90" st_id="18" stage="36" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="91" st_id="19" stage="35" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="92" st_id="20" stage="34" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="93" st_id="21" stage="33" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="94" st_id="22" stage="32" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="95" st_id="23" stage="31" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="96" st_id="24" stage="30" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="97" st_id="25" stage="29" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="98" st_id="26" stage="28" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="99" st_id="27" stage="27" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="100" st_id="28" stage="26" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="101" st_id="29" stage="25" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="102" st_id="30" stage="24" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="103" st_id="31" stage="23" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="104" st_id="32" stage="22" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="105" st_id="33" stage="21" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="106" st_id="34" stage="20" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="107" st_id="35" stage="19" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="108" st_id="36" stage="18" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="109" st_id="37" stage="17" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="110" st_id="38" stage="16" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="111" st_id="39" stage="15" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="112" st_id="40" stage="14" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="113" st_id="41" stage="13" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="114" st_id="42" stage="12" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="115" st_id="43" stage="11" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="116" st_id="44" stage="10" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="117" st_id="45" stage="9" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="118" st_id="46" stage="8" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="119" st_id="47" stage="7" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="120" st_id="48" stage="6" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="121" st_id="49" stage="5" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="122" st_id="50" stage="4" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="123" st_id="51" stage="3" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="124" st_id="52" stage="2" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="125" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="5">
<![CDATA[
.split:0 %zext_ln290 = zext i5 %dim_1

]]></Node>
<StgValue><ssdm name="zext_ln290"/></StgValue>
</operation>

<operation id="126" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln290 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln290"/></StgValue>
</operation>

<operation id="127" st_id="53" stage="1" lat="50">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split:6 %sdiv_ln1201 = sdiv i46 %t, i46 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="128" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="28" op_0_bw="28">
<![CDATA[
.split:7 %trunc_ln712_1 = trunc i28 %sdiv_ln1201

]]></Node>
<StgValue><ssdm name="trunc_ln712_1"/></StgValue>
</operation>

<operation id="129" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %h_graph_V_addr = getelementptr i28 %h_graph_V, i64 0, i64 %zext_ln290

]]></Node>
<StgValue><ssdm name="h_graph_V_addr"/></StgValue>
</operation>

<operation id="130" st_id="53" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="28" op_1_bw="8">
<![CDATA[
.split:9 %store_ln295 = store i28 %trunc_ln712_1, i8 %h_graph_V_addr

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="131" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.split:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
