<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Pin: REG (specific to the IA-32 and Intel(R) 64 architectures)</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.1-p1 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="namespaces.html"><span>Namespaces</span></a></li>
    <li><a href="classes.html"><span>Classes</span></a></li>
    <li>
      <form action="search.php" method="get">
        <table cellspacing="0" cellpadding="0" border="0">
          <tr>
            <td><label>&nbsp;<u>S</u>earch&nbsp;for&nbsp;</label></td>
            <td><input type="text" name="query" value="" size="20" accesskey="s"/></td>
          </tr>
        </table>
      </form>
    </li>
  </ul></div>
<h1>REG (specific to the IA-32 and Intel(R) 64 architectures)<br>
<small>
[<a class="el" href="group__REG__BASIC__API.html">REG: Register Object</a>]</small>
</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g1d2569f4080aa0e3aaa0939d9fe2dcff">_REGSBIT</a>(regSubClass)&nbsp;&nbsp;&nbsp;(REG_SUBCLASS_BITS(1) &lt;&lt; (regSubClass))</td></tr>

<tr><td colspan="2"><br><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef UINT64&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g5b0b71675518f3b3e967334d71a967d4">LEVEL_BASE::REG_CLASS_BITS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef REGISTER_SET&lt; REG_FirstInRegset,<br>
 REG_LastInRegset &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ge457153aab05650d6845e3553731ee63">LEVEL_CORE::REGSET</a></td></tr>

<tr><td colspan="2"><br><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g0f57fb50e80d686a588694f73046f2aa">LEVEL_BASE::REG</a> { <br>
&nbsp;&nbsp;<b>REG_INVALID_</b> =  0, 
<br>
&nbsp;&nbsp;<b>REG_GR_BASE</b> =  REG_RBASE, 
<br>
&nbsp;&nbsp;<b>REG_EDI</b> =  REG_GR_BASE, 
<br>
&nbsp;&nbsp;<b>REG_GDI</b> =  REG_EDI, 
<br>
&nbsp;&nbsp;<b>REG_ESI</b>, 
<br>
&nbsp;&nbsp;<b>REG_GSI</b> =  REG_ESI, 
<br>
&nbsp;&nbsp;<b>REG_EBP</b>, 
<br>
&nbsp;&nbsp;<b>REG_GBP</b> =  REG_EBP, 
<br>
&nbsp;&nbsp;<b>REG_ESP</b>, 
<br>
&nbsp;&nbsp;<b>REG_STACK_PTR</b> =  REG_ESP, 
<br>
&nbsp;&nbsp;<b>REG_EBX</b>, 
<br>
&nbsp;&nbsp;<b>REG_GBX</b> =  REG_EBX, 
<br>
&nbsp;&nbsp;<b>REG_EDX</b>, 
<br>
&nbsp;&nbsp;<b>REG_GDX</b> =  REG_EDX, 
<br>
&nbsp;&nbsp;<b>REG_ECX</b>, 
<br>
&nbsp;&nbsp;<b>REG_GCX</b> =  REG_ECX, 
<br>
&nbsp;&nbsp;<b>REG_EAX</b>, 
<br>
&nbsp;&nbsp;<b>REG_GAX</b> =  REG_EAX, 
<br>
&nbsp;&nbsp;<b>REG_GR_LAST</b> =  REG_EAX, 
<br>
&nbsp;&nbsp;<b>REG_SEG_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_SEG_CS</b> =  REG_SEG_BASE, 
<br>
&nbsp;&nbsp;<b>REG_SEG_SS</b>, 
<br>
&nbsp;&nbsp;<b>REG_SEG_DS</b>, 
<br>
&nbsp;&nbsp;<b>REG_SEG_ES</b>, 
<br>
&nbsp;&nbsp;<b>REG_SEG_FS</b>, 
<br>
&nbsp;&nbsp;<b>REG_SEG_GS</b>, 
<br>
&nbsp;&nbsp;<b>REG_SEG_LAST</b> =  REG_SEG_GS, 
<br>
&nbsp;&nbsp;<b>REG_EFLAGS</b>, 
<br>
&nbsp;&nbsp;<b>REG_GFLAGS</b> = REG_EFLAGS, 
<br>
&nbsp;&nbsp;<b>REG_EIP</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_PTR</b> =  REG_EIP, 
<br>
&nbsp;&nbsp;<b>REG_AL</b>, 
<br>
&nbsp;&nbsp;<b>REG_AH</b>, 
<br>
&nbsp;&nbsp;<b>REG_AX</b>, 
<br>
&nbsp;&nbsp;<b>REG_CL</b>, 
<br>
&nbsp;&nbsp;<b>REG_CH</b>, 
<br>
&nbsp;&nbsp;<b>REG_CX</b>, 
<br>
&nbsp;&nbsp;<b>REG_DL</b>, 
<br>
&nbsp;&nbsp;<b>REG_DH</b>, 
<br>
&nbsp;&nbsp;<b>REG_DX</b>, 
<br>
&nbsp;&nbsp;<b>REG_BL</b>, 
<br>
&nbsp;&nbsp;<b>REG_BH</b>, 
<br>
&nbsp;&nbsp;<b>REG_BX</b>, 
<br>
&nbsp;&nbsp;<b>REG_BP</b>, 
<br>
&nbsp;&nbsp;<b>REG_SI</b>, 
<br>
&nbsp;&nbsp;<b>REG_DI</b>, 
<br>
&nbsp;&nbsp;<b>REG_SP</b>, 
<br>
&nbsp;&nbsp;<b>REG_FLAGS</b>, 
<br>
&nbsp;&nbsp;<b>REG_IP</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM0</b> =  REG_MM_BASE, 
<br>
&nbsp;&nbsp;<b>REG_MM1</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM2</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM3</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM4</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM5</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM6</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM7</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM_LAST</b> =  REG_MM7, 
<br>
&nbsp;&nbsp;<b>REG_EMM_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM0</b> =  REG_EMM_BASE, 
<br>
&nbsp;&nbsp;<b>REG_EMM1</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM2</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM3</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM4</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM5</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM6</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM7</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM_LAST</b> =  REG_EMM7, 
<br>
&nbsp;&nbsp;<b>REG_XMM_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_FIRST_FP_REG</b> =  REG_XMM_BASE, 
<br>
&nbsp;&nbsp;<b>REG_XMM0</b> =  REG_XMM_BASE, 
<br>
&nbsp;&nbsp;<b>REG_XMM1</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM2</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM3</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM4</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM5</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM6</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM7</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM_SSE_LAST</b> =  REG_XMM7, 
<br>
&nbsp;&nbsp;<b>REG_XMM_AVX_LAST</b> =  REG_XMM_SSE_LAST, 
<br>
&nbsp;&nbsp;<b>REG_XMM_AVX512_LAST</b> =  REG_XMM_AVX_LAST, 
<br>
&nbsp;&nbsp;<b>REG_XMM_LAST</b> =  REG_XMM_AVX512_LAST, 
<br>
&nbsp;&nbsp;<b>REG_YMM_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM0</b> =  REG_YMM_BASE, 
<br>
&nbsp;&nbsp;<b>REG_YMM1</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM2</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM3</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM4</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM5</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM6</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM7</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM_AVX_LAST</b> =  REG_YMM7, 
<br>
&nbsp;&nbsp;<b>REG_YMM_AVX512_LAST</b> =  REG_YMM_AVX_LAST, 
<br>
&nbsp;&nbsp;<b>REG_YMM_LAST</b> =  REG_YMM_AVX512_LAST, 
<br>
&nbsp;&nbsp;<b>REG_ZMM_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_ZMM0</b> =  REG_ZMM_BASE, 
<br>
&nbsp;&nbsp;<b>REG_ZMM1</b>, 
<br>
&nbsp;&nbsp;<b>REG_ZMM2</b>, 
<br>
&nbsp;&nbsp;<b>REG_ZMM3</b>, 
<br>
&nbsp;&nbsp;<b>REG_ZMM4</b>, 
<br>
&nbsp;&nbsp;<b>REG_ZMM5</b>, 
<br>
&nbsp;&nbsp;<b>REG_ZMM6</b>, 
<br>
&nbsp;&nbsp;<b>REG_ZMM7</b>, 
<br>
&nbsp;&nbsp;<b>REG_ZMM_AVX512_SPLIT_LAST</b> =  REG_ZMM7, 
<br>
&nbsp;&nbsp;<b>REG_ZMM_AVX512_LAST</b> =  REG_ZMM_AVX512_SPLIT_LAST, 
<br>
&nbsp;&nbsp;<b>REG_ZMM_LAST</b> =  REG_ZMM_AVX512_LAST, 
<br>
&nbsp;&nbsp;<b>REG_K_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_K0</b> =  REG_K_BASE, 
<br>
&nbsp;&nbsp;<b>REG_IMPLICIT_FULL_MASK</b> =  REG_K0, 
<br>
&nbsp;&nbsp;<b>REG_K1</b>, 
<br>
&nbsp;&nbsp;<b>REG_K2</b>, 
<br>
&nbsp;&nbsp;<b>REG_K3</b>, 
<br>
&nbsp;&nbsp;<b>REG_K4</b>, 
<br>
&nbsp;&nbsp;<b>REG_K5</b>, 
<br>
&nbsp;&nbsp;<b>REG_K6</b>, 
<br>
&nbsp;&nbsp;<b>REG_K7</b>, 
<br>
&nbsp;&nbsp;<b>REG_K_LAST</b> =  REG_K7, 
<br>
&nbsp;&nbsp;<b>REG_MXCSR</b>, 
<br>
&nbsp;&nbsp;<b>REG_MXCSRMASK</b>, 
<br>
&nbsp;&nbsp;<b>REG_ORIG_EAX</b>, 
<br>
&nbsp;&nbsp;<b>REG_ORIG_GAX</b> =  REG_ORIG_EAX, 
<br>
&nbsp;&nbsp;<b>REG_FPST_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_FPSTATUS_BASE</b> =  REG_FPST_BASE, 
<br>
&nbsp;&nbsp;<b>REG_FPCW</b> =  REG_FPSTATUS_BASE, 
<br>
&nbsp;&nbsp;<b>REG_FPSW</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aac92bf2494f7114c40cbbdff3d4b3071d">LEVEL_BASE::REG_FPTAG</a>, 
<br>
&nbsp;&nbsp;<b>REG_FPIP_OFF</b>, 
<br>
&nbsp;&nbsp;<b>REG_FPIP_SEL</b>, 
<br>
&nbsp;&nbsp;<b>REG_FPOPCODE</b>, 
<br>
&nbsp;&nbsp;<b>REG_FPDP_OFF</b>, 
<br>
&nbsp;&nbsp;<b>REG_FPDP_SEL</b>, 
<br>
&nbsp;&nbsp;<b>REG_FPSTATUS_LAST</b> =  REG_FPDP_SEL, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa816e3365404549bcab2e4d0ba9625225">LEVEL_BASE::REG_FPTAG_FULL</a>, 
<br>
&nbsp;&nbsp;<b>REG_ST_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST0</b> =  REG_ST_BASE, 
<br>
&nbsp;&nbsp;<b>REG_ST1</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST2</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST3</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST4</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST5</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST6</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST7</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST_LAST</b> =  REG_ST7, 
<br>
&nbsp;&nbsp;<b>REG_FPST_LAST</b> =  REG_ST_LAST, 
<br>
&nbsp;&nbsp;<b>REG_DR_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR0</b> =  REG_DR_BASE, 
<br>
&nbsp;&nbsp;<b>REG_DR1</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR2</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR3</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR4</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR5</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR6</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR7</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR_LAST</b> =  REG_DR7, 
<br>
&nbsp;&nbsp;<b>REG_CR_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_CR0</b> =  REG_CR_BASE, 
<br>
&nbsp;&nbsp;<b>REG_CR1</b>, 
<br>
&nbsp;&nbsp;<b>REG_CR2</b>, 
<br>
&nbsp;&nbsp;<b>REG_CR3</b>, 
<br>
&nbsp;&nbsp;<b>REG_CR4</b>, 
<br>
&nbsp;&nbsp;<b>REG_CR_LAST</b> =  REG_CR4, 
<br>
&nbsp;&nbsp;<b>REG_TSSR</b>, 
<br>
&nbsp;&nbsp;<b>REG_LDTR</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR</b> =  REG_TR_BASE, 
<br>
&nbsp;&nbsp;<b>REG_TR3</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR4</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR5</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR6</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR7</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR_LAST</b> =  REG_TR7, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa0ed94219044b489ef7ec00b9aee1f997">LEVEL_BASE::REG_SEG_GS_BASE</a> =  REG_TOOL_BASE, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aae06493e866ba2fcfe67f5cee7c9e0262">LEVEL_BASE::REG_SEG_FS_BASE</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_BASE</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aabffe023180c3055f8e337d0ee253ad44">LEVEL_BASE::REG_INST_SCRATCH_BASE</a> =  REG_INST_BASE, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa0c74b67cf274f09260e3487e3e50fc8d">LEVEL_BASE::REG_INST_G0</a> =  REG_INST_SCRATCH_BASE, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa7f36e2387bc4a1829178069800541ef9">LEVEL_BASE::REG_INST_G1</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aae4ea8dfff667c04c7fc1dc31ca58034c">LEVEL_BASE::REG_INST_G2</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa38ce8959771849b6d19666704cbde709">LEVEL_BASE::REG_INST_G3</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aaf864b78729c325072880aaca91c4fc95">LEVEL_BASE::REG_INST_G4</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa0bf3c225420ed8b7efb4bdcf9cc96b7a">LEVEL_BASE::REG_INST_G5</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa7a495b5a550802bbfc2fe607347fe215">LEVEL_BASE::REG_INST_G6</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa9c5b06055777d4d2e9aec17bd12c23c8">LEVEL_BASE::REG_INST_G7</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa396783de27aaf9ad09d32b856f2a8470">LEVEL_BASE::REG_INST_G8</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa725ffa82752261f7e6d02f61f823e947">LEVEL_BASE::REG_INST_G9</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa95bd2a7996373994211f4abdca6fddd0">LEVEL_BASE::REG_INST_G10</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa6627b33852420083e7e1bf92ff9b0623">LEVEL_BASE::REG_INST_G11</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aaf04944e9076e9486a2b3b041c53febac">LEVEL_BASE::REG_INST_G12</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aac345a6a2a3b09a8c3d904d1449ab1bea">LEVEL_BASE::REG_INST_G13</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa109cec4ef8f3a7cef69cd715f570aee7">LEVEL_BASE::REG_INST_G14</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa4cba02ec1f94e2108075f73542c61437">LEVEL_BASE::REG_INST_G15</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aae9c516698c3454b8affdd500f632693e">LEVEL_BASE::REG_INST_G16</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa2733a20abd14c288797c29496caf54c0">LEVEL_BASE::REG_INST_G17</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aaf96e4e4238b1cdaa2e2698e79167827d">LEVEL_BASE::REG_INST_G18</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa190b77795e4b9f2deffb1b71f6b5e1db">LEVEL_BASE::REG_INST_G19</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa59acca29ce8ae55d494b25143e34f9d9">LEVEL_BASE::REG_INST_G20</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aaf690aa538da5a908981ac893e1f4e161">LEVEL_BASE::REG_INST_G21</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa93e9ba0aefceb84674a5925b95419b81">LEVEL_BASE::REG_INST_G22</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aaa59446ebc8910a87f43a2962d9346b47">LEVEL_BASE::REG_INST_G23</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aadfbfc0159ae81ed87d59b3adb70cab38">LEVEL_BASE::REG_INST_G24</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa6be65a34d0304c3e9825ae7cfbb7be5e">LEVEL_BASE::REG_INST_G25</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aaa307f73d50cf2fdc59b71110ab6dfedf">LEVEL_BASE::REG_INST_G26</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa711d70383ecc473d6ac60e1307c405f3">LEVEL_BASE::REG_INST_G27</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa26c3d0b42cd2b43370836043e51d44db">LEVEL_BASE::REG_INST_G28</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg0f57fb50e80d686a588694f73046f2aa9d258abf4f7fe9fa6f39f0e5607d31c4">LEVEL_BASE::REG_INST_G29</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_TOOL_FIRST</b> =  REG_INST_G0, 
<br>
&nbsp;&nbsp;<b>REG_INST_TOOL_LAST</b> =  REG_INST_G29, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE0</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE1</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE2</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE3</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE4</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE5</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE6</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE7</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE8</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE9</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE_LAST</b> =  REG_BUF_BASE9, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END0</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END1</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END2</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END3</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END4</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END5</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END6</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END7</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END8</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END9</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_ENDLAST</b> =  REG_BUF_END9, 
<br>
&nbsp;&nbsp;<b>REG_BUF_LAST</b> =  REG_BUF_ENDLAST, 
<br>
&nbsp;&nbsp;<b>REG_INST_SCRATCH_LAST</b> =  REG_BUF_LAST, 
<br>
&nbsp;&nbsp;<b>REG_TOOL_LAST</b> =  REG_BUF_LAST, 
<br>
&nbsp;&nbsp;<b>REG_LAST</b>
<br>
 }</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gcc81a8433e2f250fc341758e21611be6">LEVEL_BASE::REGNAME</a> { <b>REGNAME_LAST</b>
 }</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g92c4a19fb1078e9a7d9a54b42d3118e7">LEVEL_BASE::REGWIDTH</a> { <br>
&nbsp;&nbsp;<b>REGWIDTH_8</b> = 0, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_16</b> = 1, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_32</b> = 2, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_64</b> = 3, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_80</b>, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_128</b>, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_256</b>, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_512</b>, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_FPSTATE</b>, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_INVALID</b>, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_NATIVE</b> = REGWIDTH_64
<br>
 }</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g99beb1f4b1dd69c64e5aff9591f7eb24">LEVEL_BASE::REG_CLASS</a> { <br>
&nbsp;&nbsp;<b>REG_CLASS_NONE</b> =  0, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PSEUDO</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_GR</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_GRU8</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_GRL8</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_GRH16</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_GRH32</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_SEG</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_MM</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_EMM</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_XMM</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_YMM</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_ZMM</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_K</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_FPST</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_ST</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_CR</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_DR</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_TR</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_FLAGS</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_FLAGS16</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_FLAGS32</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_STATUS_FLAGS</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_DFLAG</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_X87</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_MXCSR</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_MXCSRMASK</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_IP</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_IP16</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_IP32</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_ARCH</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_GR</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_GRU8</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_GRL8</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_GRH16</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_GRH32</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_XMM</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_YMM</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_ZMM</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_K</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_X87</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_MXCSR</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_FLAGS</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_STATUS_FLAGS</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_DFLAG</b>
<br>
 }</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gc3fde05e1d7397e8e525ac3f60872406">LEVEL_BASE::REG_SUBCLASS</a> { <br>
&nbsp;&nbsp;<b>REG_SUBCLASS_NONE</b> =  0, 
<br>
&nbsp;&nbsp;<b>REG_SUBCLASS_REX</b>, 
<br>
&nbsp;&nbsp;<b>REG_SUBCLASS_FULL_STACKPTR</b>, 
<br>
&nbsp;&nbsp;<b>REG_SUBCLASS_PIN_FULL_STACKPTR</b>, 
<br>
&nbsp;&nbsp;<b>REG_SUBCLASS_PIN_TMP</b>, 
<br>
&nbsp;&nbsp;<b>REG_SUBCLASS_PIN_INST_GR</b>, 
<br>
&nbsp;&nbsp;<b>REG_SUBCLASS_PIN_INST_GR_H32</b>, 
<br>
&nbsp;&nbsp;<b>REG_SUBCLASS_PIN_INST_BUF</b>, 
<br>
&nbsp;&nbsp;<b>REG_SUBCLASS_PIN_INST_COND</b>
<br>
 }</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g2b1cf2faaa7fa5341a7b8ea382a0fadd">LEVEL_BASE::REG_ALLOC_TYPE</a> { <br>
&nbsp;&nbsp;<b>REG_ALLOC_NONE</b> =  0, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_PART</b>, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_ANY_GR</b>, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_IDENT</b>, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_CR</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_DR</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_TR</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_ST</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_MM</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_EMM</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_XMM</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_YMM</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_ZMM</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_K</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_SEG</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_STACK_PTR</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_X87</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_FLAGS</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_STATUS_FLAGS</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_DFLAG</b> =  REG_ALLOC_IDENT
<br>
 }</td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga06646aa9ba317476807d4c5588400ec"></a><!-- doxytag: member="REG_CPU_IA32::InitRegTables" ref="ga06646aa9ba317476807d4c5588400ec" args="()" -->
VOID&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::InitRegTables</b> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gcad5be362797ba8fc511ed7b2243ea56">LEVEL_BASE::REG_is_fr_for_get_context</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g682ead4850de7bc43e04602d82e623b7">LEVEL_BASE::REG_is_fr_or_x87</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g84e26c54a557be59d9939c89e9fd8ee9">LEVEL_BASE::REG_is_mxcsr</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g3c6ce7d36d83ef56793585a413123667">LEVEL_BASE::REG_is_any_mxcsr</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gf855cd29c6e69dfede5952b7889791d2">LEVEL_BASE::REG_is_any_x87</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gd43d44806bd22c39078899f17a81b8b6">LEVEL_BASE::REG_is_mm</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gd0ddaf16b2320ffcd0e41801906c4b04">LEVEL_BASE::REG_is_xmm</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ge3dc27099d5bb520216a50bd00b1db60">LEVEL_BASE::REG_is_ymm</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gbc16a50e8a5c6a91748c8d1f35d21440">LEVEL_BASE::REG_is_zmm</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g8efc75a83fc1476dbe69fb41019cb195">LEVEL_BASE::REG_is_xmm_ymm_zmm</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gb8d1dddc8e3ecb847f01fe5fc5bed700">LEVEL_BASE::REG_is_any_vector_reg</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g20f36aedce3f9950a8ce857de96fb869">LEVEL_BASE::REG_is_k_mask</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gdf4160e5284a5e993bdc87281ea1cd2e">LEVEL_BASE::REG_is_any_mask</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">REG&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g96237638ef307496aef198c3c64294eb">LEVEL_BASE::REG_corresponding_ymm_reg</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">REG&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gc3996eaec372864e8619522b28b20af5">LEVEL_BASE::REG_corresponding_zmm_reg</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gd5ce416e2c302776771a62e78b3bff3e">LEVEL_BASE::REG_is_st</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g54d67b24dedcd32364bb2fa6e5bb05f1">LEVEL_BASE::REG_is_fpst</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g2631abd78fbdcda0f1faadb3f922a0d4">LEVEL_BASE::REG_is_in_X87</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gb69f78cae1b602686561a849b9d21eb9">LEVEL_BASE::REG_is_machine</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g107fe336a80ef8e0cdefeedd2af83b6e">LEVEL_BASE::REG_is_application</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ge6b2fc14f383b093a27097259305dfdc">LEVEL_BASE::REG_is_pin</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g1e292f4b7937a81fb41b5465dc1c467b">LEVEL_BASE::REG_is_subclass_none</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g4649f4bf511de60a8c38744f2b30d229">LEVEL_BASE::REG_is_pin_gpr</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g5c950bcf48a41d323154dbf13aa6f08f">LEVEL_BASE::REG_is_seg_base</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g42d43c5a7062cb843a8914d4b20c003a">LEVEL_BASE::REG_valid_for_iarg_reg_value</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g12f19d16124b7d75f776cf03a7fb9b65">LEVEL_BASE::REG_is_pin_xmm</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g37942a62b7634a2de68f0eaaf4d8f3ff">LEVEL_BASE::REG_is_pin_ymm</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g46fdc74702dfffd8458a1a7264deffb2">LEVEL_BASE::REG_is_pin_zmm</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gabccd8e7ec839504ba6899c56c5ed7d1">LEVEL_BASE::REG_is_pin_xmm_ymm_zmm</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g3ff7dcfeb1fb8e6b0795a3baff67b4f2">LEVEL_BASE::REG_is_pin_k_mask</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g9e0a8031d762afdf3216ab5542350a7b">LEVEL_BASE::REG_is_avx512_hi16_xmm</a> (const REG xmm)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gbd3d888174d3abb6d37bcd4f095fbe40">LEVEL_BASE::REG_is_avx512_hi16_ymm</a> (const REG ymm)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g54d7b385d35f4771ba1222e8a5ca93a0">LEVEL_BASE::REG_is_gr_type</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">REG&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g0c875987af64889967b8fcdce47cc0aa">LEVEL_BASE::REG_AppFlags</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g087cd367780291f3f0157b8a12ae4b3c">LEVEL_BASE::REG_is_flags</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g90646665d884a896b3ad112712a13c2c">LEVEL_BASE::REG_is_pin_flags</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gf430d3bb8a23fa507a8789eae73bc995">LEVEL_BASE::REG_is_status_flags</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g7c3dc7ae6ba3baedc1c5cfc4a77d70ec">LEVEL_BASE::REG_is_pin_status_flags</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g1d2f4f32ab0759aee693e46f80f84c6b">LEVEL_BASE::REG_is_df_flag</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g1871b77d94620cc6efef010ccce53d1f">LEVEL_BASE::REG_is_pin_df_flag</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ge8f8fcd44f901c4ccba9d942ac8daf61">LEVEL_BASE::REG_is_flags_type</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g634c2b5fdd67a1a0df7fc1796279256a">LEVEL_BASE::REG_is_flags_any_size_type</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gb3ee3646600609b04c8e7594d0373965">LEVEL_BASE::REG_is_status_flags_type</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gaf7bafd739169dd8c707f0657c4659a2">LEVEL_BASE::REG_is_app_status_flags_type</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g8470c1e882b5abe9554f46cd2b546a76">LEVEL_BASE::REG_is_df_flag_type</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g5bca059473be021381d5445e59a679d1">LEVEL_BASE::REG_is_app_df_flag_type</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g084c8aa78ffa2e723454ac723d163af8">LEVEL_BASE::REG_is_any_flags_type</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g4b65cba2f06839c5950a464deccab0d8">LEVEL_BASE::REG_is_any_pin_flags</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g50827a2b7e6d17ab3aa6ed0360c0855a">LEVEL_BASE::REG_is_any_app_flags</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">REG&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g0cdd646a3e668c22d46a8d71fafd15a4">LEVEL_BASE::REG_get_status_flags_reg_of_type</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">REG&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gb16386559e6315c56e2f8673304c9db2">LEVEL_BASE::REG_get_df_flag_reg_of_type</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">REG&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gb7683ee760514ceb26ba258899d86c68">LEVEL_BASE::REG_get_full_flags_reg_of_type</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gb815b1ed5561a011f918bcb0d90af257">LEVEL_BASE::REG_is_stackptr_type</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g349ef4d923d81de6d8d5c48e4bc272e0">LEVEL_BASE::REG_is_representative_reg</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g745522c49ea142b657f95d2dc5d59283">LEVEL_BASE::REG_is_x87_reg</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g67014bc28ef11cffdd77303e65fae0ec">LEVEL_BASE::REG_is_pin_inst</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g6e514a3db62e6e091354cd32603e46e1">LEVEL_BASE::REG_is_buffer</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g0e8881e1755de23c4340c8cf8d1040b7">LEVEL_BASE::REG_is_inst_scratch</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">ADDRINT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g4e0a17685f3326079eb42bedb129d0a0">LEVEL_BASE::REG_regSubClassBitMapTable</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">ADDRINT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gcb5d2041bfaef6560e7fdd2094d0d9df">LEVEL_BASE::REG_regDefTable</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ge43bac2e4d7245a1f6e911748ae6c3e5">LEVEL_BASE::REG_is_pin_tmp</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">REG&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g28676b9554c951c74a2f8b720a4b7ab2">LEVEL_BASE::REG_LastSupportedXmm</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">REG&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g2681487338ec6a41511bc49dea51849f">LEVEL_BASE::REG_LastSupportedYmm</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">REG&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g37dd352d87e8b1b793a9525f9ed08bda">LEVEL_BASE::REG_LastSupportedZmm</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">UINT32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g8744ba41569c7770f4aa41f8e2d0b4e6">LEVEL_BASE::REG_Size</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">REG&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g0838dab8af04897b565593f3d87bee1e">LEVEL_BASE::REG_IdentityCopy</a> (const REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g2c6504a4bfa4a1007a1f0b792f345091">LEVEL_BASE::REG_is_Half16</a> (const REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">REGWIDTH&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g86a3431be0730babc838c6fe87ee9c2c">LEVEL_BASE::REG_Width</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g7da10abdb51e61b11f791beaa5b2a8e7">LEVEL_BASE::REG_is_Half32</a> (const REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ge565098e5f19a2979173e15c823f049d">LEVEL_BASE::REG_is_Lower8</a> (const REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g6fae2ff2ecca2771b05d976f812241e8">LEVEL_BASE::REG_is_Upper8</a> (const REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga1123ed2e29dd34f3612e105790f7950">LEVEL_BASE::REG_is_Any8</a> (const REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g7e54ad3a41450c87d324ecac6d6da2ec">LEVEL_BASE::REG_is_partialreg</a> (const REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g8ed23b197782e88ec8dcda1efb04c7c3">LEVEL_CORE::REGSET_Contains</a> (const REGSET &amp;regset, REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">VOID&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g7d0aca55c4e11785153c4f4bd83328c2">LEVEL_CORE::REGSET_Insert</a> (REGSET &amp;regset, REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">VOID&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g9bc09e7fbd3f8ddad1e47c83c8ca6323">LEVEL_CORE::REGSET_Remove</a> (REGSET &amp;regset, REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">VOID&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga8d6bc907483b84a882565de6a5025e6">LEVEL_CORE::REGSET_Clear</a> (REGSET &amp;regset)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">VOID&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g59b1d2e23d3de5edb229047382abfa22">LEVEL_CORE::REGSET_AddAll</a> (REGSET &amp;regset)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">REG&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g21f89d33c92eb340dd1aaed30c7d6e72">LEVEL_CORE::REGSET_PopNext</a> (REGSET &amp;regset)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">UINT32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gc5530b1d15830b6e844f86d9d104606b">LEVEL_CORE::REGSET_PopCount</a> (const REGSET &amp;regset)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gcb4df67645a5af50e61c0b2bae9b7f62">LEVEL_CORE::REGSET_PopCountIsZero</a> (const REGSET &amp;regset)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g931d5df5b542a78b0a6d21d7ebc2680f">LEVEL_CORE::REGSET_StringShort</a> (const REGSET &amp;regset)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g282822171f5fa5f9aaab20c8ea6db2b0">LEVEL_CORE::REGSET_StringList</a> (const REGSET &amp;regset)</td></tr>

<tr><td colspan="2"><br><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">const REGDEF_ENTRY&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gfe098bafa41995c53db7a915ee61922e">LEVEL_BASE::_regDefTable</a> []</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g2754c7698eff415b952f32b27adfc225"></a><!-- doxytag: member="REG_CPU_IA32::_regClassBitMapTable" ref="g2754c7698eff415b952f32b27adfc225" args="[REG_LAST]" -->
UINT64&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::_regClassBitMapTable</b> [REG_LAST]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g001ef3c7362119ef19810c078c76452c"></a><!-- doxytag: member="REG_CPU_IA32::_regSubClassBitMapTable" ref="g001ef3c7362119ef19810c078c76452c" args="[REG_LAST]" -->
UINT64&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::_regSubClassBitMapTable</b> [REG_LAST]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gc569b3e6307e9d8abf9d691eb6245ed5"></a><!-- doxytag: member="REG_CPU_IA32::_regSpillSizeTable" ref="gc569b3e6307e9d8abf9d691eb6245ed5" args="[REG_LAST]" -->
UINT32&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::_regSpillSizeTable</b> [REG_LAST]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gf0b14ea5abda4165f1786045decebfd4"></a><!-- doxytag: member="REG_CPU_IA32::_regWidthTable" ref="gf0b14ea5abda4165f1786045decebfd4" args="[REG_LAST]" -->
REGWIDTH&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::_regWidthTable</b> [REG_LAST]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gcbec3cb5e6d01dea7d753de2ae9896b4"></a><!-- doxytag: member="REG_CPU_IA32::_regAllocTypeTable" ref="gcbec3cb5e6d01dea7d753de2ae9896b4" args="[REG_LAST]" -->
REG_ALLOC_TYPE&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::_regAllocTypeTable</b> [REG_LAST]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g4fb3b5f74c683aa5270806842df9418d"></a><!-- doxytag: member="REG_CPU_IA32::_regFullNameTable" ref="g4fb3b5f74c683aa5270806842df9418d" args="[REG_LAST]" -->
REG&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::_regFullNameTable</b> [REG_LAST]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gbf01cb25c41dd2d375225910a92bd97a"></a><!-- doxytag: member="REG_CPU_IA32::_regMachineNameTable" ref="gbf01cb25c41dd2d375225910a92bd97a" args="[REG_LAST]" -->
REG&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::_regMachineNameTable</b> [REG_LAST]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g245079967fd59759a87fa52ce555701e"></a><!-- doxytag: member="REG_CPU_IA32::_regPinNameTable" ref="g245079967fd59759a87fa52ce555701e" args="[REG_LAST]" -->
REG&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::_regPinNameTable</b> [REG_LAST]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">INT32&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::_regWidthToBitWidth</b> []</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST REG_CLASS_BITS&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gfef963c990ff2998f8a62044ca08f5af">LEVEL_BASE::REGCBIT_APP_ALL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST REG_CLASS_BITS&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g0003ddbd5a31411cef15fe6adc6a1bf4">LEVEL_BASE::REGCBIT_PIN_ALL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST REG_CLASS_BITS&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g3dbb64324ec7e6cf592b3a007d637e41">LEVEL_BASE::REGCBIT_ALL_REGS</a> = REGCBIT_APP_ALL | REGCBIT_PIN_ALL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST REG_CLASS_BITS&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g797c94104721a4d10c3375d92f8a977a">LEVEL_BASE::REGCBIT_APP_FLAGS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST REG_CLASS_BITS&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g42d784c0a1e776497acb405282fab148">LEVEL_BASE::REGCBIT_PIN_FLAGS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST REG_CLASS_BITS&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gdaec9333a54cfb71118ad03996943c69">LEVEL_BASE::REGCBIT_PARTIAL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST REG_SUBCLASS_BITS&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g656d3616de3d5ae8d26f2b6252c686e3">LEVEL_BASE::REGSBIT_PIN_INST_ALL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST REG_SUBCLASS_BITS&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g89097de642e222f3d0a0553464e2a584">LEVEL_BASE::REGSBIT_PIN_SCRATCH_ALL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST REG_SUBCLASS_BITS&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g10bb628d479cc23033c4295ceb9e3823">LEVEL_BASE::REGSBIT_STACKPTR_ALL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST REG&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g106d11b76262e7d9efa0cce801cf8431">LEVEL_CORE::REG_FirstInRegset</a> = REG_RBASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST REG&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gc3c3f8a822d40e53bc8c599368eb9a44">LEVEL_CORE::REG_LastInRegset</a> = REG(REG_LAST-1)</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
<dl class="user" compact><dt><b>Availability:</b></dt><dd><b>Mode:</b> JIT &amp; Probe<br>
 <b>O/S</b>: Linux &amp; Windows<br>
 <b>CPU:</b> IA-32 and Intel(R) 64 architectures<br>
 </dd></dl>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="g1d2569f4080aa0e3aaa0939d9fe2dcff"></a><!-- doxytag: member="reginfo_ia32.cpp::_REGSBIT" ref="g1d2569f4080aa0e3aaa0939d9fe2dcff" args="(regSubClass)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _REGSBIT          </td>
          <td>(</td>
          <td class="paramtype">regSubClass&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(REG_SUBCLASS_BITS(1) &lt;&lt; (regSubClass))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit flag that represents a REG_SUBCLASS value. 
</div>
</div><p>
<hr><h2>Typedef Documentation</h2>
<a class="anchor" name="g5b0b71675518f3b3e967334d71a967d4"></a><!-- doxytag: member="LEVEL_BASE::REG_CLASS_BITS" ref="g5b0b71675518f3b3e967334d71a967d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef UINT64 <a class="el" href="group__REG__CPU__IA32.html#g5b0b71675518f3b3e967334d71a967d4">LEVEL_BASE::REG_CLASS_BITS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit flag that represents a REG_CLASS value. 
</div>
</div><p>
<a class="anchor" name="ge457153aab05650d6845e3553731ee63"></a><!-- doxytag: member="LEVEL_CORE::REGSET" ref="ge457153aab05650d6845e3553731ee63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef class REGISTER_SET&lt; REG_FirstInRegset, REG_LastInRegset &gt; <a class="el" href="group__REG__CPU__IA32.html#ge457153aab05650d6845e3553731ee63">LEVEL_CORE::REGSET</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A regset type that contains all registers 
</div>
</div><p>
<hr><h2>Enumeration Type Documentation</h2>
<a class="anchor" name="g0f57fb50e80d686a588694f73046f2aa"></a><!-- doxytag: member="LEVEL_BASE::REG" ref="g0f57fb50e80d686a588694f73046f2aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__REG__CPU__IA32.html#g0f57fb50e80d686a588694f73046f2aa">LEVEL_BASE::REG</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The x86 register enum (for both IA-32 and Intel(R) 64 architectures) Note that each register added to this enum, must have a row in the _regDefTable. Note also that the _regDefTable is defined separately for Intel64/Mic and for IA-32. <dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aac92bf2494f7114c40cbbdff3d4b3071d"></a><!-- doxytag: member="REG_FPTAG" ref="gg0f57fb50e80d686a588694f73046f2aac92bf2494f7114c40cbbdff3d4b3071d" args="" -->REG_FPTAG</em>&nbsp;</td><td>
Abridged 8-bit version of x87 tag register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa816e3365404549bcab2e4d0ba9625225"></a><!-- doxytag: member="REG_FPTAG_FULL" ref="gg0f57fb50e80d686a588694f73046f2aa816e3365404549bcab2e4d0ba9625225" args="" -->REG_FPTAG_FULL</em>&nbsp;</td><td>
Full 16-bit version of x87 tag register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa0ed94219044b489ef7ec00b9aee1f997"></a><!-- doxytag: member="REG_SEG_GS_BASE" ref="gg0f57fb50e80d686a588694f73046f2aa0ed94219044b489ef7ec00b9aee1f997" args="" -->REG_SEG_GS_BASE</em>&nbsp;</td><td>
Base address for GS segment. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aae06493e866ba2fcfe67f5cee7c9e0262"></a><!-- doxytag: member="REG_SEG_FS_BASE" ref="gg0f57fb50e80d686a588694f73046f2aae06493e866ba2fcfe67f5cee7c9e0262" args="" -->REG_SEG_FS_BASE</em>&nbsp;</td><td>
Base address for FS segment. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aabffe023180c3055f8e337d0ee253ad44"></a><!-- doxytag: member="REG_INST_SCRATCH_BASE" ref="gg0f57fb50e80d686a588694f73046f2aabffe023180c3055f8e337d0ee253ad44" args="" -->REG_INST_SCRATCH_BASE</em>&nbsp;</td><td>
First available scratch register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa0c74b67cf274f09260e3487e3e50fc8d"></a><!-- doxytag: member="REG_INST_G0" ref="gg0f57fb50e80d686a588694f73046f2aa0c74b67cf274f09260e3487e3e50fc8d" args="" -->REG_INST_G0</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa7f36e2387bc4a1829178069800541ef9"></a><!-- doxytag: member="REG_INST_G1" ref="gg0f57fb50e80d686a588694f73046f2aa7f36e2387bc4a1829178069800541ef9" args="" -->REG_INST_G1</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aae4ea8dfff667c04c7fc1dc31ca58034c"></a><!-- doxytag: member="REG_INST_G2" ref="gg0f57fb50e80d686a588694f73046f2aae4ea8dfff667c04c7fc1dc31ca58034c" args="" -->REG_INST_G2</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa38ce8959771849b6d19666704cbde709"></a><!-- doxytag: member="REG_INST_G3" ref="gg0f57fb50e80d686a588694f73046f2aa38ce8959771849b6d19666704cbde709" args="" -->REG_INST_G3</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aaf864b78729c325072880aaca91c4fc95"></a><!-- doxytag: member="REG_INST_G4" ref="gg0f57fb50e80d686a588694f73046f2aaf864b78729c325072880aaca91c4fc95" args="" -->REG_INST_G4</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa0bf3c225420ed8b7efb4bdcf9cc96b7a"></a><!-- doxytag: member="REG_INST_G5" ref="gg0f57fb50e80d686a588694f73046f2aa0bf3c225420ed8b7efb4bdcf9cc96b7a" args="" -->REG_INST_G5</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa7a495b5a550802bbfc2fe607347fe215"></a><!-- doxytag: member="REG_INST_G6" ref="gg0f57fb50e80d686a588694f73046f2aa7a495b5a550802bbfc2fe607347fe215" args="" -->REG_INST_G6</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa9c5b06055777d4d2e9aec17bd12c23c8"></a><!-- doxytag: member="REG_INST_G7" ref="gg0f57fb50e80d686a588694f73046f2aa9c5b06055777d4d2e9aec17bd12c23c8" args="" -->REG_INST_G7</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa396783de27aaf9ad09d32b856f2a8470"></a><!-- doxytag: member="REG_INST_G8" ref="gg0f57fb50e80d686a588694f73046f2aa396783de27aaf9ad09d32b856f2a8470" args="" -->REG_INST_G8</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa725ffa82752261f7e6d02f61f823e947"></a><!-- doxytag: member="REG_INST_G9" ref="gg0f57fb50e80d686a588694f73046f2aa725ffa82752261f7e6d02f61f823e947" args="" -->REG_INST_G9</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa95bd2a7996373994211f4abdca6fddd0"></a><!-- doxytag: member="REG_INST_G10" ref="gg0f57fb50e80d686a588694f73046f2aa95bd2a7996373994211f4abdca6fddd0" args="" -->REG_INST_G10</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa6627b33852420083e7e1bf92ff9b0623"></a><!-- doxytag: member="REG_INST_G11" ref="gg0f57fb50e80d686a588694f73046f2aa6627b33852420083e7e1bf92ff9b0623" args="" -->REG_INST_G11</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aaf04944e9076e9486a2b3b041c53febac"></a><!-- doxytag: member="REG_INST_G12" ref="gg0f57fb50e80d686a588694f73046f2aaf04944e9076e9486a2b3b041c53febac" args="" -->REG_INST_G12</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aac345a6a2a3b09a8c3d904d1449ab1bea"></a><!-- doxytag: member="REG_INST_G13" ref="gg0f57fb50e80d686a588694f73046f2aac345a6a2a3b09a8c3d904d1449ab1bea" args="" -->REG_INST_G13</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa109cec4ef8f3a7cef69cd715f570aee7"></a><!-- doxytag: member="REG_INST_G14" ref="gg0f57fb50e80d686a588694f73046f2aa109cec4ef8f3a7cef69cd715f570aee7" args="" -->REG_INST_G14</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa4cba02ec1f94e2108075f73542c61437"></a><!-- doxytag: member="REG_INST_G15" ref="gg0f57fb50e80d686a588694f73046f2aa4cba02ec1f94e2108075f73542c61437" args="" -->REG_INST_G15</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aae9c516698c3454b8affdd500f632693e"></a><!-- doxytag: member="REG_INST_G16" ref="gg0f57fb50e80d686a588694f73046f2aae9c516698c3454b8affdd500f632693e" args="" -->REG_INST_G16</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa2733a20abd14c288797c29496caf54c0"></a><!-- doxytag: member="REG_INST_G17" ref="gg0f57fb50e80d686a588694f73046f2aa2733a20abd14c288797c29496caf54c0" args="" -->REG_INST_G17</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aaf96e4e4238b1cdaa2e2698e79167827d"></a><!-- doxytag: member="REG_INST_G18" ref="gg0f57fb50e80d686a588694f73046f2aaf96e4e4238b1cdaa2e2698e79167827d" args="" -->REG_INST_G18</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa190b77795e4b9f2deffb1b71f6b5e1db"></a><!-- doxytag: member="REG_INST_G19" ref="gg0f57fb50e80d686a588694f73046f2aa190b77795e4b9f2deffb1b71f6b5e1db" args="" -->REG_INST_G19</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa59acca29ce8ae55d494b25143e34f9d9"></a><!-- doxytag: member="REG_INST_G20" ref="gg0f57fb50e80d686a588694f73046f2aa59acca29ce8ae55d494b25143e34f9d9" args="" -->REG_INST_G20</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aaf690aa538da5a908981ac893e1f4e161"></a><!-- doxytag: member="REG_INST_G21" ref="gg0f57fb50e80d686a588694f73046f2aaf690aa538da5a908981ac893e1f4e161" args="" -->REG_INST_G21</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa93e9ba0aefceb84674a5925b95419b81"></a><!-- doxytag: member="REG_INST_G22" ref="gg0f57fb50e80d686a588694f73046f2aa93e9ba0aefceb84674a5925b95419b81" args="" -->REG_INST_G22</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aaa59446ebc8910a87f43a2962d9346b47"></a><!-- doxytag: member="REG_INST_G23" ref="gg0f57fb50e80d686a588694f73046f2aaa59446ebc8910a87f43a2962d9346b47" args="" -->REG_INST_G23</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aadfbfc0159ae81ed87d59b3adb70cab38"></a><!-- doxytag: member="REG_INST_G24" ref="gg0f57fb50e80d686a588694f73046f2aadfbfc0159ae81ed87d59b3adb70cab38" args="" -->REG_INST_G24</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa6be65a34d0304c3e9825ae7cfbb7be5e"></a><!-- doxytag: member="REG_INST_G25" ref="gg0f57fb50e80d686a588694f73046f2aa6be65a34d0304c3e9825ae7cfbb7be5e" args="" -->REG_INST_G25</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aaa307f73d50cf2fdc59b71110ab6dfedf"></a><!-- doxytag: member="REG_INST_G26" ref="gg0f57fb50e80d686a588694f73046f2aaa307f73d50cf2fdc59b71110ab6dfedf" args="" -->REG_INST_G26</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa711d70383ecc473d6ac60e1307c405f3"></a><!-- doxytag: member="REG_INST_G27" ref="gg0f57fb50e80d686a588694f73046f2aa711d70383ecc473d6ac60e1307c405f3" args="" -->REG_INST_G27</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa26c3d0b42cd2b43370836043e51d44db"></a><!-- doxytag: member="REG_INST_G28" ref="gg0f57fb50e80d686a588694f73046f2aa26c3d0b42cd2b43370836043e51d44db" args="" -->REG_INST_G28</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa9d258abf4f7fe9fa6f39f0e5607d31c4"></a><!-- doxytag: member="REG_INST_G29" ref="gg0f57fb50e80d686a588694f73046f2aa9d258abf4f7fe9fa6f39f0e5607d31c4" args="" -->REG_INST_G29</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
</table>
</dl>

</div>
</div><p>
<a class="anchor" name="g2b1cf2faaa7fa5341a7b8ea382a0fadd"></a><!-- doxytag: member="LEVEL_BASE::REG_ALLOC_TYPE" ref="g2b1cf2faaa7fa5341a7b8ea382a0fadd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__REG__CPU__IA32.html#g2b1cf2faaa7fa5341a7b8ea382a0fadd">LEVEL_BASE::REG_ALLOC_TYPE</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Classification of registers under register allocation. Registers of the same allocation type can replace each other during register re-allocation. 
</div>
</div><p>
<a class="anchor" name="g99beb1f4b1dd69c64e5aff9591f7eb24"></a><!-- doxytag: member="LEVEL_BASE::REG_CLASS" ref="g99beb1f4b1dd69c64e5aff9591f7eb24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__REG__CPU__IA32.html#g99beb1f4b1dd69c64e5aff9591f7eb24">LEVEL_BASE::REG_CLASS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enumeration of register classes. Each register belongs to one and only one class. 
</div>
</div><p>
<a class="anchor" name="gc3fde05e1d7397e8e525ac3f60872406"></a><!-- doxytag: member="LEVEL_BASE::REG_SUBCLASS" ref="gc3fde05e1d7397e8e525ac3f60872406" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__REG__CPU__IA32.html#gc3fde05e1d7397e8e525ac3f60872406">LEVEL_BASE::REG_SUBCLASS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Additional classification of register. 
</div>
</div><p>
<a class="anchor" name="gcc81a8433e2f250fc341758e21611be6"></a><!-- doxytag: member="LEVEL_BASE::REGNAME" ref="gcc81a8433e2f250fc341758e21611be6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__REG__CPU__IA32.html#gcc81a8433e2f250fc341758e21611be6">LEVEL_BASE::REGNAME</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
x 
</div>
</div><p>
<a class="anchor" name="g92c4a19fb1078e9a7d9a54b42d3118e7"></a><!-- doxytag: member="LEVEL_BASE::REGWIDTH" ref="g92c4a19fb1078e9a7d9a54b42d3118e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__REG__CPU__IA32.html#g92c4a19fb1078e9a7d9a54b42d3118e7">LEVEL_BASE::REGWIDTH</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
register widths 
</div>
</div><p>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="g0c875987af64889967b8fcdce47cc0aa"></a><!-- doxytag: member="LEVEL_BASE::REG_AppFlags" ref="g0c875987af64889967b8fcdce47cc0aa" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_AppFlags           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>the application flags register </dd></dl>

</div>
</div><p>
<a class="anchor" name="g96237638ef307496aef198c3c64294eb"></a><!-- doxytag: member="LEVEL_BASE::REG_corresponding_ymm_reg" ref="g96237638ef307496aef198c3c64294eb" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_corresponding_ymm_reg           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>the corresponding ymm reg to an xmm reg: e.g. if reg is xmm4 return ymm4 ASSUMES that REG_is_xmm returns TRUE on reg </dd></dl>

</div>
</div><p>
<a class="anchor" name="gc3996eaec372864e8619522b28b20af5"></a><!-- doxytag: member="LEVEL_BASE::REG_corresponding_zmm_reg" ref="gc3996eaec372864e8619522b28b20af5" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_corresponding_zmm_reg           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>the corresponding zmm reg to an xmm reg: e.g. if reg is xmm4 return zmm4 ASSUMES that REG_is_xmm returns TRUE on reg </dd></dl>

</div>
</div><p>
<a class="anchor" name="gb16386559e6315c56e2f8673304c9db2"></a><!-- doxytag: member="LEVEL_BASE::REG_get_df_flag_reg_of_type" ref="gb16386559e6315c56e2f8673304c9db2" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_get_df_flag_reg_of_type           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TGiven that reg is either REG_GFLAGS or REG_PIN_FLAGS, return the corresponding *_DF_FLAG reg </dd></dl>

</div>
</div><p>
<a class="anchor" name="gb7683ee760514ceb26ba258899d86c68"></a><!-- doxytag: member="LEVEL_BASE::REG_get_full_flags_reg_of_type" ref="gb7683ee760514ceb26ba258899d86c68" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_get_full_flags_reg_of_type           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>the full flags reg of either the app or pin reg - depending on what type of reg reg is </dd></dl>

</div>
</div><p>
<a class="anchor" name="g0cdd646a3e668c22d46a8d71fafd15a4"></a><!-- doxytag: member="LEVEL_BASE::REG_get_status_flags_reg_of_type" ref="g0cdd646a3e668c22d46a8d71fafd15a4" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_get_status_flags_reg_of_type           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>Given that reg is either REG_GFLAGS or REG_PIN_FLAGS, return the corresponding *_STATUS_FLAGS reg </dd></dl>

</div>
</div><p>
<a class="anchor" name="g0838dab8af04897b565593f3d87bee1e"></a><!-- doxytag: member="LEVEL_BASE::REG_IdentityCopy" ref="g0838dab8af04897b565593f3d87bee1e" args="(const REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_IdentityCopy           </td>
          <td>(</td>
          <td class="paramtype">const REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>the application register that is the counterpart of this Pin reg </dd></dl>

</div>
</div><p>
<a class="anchor" name="ga1123ed2e29dd34f3612e105790f7950"></a><!-- doxytag: member="LEVEL_BASE::REG_is_Any8" ref="ga1123ed2e29dd34f3612e105790f7950" args="(const REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_Any8           </td>
          <td>(</td>
          <td class="paramtype">const REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Return TRUE if reg is a upper or lower 8-bit register 
</div>
</div><p>
<a class="anchor" name="g50827a2b7e6d17ab3aa6ed0360c0855a"></a><!-- doxytag: member="LEVEL_BASE::REG_is_any_app_flags" ref="g50827a2b7e6d17ab3aa6ed0360c0855a" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_any_app_flags           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff is Any of the app flag regs </dd></dl>

</div>
</div><p>
<a class="anchor" name="g084c8aa78ffa2e723454ac723d163af8"></a><!-- doxytag: member="LEVEL_BASE::REG_is_any_flags_type" ref="g084c8aa78ffa2e723454ac723d163af8" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_any_flags_type           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff is Any of the flag regs app or pin </dd></dl>

</div>
</div><p>
<a class="anchor" name="gdf4160e5284a5e993bdc87281ea1cd2e"></a><!-- doxytag: member="LEVEL_BASE::REG_is_any_mask" ref="gdf4160e5284a5e993bdc87281ea1cd2e" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_any_mask           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a k-mask register or its Pin variant </dd></dl>

</div>
</div><p>
<a class="anchor" name="g3c6ce7d36d83ef56793585a413123667"></a><!-- doxytag: member="LEVEL_BASE::REG_is_any_mxcsr" ref="g3c6ce7d36d83ef56793585a413123667" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_any_mxcsr           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is mxcsr or its Pin variant </dd></dl>

</div>
</div><p>
<a class="anchor" name="g4b65cba2f06839c5950a464deccab0d8"></a><!-- doxytag: member="LEVEL_BASE::REG_is_any_pin_flags" ref="g4b65cba2f06839c5950a464deccab0d8" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_any_pin_flags           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff is Any of the pinflag regs </dd></dl>

</div>
</div><p>
<a class="anchor" name="gb8d1dddc8e3ecb847f01fe5fc5bed700"></a><!-- doxytag: member="LEVEL_BASE::REG_is_any_vector_reg" ref="gb8d1dddc8e3ecb847f01fe5fc5bed700" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_any_vector_reg           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is an xmm,ymm, or zmm register, or their Pin variants. </dd></dl>

</div>
</div><p>
<a class="anchor" name="gf855cd29c6e69dfede5952b7889791d2"></a><!-- doxytag: member="LEVEL_BASE::REG_is_any_x87" ref="gf855cd29c6e69dfede5952b7889791d2" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_any_x87           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is the x87 register or its Pin variant </dd></dl>

</div>
</div><p>
<a class="anchor" name="g5bca059473be021381d5445e59a679d1"></a><!-- doxytag: member="LEVEL_BASE::REG_is_app_df_flag_type" ref="g5bca059473be021381d5445e59a679d1" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_app_df_flag_type           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff is REG_DF_FLAG or PIN_REG_DF_FLAG </dd></dl>

</div>
</div><p>
<a class="anchor" name="gaf7bafd739169dd8c707f0657c4659a2"></a><!-- doxytag: member="LEVEL_BASE::REG_is_app_status_flags_type" ref="gaf7bafd739169dd8c707f0657c4659a2" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_app_status_flags_type           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff REG_STATUS_FLAGS </dd></dl>

</div>
</div><p>
<a class="anchor" name="g107fe336a80ef8e0cdefeedd2af83b6e"></a><!-- doxytag: member="LEVEL_BASE::REG_is_application" ref="g107fe336a80ef8e0cdefeedd2af83b6e" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_application           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is an application register </dd></dl>

</div>
</div><p>
<a class="anchor" name="g9e0a8031d762afdf3216ab5542350a7b"></a><!-- doxytag: member="LEVEL_BASE::REG_is_avx512_hi16_xmm" ref="g9e0a8031d762afdf3216ab5542350a7b" args="(const REG xmm)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_avx512_hi16_xmm           </td>
          <td>(</td>
          <td class="paramtype">const REG&nbsp;</td>
          <td class="paramname"> <em>xmm</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if the given xmm is one of xmm16-xmm31 </dd></dl>

</div>
</div><p>
<a class="anchor" name="gbd3d888174d3abb6d37bcd4f095fbe40"></a><!-- doxytag: member="LEVEL_BASE::REG_is_avx512_hi16_ymm" ref="gbd3d888174d3abb6d37bcd4f095fbe40" args="(const REG ymm)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_avx512_hi16_ymm           </td>
          <td>(</td>
          <td class="paramtype">const REG&nbsp;</td>
          <td class="paramname"> <em>ymm</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if the given ymm is one of ymm16-ymm31 </dd></dl>

</div>
</div><p>
<a class="anchor" name="g6e514a3db62e6e091354cd32603e46e1"></a><!-- doxytag: member="LEVEL_BASE::REG_is_buffer" ref="g6e514a3db62e6e091354cd32603e46e1" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_buffer           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>

</div>
</div><p>
<a class="anchor" name="g1d2f4f32ab0759aee693e46f80f84c6b"></a><!-- doxytag: member="LEVEL_BASE::REG_is_df_flag" ref="g1d2f4f32ab0759aee693e46f80f84c6b" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_df_flag           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff is app df flag </dd></dl>

</div>
</div><p>
<a class="anchor" name="g8470c1e882b5abe9554f46cd2b546a76"></a><!-- doxytag: member="LEVEL_BASE::REG_is_df_flag_type" ref="g8470c1e882b5abe9554f46cd2b546a76" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_df_flag_type           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff is REG_DF_FLAG or PIN_REG_DF_FLAG </dd></dl>

</div>
</div><p>
<a class="anchor" name="g087cd367780291f3f0157b8a12ae4b3c"></a><!-- doxytag: member="LEVEL_BASE::REG_is_flags" ref="g087cd367780291f3f0157b8a12ae4b3c" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_flags           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>

</div>
</div><p>
<a class="anchor" name="g634c2b5fdd67a1a0df7fc1796279256a"></a><!-- doxytag: member="LEVEL_BASE::REG_is_flags_any_size_type" ref="g634c2b5fdd67a1a0df7fc1796279256a" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_flags_any_size_type           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff both app and pin (and redundant for both) flags regs </dd></dl>

</div>
</div><p>
<a class="anchor" name="ge8f8fcd44f901c4ccba9d942ac8daf61"></a><!-- doxytag: member="LEVEL_BASE::REG_is_flags_type" ref="ge8f8fcd44f901c4ccba9d942ac8daf61" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_flags_type           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff both app and pin (and redundant for both) flags regs </dd></dl>

</div>
</div><p>
<a class="anchor" name="g54d67b24dedcd32364bb2fa6e5bb05f1"></a><!-- doxytag: member="LEVEL_BASE::REG_is_fpst" ref="g54d67b24dedcd32364bb2fa6e5bb05f1" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_fpst           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a x87 FPU stack register or control/status register </dd></dl>

</div>
</div><p>
<a class="anchor" name="gcad5be362797ba8fc511ed7b2243ea56"></a><!-- doxytag: member="LEVEL_BASE::REG_is_fr_for_get_context" ref="gcad5be362797ba8fc511ed7b2243ea56" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_fr_for_get_context           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a floating register appropriate for PIN_GetContextReg </dd></dl>

</div>
</div><p>
<a class="anchor" name="g682ead4850de7bc43e04602d82e623b7"></a><!-- doxytag: member="LEVEL_BASE::REG_is_fr_or_x87" ref="g682ead4850de7bc43e04602d82e623b7" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_fr_or_x87           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a floating register </dd></dl>

</div>
</div><p>
<a class="anchor" name="g54d7b385d35f4771ba1222e8a5ca93a0"></a><!-- doxytag: member="LEVEL_BASE::REG_is_gr_type" ref="g54d7b385d35f4771ba1222e8a5ca93a0" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_gr_type           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if it is a gr reg </dd></dl>

</div>
</div><p>
<a class="anchor" name="g2c6504a4bfa4a1007a1f0b792f345091"></a><!-- doxytag: member="LEVEL_BASE::REG_is_Half16" ref="g2c6504a4bfa4a1007a1f0b792f345091" args="(const REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_Half16           </td>
          <td>(</td>
          <td class="paramtype">const REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Return TRUE if reg is a lower 16-bit register 
</div>
</div><p>
<a class="anchor" name="g7da10abdb51e61b11f791beaa5b2a8e7"></a><!-- doxytag: member="LEVEL_BASE::REG_is_Half32" ref="g7da10abdb51e61b11f791beaa5b2a8e7" args="(const REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_Half32           </td>
          <td>(</td>
          <td class="paramtype">const REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Return TRUE if reg is a lower 32-bit register, actually any 32 bit register 
</div>
</div><p>
<a class="anchor" name="g2631abd78fbdcda0f1faadb3f922a0d4"></a><!-- doxytag: member="LEVEL_BASE::REG_is_in_X87" ref="g2631abd78fbdcda0f1faadb3f922a0d4" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_in_X87           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a x87 FPU stack register or control/status register or mmx </dd></dl>

</div>
</div><p>
<a class="anchor" name="g0e8881e1755de23c4340c8cf8d1040b7"></a><!-- doxytag: member="LEVEL_BASE::REG_is_inst_scratch" ref="g0e8881e1755de23c4340c8cf8d1040b7" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_inst_scratch           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>

</div>
</div><p>
<a class="anchor" name="g20f36aedce3f9950a8ce857de96fb869"></a><!-- doxytag: member="LEVEL_BASE::REG_is_k_mask" ref="g20f36aedce3f9950a8ce857de96fb869" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_k_mask           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a k-mask register </dd></dl>

</div>
</div><p>
<a class="anchor" name="ge565098e5f19a2979173e15c823f049d"></a><!-- doxytag: member="LEVEL_BASE::REG_is_Lower8" ref="ge565098e5f19a2979173e15c823f049d" args="(const REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_Lower8           </td>
          <td>(</td>
          <td class="paramtype">const REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Return TRUE if reg is a lower 8-bit register 
</div>
</div><p>
<a class="anchor" name="gb69f78cae1b602686561a849b9d21eb9"></a><!-- doxytag: member="LEVEL_BASE::REG_is_machine" ref="gb69f78cae1b602686561a849b9d21eb9" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_machine           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a machine register </dd></dl>

</div>
</div><p>
<a class="anchor" name="gd43d44806bd22c39078899f17a81b8b6"></a><!-- doxytag: member="LEVEL_BASE::REG_is_mm" ref="gd43d44806bd22c39078899f17a81b8b6" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_mm           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is an mmx register </dd></dl>

</div>
</div><p>
<a class="anchor" name="g84e26c54a557be59d9939c89e9fd8ee9"></a><!-- doxytag: member="LEVEL_BASE::REG_is_mxcsr" ref="g84e26c54a557be59d9939c89e9fd8ee9" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_mxcsr           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is the mxcsr </dd></dl>

</div>
</div><p>
<a class="anchor" name="g7e54ad3a41450c87d324ecac6d6da2ec"></a><!-- doxytag: member="LEVEL_BASE::REG_is_partialreg" ref="g7e54ad3a41450c87d324ecac6d6da2ec" args="(const REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_partialreg           </td>
          <td>(</td>
          <td class="paramtype">const REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Return TRUE if reg is a partial register 
</div>
</div><p>
<a class="anchor" name="ge6b2fc14f383b093a27097259305dfdc"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin" ref="ge6b2fc14f383b093a27097259305dfdc" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a pin register </dd></dl>

</div>
</div><p>
<a class="anchor" name="g1871b77d94620cc6efef010ccce53d1f"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_df_flag" ref="g1871b77d94620cc6efef010ccce53d1f" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_df_flag           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff is pin df flags </dd></dl>

</div>
</div><p>
<a class="anchor" name="g90646665d884a896b3ad112712a13c2c"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_flags" ref="g90646665d884a896b3ad112712a13c2c" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_flags           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff is pin flags </dd></dl>

</div>
</div><p>
<a class="anchor" name="g4649f4bf511de60a8c38744f2b30d229"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_gpr" ref="g4649f4bf511de60a8c38744f2b30d229" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_gpr           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff pin general purpose register </dd></dl>

</div>
</div><p>
<a class="anchor" name="g67014bc28ef11cffdd77303e65fae0ec"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_inst" ref="g67014bc28ef11cffdd77303e65fae0ec" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_inst           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>

</div>
</div><p>
<a class="anchor" name="g3ff7dcfeb1fb8e6b0795a3baff67b4f2"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_k_mask" ref="g3ff7dcfeb1fb8e6b0795a3baff67b4f2" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_k_mask           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a pin virtual mask register </dd></dl>

</div>
</div><p>
<a class="anchor" name="g7c3dc7ae6ba3baedc1c5cfc4a77d70ec"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_status_flags" ref="g7c3dc7ae6ba3baedc1c5cfc4a77d70ec" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_status_flags           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff is pin status flag </dd></dl>

</div>
</div><p>
<a class="anchor" name="ge43bac2e4d7245a1f6e911748ae6c3e5"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_tmp" ref="ge43bac2e4d7245a1f6e911748ae6c3e5" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_tmp           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff pin tmp regs </dd></dl>

</div>
</div><p>
<a class="anchor" name="g12f19d16124b7d75f776cf03a7fb9b65"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_xmm" ref="g12f19d16124b7d75f776cf03a7fb9b65" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_xmm           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a pin virtual sse register </dd></dl>

</div>
</div><p>
<a class="anchor" name="gabccd8e7ec839504ba6899c56c5ed7d1"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_xmm_ymm_zmm" ref="gabccd8e7ec839504ba6899c56c5ed7d1" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_xmm_ymm_zmm           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a Pin xmm, ymm or zmm register </dd></dl>

</div>
</div><p>
<a class="anchor" name="g37942a62b7634a2de68f0eaaf4d8f3ff"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_ymm" ref="g37942a62b7634a2de68f0eaaf4d8f3ff" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_ymm           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a pin virtual ymm register </dd></dl>

</div>
</div><p>
<a class="anchor" name="g46fdc74702dfffd8458a1a7264deffb2"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_zmm" ref="g46fdc74702dfffd8458a1a7264deffb2" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_zmm           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a pin virtual zmm register </dd></dl>

</div>
</div><p>
<a class="anchor" name="g349ef4d923d81de6d8d5c48e4bc272e0"></a><!-- doxytag: member="LEVEL_BASE::REG_is_representative_reg" ref="g349ef4d923d81de6d8d5c48e4bc272e0" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_representative_reg           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff is representative register for internal purposes </dd></dl>

</div>
</div><p>
<a class="anchor" name="g5c950bcf48a41d323154dbf13aa6f08f"></a><!-- doxytag: member="LEVEL_BASE::REG_is_seg_base" ref="g5c950bcf48a41d323154dbf13aa6f08f" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_seg_base           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a seg base </dd></dl>

</div>
</div><p>
<a class="anchor" name="gd5ce416e2c302776771a62e78b3bff3e"></a><!-- doxytag: member="LEVEL_BASE::REG_is_st" ref="gd5ce416e2c302776771a62e78b3bff3e" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_st           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a x87 FPU stack register </dd></dl>

</div>
</div><p>
<a class="anchor" name="gb815b1ed5561a011f918bcb0d90af257"></a><!-- doxytag: member="LEVEL_BASE::REG_is_stackptr_type" ref="gb815b1ed5561a011f918bcb0d90af257" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_stackptr_type           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE both app and pin stack ptrs </dd></dl>

</div>
</div><p>
<a class="anchor" name="gf430d3bb8a23fa507a8789eae73bc995"></a><!-- doxytag: member="LEVEL_BASE::REG_is_status_flags" ref="gf430d3bb8a23fa507a8789eae73bc995" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_status_flags           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff is is app status flags </dd></dl>

</div>
</div><p>
<a class="anchor" name="gb3ee3646600609b04c8e7594d0373965"></a><!-- doxytag: member="LEVEL_BASE::REG_is_status_flags_type" ref="gb3ee3646600609b04c8e7594d0373965" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_status_flags_type           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff is REG_STATUS_FLAGS or PIN_REG_STATUS_FLAGS </dd></dl>

</div>
</div><p>
<a class="anchor" name="g1e292f4b7937a81fb41b5465dc1c467b"></a><!-- doxytag: member="LEVEL_BASE::REG_is_subclass_none" ref="g1e292f4b7937a81fb41b5465dc1c467b" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_subclass_none           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff subclass of reg is none </dd></dl>

</div>
</div><p>
<a class="anchor" name="g6fae2ff2ecca2771b05d976f812241e8"></a><!-- doxytag: member="LEVEL_BASE::REG_is_Upper8" ref="g6fae2ff2ecca2771b05d976f812241e8" args="(const REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_Upper8           </td>
          <td>(</td>
          <td class="paramtype">const REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Return TRUE if reg is a upper 8-bit register 
</div>
</div><p>
<a class="anchor" name="g745522c49ea142b657f95d2dc5d59283"></a><!-- doxytag: member="LEVEL_BASE::REG_is_x87_reg" ref="g745522c49ea142b657f95d2dc5d59283" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_x87_reg           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>

</div>
</div><p>
<a class="anchor" name="gd0ddaf16b2320ffcd0e41801906c4b04"></a><!-- doxytag: member="LEVEL_BASE::REG_is_xmm" ref="gd0ddaf16b2320ffcd0e41801906c4b04" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_xmm           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is an sse register </dd></dl>

</div>
</div><p>
<a class="anchor" name="g8efc75a83fc1476dbe69fb41019cb195"></a><!-- doxytag: member="LEVEL_BASE::REG_is_xmm_ymm_zmm" ref="g8efc75a83fc1476dbe69fb41019cb195" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_xmm_ymm_zmm           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is an xmm,ymm, or zmm register </dd></dl>

</div>
</div><p>
<a class="anchor" name="ge3dc27099d5bb520216a50bd00b1db60"></a><!-- doxytag: member="LEVEL_BASE::REG_is_ymm" ref="ge3dc27099d5bb520216a50bd00b1db60" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_ymm           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a ymm register </dd></dl>

</div>
</div><p>
<a class="anchor" name="gbc16a50e8a5c6a91748c8d1f35d21440"></a><!-- doxytag: member="LEVEL_BASE::REG_is_zmm" ref="gbc16a50e8a5c6a91748c8d1f35d21440" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_zmm           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a zmm register </dd></dl>

</div>
</div><p>
<a class="anchor" name="g28676b9554c951c74a2f8b720a4b7ab2"></a><!-- doxytag: member="LEVEL_BASE::REG_LastSupportedXmm" ref="g28676b9554c951c74a2f8b720a4b7ab2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_LastSupportedXmm           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>the highest xmm register supported on the current CPU </dd></dl>

</div>
</div><p>
<a class="anchor" name="g2681487338ec6a41511bc49dea51849f"></a><!-- doxytag: member="LEVEL_BASE::REG_LastSupportedYmm" ref="g2681487338ec6a41511bc49dea51849f" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_LastSupportedYmm           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>the highest ymm register supported on the current CPU </dd></dl>

</div>
</div><p>
<a class="anchor" name="g37dd352d87e8b1b793a9525f9ed08bda"></a><!-- doxytag: member="LEVEL_BASE::REG_LastSupportedZmm" ref="g37dd352d87e8b1b793a9525f9ed08bda" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_LastSupportedZmm           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>the highest zmm register supported on the current CPU </dd></dl>

</div>
</div><p>
<a class="anchor" name="gcb5d2041bfaef6560e7fdd2094d0d9df"></a><!-- doxytag: member="LEVEL_BASE::REG_regDefTable" ref="gcb5d2041bfaef6560e7fdd2094d0d9df" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADDRINT LEVEL_BASE::REG_regDefTable           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>

</div>
</div><p>
<a class="anchor" name="g4e0a17685f3326079eb42bedb129d0a0"></a><!-- doxytag: member="LEVEL_BASE::REG_regSubClassBitMapTable" ref="g4e0a17685f3326079eb42bedb129d0a0" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADDRINT LEVEL_BASE::REG_regSubClassBitMapTable           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>

</div>
</div><p>
<a class="anchor" name="g8744ba41569c7770f4aa41f8e2d0b4e6"></a><!-- doxytag: member="LEVEL_BASE::REG_Size" ref="g8744ba41569c7770f4aa41f8e2d0b4e6" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINT32 LEVEL_BASE::REG_Size           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
return the register size in bytes 
</div>
</div><p>
<a class="anchor" name="g42d43c5a7062cb843a8914d4b20c003a"></a><!-- doxytag: member="LEVEL_BASE::REG_valid_for_iarg_reg_value" ref="g42d43c5a7062cb843a8914d4b20c003a" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_valid_for_iarg_reg_value           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg value of reg can be requested by IARG_REG_VALUE </dd></dl>

</div>
</div><p>
<a class="anchor" name="g86a3431be0730babc838c6fe87ee9c2c"></a><!-- doxytag: member="LEVEL_BASE::REG_Width" ref="g86a3431be0730babc838c6fe87ee9c2c" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REGWIDTH LEVEL_BASE::REG_Width           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
return the register width for all regs. 
</div>
</div><p>
<a class="anchor" name="g59b1d2e23d3de5edb229047382abfa22"></a><!-- doxytag: member="LEVEL_CORE::REGSET_AddAll" ref="g59b1d2e23d3de5edb229047382abfa22" args="(REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VOID LEVEL_CORE::REGSET_AddAll           </td>
          <td>(</td>
          <td class="paramtype">REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Insert all registers into the specified regset 
</div>
</div><p>
<a class="anchor" name="ga8d6bc907483b84a882565de6a5025e6"></a><!-- doxytag: member="LEVEL_CORE::REGSET_Clear" ref="ga8d6bc907483b84a882565de6a5025e6" args="(REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VOID LEVEL_CORE::REGSET_Clear           </td>
          <td>(</td>
          <td class="paramtype">REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Remove all registers from the specified regset 
</div>
</div><p>
<a class="anchor" name="g8ed23b197782e88ec8dcda1efb04c7c3"></a><!-- doxytag: member="LEVEL_CORE::REGSET_Contains" ref="g8ed23b197782e88ec8dcda1efb04c7c3" args="(const REGSET &amp;regset, REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_CORE::REGSET_Contains           </td>
          <td>(</td>
          <td class="paramtype">const REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE if the specified reg is contained in the specified regset </dd></dl>

</div>
</div><p>
<a class="anchor" name="g7d0aca55c4e11785153c4f4bd83328c2"></a><!-- doxytag: member="LEVEL_CORE::REGSET_Insert" ref="g7d0aca55c4e11785153c4f4bd83328c2" args="(REGSET &amp;regset, REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VOID LEVEL_CORE::REGSET_Insert           </td>
          <td>(</td>
          <td class="paramtype">REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Insert the specified reg into the specified regset 
</div>
</div><p>
<a class="anchor" name="gc5530b1d15830b6e844f86d9d104606b"></a><!-- doxytag: member="LEVEL_CORE::REGSET_PopCount" ref="gc5530b1d15830b6e844f86d9d104606b" args="(const REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINT32 LEVEL_CORE::REGSET_PopCount           </td>
          <td>(</td>
          <td class="paramtype">const REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>the number of registers in the specified regset </dd></dl>

</div>
</div><p>
<a class="anchor" name="gcb4df67645a5af50e61c0b2bae9b7f62"></a><!-- doxytag: member="LEVEL_CORE::REGSET_PopCountIsZero" ref="gcb4df67645a5af50e61c0b2bae9b7f62" args="(const REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_CORE::REGSET_PopCountIsZero           </td>
          <td>(</td>
          <td class="paramtype">const REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE if the number of registers in the specified regset is zero </dd></dl>

</div>
</div><p>
<a class="anchor" name="g21f89d33c92eb340dd1aaed30c7d6e72"></a><!-- doxytag: member="LEVEL_CORE::REGSET_PopNext" ref="g21f89d33c92eb340dd1aaed30c7d6e72" args="(REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_CORE::REGSET_PopNext           </td>
          <td>(</td>
          <td class="paramtype">REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pop the next register from the specified regset <dl class="return" compact><dt><b>Returns:</b></dt><dd>the popped register </dd></dl>

</div>
</div><p>
<a class="anchor" name="g9bc09e7fbd3f8ddad1e47c83c8ca6323"></a><!-- doxytag: member="LEVEL_CORE::REGSET_Remove" ref="g9bc09e7fbd3f8ddad1e47c83c8ca6323" args="(REGSET &amp;regset, REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VOID LEVEL_CORE::REGSET_Remove           </td>
          <td>(</td>
          <td class="paramtype">REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Remove the specified reg from the specified regset 
</div>
</div><p>
<a class="anchor" name="g282822171f5fa5f9aaab20c8ea6db2b0"></a><!-- doxytag: member="LEVEL_CORE::REGSET_StringList" ref="g282822171f5fa5f9aaab20c8ea6db2b0" args="(const REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string LEVEL_CORE::REGSET_StringList           </td>
          <td>(</td>
          <td class="paramtype">const REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>a string with the names of all registers is the specified regset </dd></dl>

</div>
</div><p>
<a class="anchor" name="g931d5df5b542a78b0a6d21d7ebc2680f"></a><!-- doxytag: member="LEVEL_CORE::REGSET_StringShort" ref="g931d5df5b542a78b0a6d21d7ebc2680f" args="(const REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string LEVEL_CORE::REGSET_StringShort           </td>
          <td>(</td>
          <td class="paramtype">const REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>a string with the names of all registers is the specified regset </dd></dl>

</div>
</div><p>
<hr><h2>Variable Documentation</h2>
<a class="anchor" name="gfe098bafa41995c53db7a915ee61922e"></a><!-- doxytag: member="LEVEL_BASE::_regDefTable" ref="gfe098bafa41995c53db7a915ee61922e" args="[]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const REGDEF_ENTRY <a class="el" href="group__REG__CPU__IA32.html#gfe098bafa41995c53db7a915ee61922e">LEVEL_BASE::_regDefTable</a>[]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The main register information table 
</div>
</div><p>
<a class="anchor" name="g36e0b500918a2b869aecf6fbe2467189"></a><!-- doxytag: member="LEVEL_BASE::_regWidthToBitWidth" ref="g36e0b500918a2b869aecf6fbe2467189" args="[]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INT32 LEVEL_BASE::_regWidthToBitWidth[]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment">
{
       8,
     16,
     32,
     64,
       80,
     128,
     256,
     512,
     FPSTATE_SIZE,
     0
}
</pre></div>
</div>
</div><p>
<a class="anchor" name="g106d11b76262e7d9efa0cce801cf8431"></a><!-- doxytag: member="LEVEL_CORE::REG_FirstInRegset" ref="g106d11b76262e7d9efa0cce801cf8431" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG <a class="el" href="group__REG__CPU__IA32.html#g106d11b76262e7d9efa0cce801cf8431">LEVEL_CORE::REG_FirstInRegset</a> = REG_RBASE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
REG represented by the first bit in the regset vector. 
<p>

</div>
</div><p>
<a class="anchor" name="gc3c3f8a822d40e53bc8c599368eb9a44"></a><!-- doxytag: member="LEVEL_CORE::REG_LastInRegset" ref="gc3c3f8a822d40e53bc8c599368eb9a44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG <a class="el" href="group__REG__CPU__IA32.html#gc3c3f8a822d40e53bc8c599368eb9a44">LEVEL_CORE::REG_LastInRegset</a> = REG(REG_LAST-1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
REG represented by the last bit in the regset vector. Most of the code assumes that REG_LAST is not an actual register, so we should not include it in the set. We use REG_LAST-1 for the last registers. 
</div>
</div><p>
<a class="anchor" name="g3dbb64324ec7e6cf592b3a007d637e41"></a><!-- doxytag: member="LEVEL_BASE::REGCBIT_ALL_REGS" ref="g3dbb64324ec7e6cf592b3a007d637e41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG_CLASS_BITS <a class="el" href="group__REG__CPU__IA32.html#g3dbb64324ec7e6cf592b3a007d637e41">LEVEL_BASE::REGCBIT_ALL_REGS</a> = REGCBIT_APP_ALL | REGCBIT_PIN_ALL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask of REG_CLASS_BITS values for all valid registers.xx 
</div>
</div><p>
<a class="anchor" name="gfef963c990ff2998f8a62044ca08f5af"></a><!-- doxytag: member="LEVEL_BASE::REGCBIT_APP_ALL" ref="gfef963c990ff2998f8a62044ca08f5af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG_CLASS_BITS <a class="el" href="group__REG__CPU__IA32.html#gfef963c990ff2998f8a62044ca08f5af">LEVEL_BASE::REGCBIT_APP_ALL</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask of REG_CLASS_BITS values for all application registers. 
</div>
</div><p>
<a class="anchor" name="g797c94104721a4d10c3375d92f8a977a"></a><!-- doxytag: member="LEVEL_BASE::REGCBIT_APP_FLAGS" ref="g797c94104721a4d10c3375d92f8a977a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG_CLASS_BITS <a class="el" href="group__REG__CPU__IA32.html#g797c94104721a4d10c3375d92f8a977a">LEVEL_BASE::REGCBIT_APP_FLAGS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 

    (_REGCBIT(REG_CLASS_FLAGS)               )|
    (_REGCBIT(REG_CLASS_STATUS_FLAGS)        )|
    (_REGCBIT(REG_CLASS_DFLAG))
</pre></div>Mask of REG_CLASS_BITS values for all application flag registers. 
</div>
</div><p>
<a class="anchor" name="gdaec9333a54cfb71118ad03996943c69"></a><!-- doxytag: member="LEVEL_BASE::REGCBIT_PARTIAL" ref="gdaec9333a54cfb71118ad03996943c69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG_CLASS_BITS <a class="el" href="group__REG__CPU__IA32.html#gdaec9333a54cfb71118ad03996943c69">LEVEL_BASE::REGCBIT_PARTIAL</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 
    (_REGCBIT(REG_CLASS_GRU8)                )|
    (_REGCBIT(REG_CLASS_GRL8)                )|
    (_REGCBIT(REG_CLASS_GRH16)               )|
    (_REGCBIT(REG_CLASS_GRH32)               )|
    (_REGCBIT(REG_CLASS_FLAGS16)             )|
    (_REGCBIT(REG_CLASS_FLAGS32)             )|
    (_REGCBIT(REG_CLASS_IP16)                )|
    (_REGCBIT(REG_CLASS_IP32)                )|
    (_REGCBIT(REG_CLASS_PIN_GRU8)            )|
    (_REGCBIT(REG_CLASS_PIN_GRL8)            )|
    (_REGCBIT(REG_CLASS_PIN_GRH16)           )|
    (_REGCBIT(REG_CLASS_PIN_GRH32))
</pre></div>Mask of REG_CLASS_BITS values for partial registers (excluding XMM, even if AVX is present). 
</div>
</div><p>
<a class="anchor" name="g0003ddbd5a31411cef15fe6adc6a1bf4"></a><!-- doxytag: member="LEVEL_BASE::REGCBIT_PIN_ALL" ref="g0003ddbd5a31411cef15fe6adc6a1bf4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG_CLASS_BITS <a class="el" href="group__REG__CPU__IA32.html#g0003ddbd5a31411cef15fe6adc6a1bf4">LEVEL_BASE::REGCBIT_PIN_ALL</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 

    (_REGCBIT(REG_CLASS_PIN_GR)              )|
    (_REGCBIT(REG_CLASS_PIN_GRU8)            )|
    (_REGCBIT(REG_CLASS_PIN_GRL8)            )|
    (_REGCBIT(REG_CLASS_PIN_GRH16)           )|
    (_REGCBIT(REG_CLASS_PIN_GRH32)           )|
    (_REGCBIT(REG_CLASS_PIN_XMM)             )|
    (_REGCBIT(REG_CLASS_PIN_YMM)             )|
    (_REGCBIT(REG_CLASS_PIN_ZMM)             )|
    (_REGCBIT(REG_CLASS_PIN_K)               )|
    (_REGCBIT(REG_CLASS_PIN_X87)             )|
    (_REGCBIT(REG_CLASS_PIN_MXCSR)           )|
    (_REGCBIT(REG_CLASS_PIN_FLAGS)           )|
    (_REGCBIT(REG_CLASS_PIN_STATUS_FLAGS)    )|
    (_REGCBIT(REG_CLASS_PIN_DFLAG))
</pre></div>Mask of REG_CLASS_BITS values for all Pin registers. 
</div>
</div><p>
<a class="anchor" name="g42d784c0a1e776497acb405282fab148"></a><!-- doxytag: member="LEVEL_BASE::REGCBIT_PIN_FLAGS" ref="g42d784c0a1e776497acb405282fab148" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG_CLASS_BITS <a class="el" href="group__REG__CPU__IA32.html#g42d784c0a1e776497acb405282fab148">LEVEL_BASE::REGCBIT_PIN_FLAGS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 
    (_REGCBIT(REG_CLASS_PIN_FLAGS)           )|
    (_REGCBIT(REG_CLASS_PIN_STATUS_FLAGS)    )|
    (_REGCBIT(REG_CLASS_PIN_DFLAG))
</pre></div>Mask of REG_CLASS_BITS values for all Pin flag registers. 
</div>
</div><p>
<a class="anchor" name="g656d3616de3d5ae8d26f2b6252c686e3"></a><!-- doxytag: member="LEVEL_BASE::REGSBIT_PIN_INST_ALL" ref="g656d3616de3d5ae8d26f2b6252c686e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG_SUBCLASS_BITS <a class="el" href="group__REG__CPU__IA32.html#g656d3616de3d5ae8d26f2b6252c686e3">LEVEL_BASE::REGSBIT_PIN_INST_ALL</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 
    (_REGCBIT(REG_SUBCLASS_PIN_INST_GR)      )|
    (_REGCBIT(REG_SUBCLASS_PIN_INST_GR_H32)  )|
    (_REGCBIT(REG_SUBCLASS_PIN_INST_BUF)     )|
    (_REGCBIT(REG_SUBCLASS_PIN_INST_COND))
</pre></div>Combination of REG_SUBCLASS_BITS flags of all instrumentation registers. 
</div>
</div><p>
<a class="anchor" name="g89097de642e222f3d0a0553464e2a584"></a><!-- doxytag: member="LEVEL_BASE::REGSBIT_PIN_SCRATCH_ALL" ref="g89097de642e222f3d0a0553464e2a584" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG_SUBCLASS_BITS <a class="el" href="group__REG__CPU__IA32.html#g89097de642e222f3d0a0553464e2a584">LEVEL_BASE::REGSBIT_PIN_SCRATCH_ALL</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 
    (_REGCBIT(REG_SUBCLASS_PIN_INST_GR)      )|
    (_REGCBIT(REG_SUBCLASS_PIN_INST_BUF))
</pre></div>Combination of REG_SUBCLASS_BITS flags of all instrumentation scratch registers. 
</div>
</div><p>
<a class="anchor" name="g10bb628d479cc23033c4295ceb9e3823"></a><!-- doxytag: member="LEVEL_BASE::REGSBIT_STACKPTR_ALL" ref="g10bb628d479cc23033c4295ceb9e3823" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG_SUBCLASS_BITS <a class="el" href="group__REG__CPU__IA32.html#g10bb628d479cc23033c4295ceb9e3823">LEVEL_BASE::REGSBIT_STACKPTR_ALL</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 
    (_REGCBIT(REG_SUBCLASS_FULL_STACKPTR)         )|
    (_REGCBIT(REG_SUBCLASS_PIN_FULL_STACKPTR))
</pre></div>Combination of REG_SUBCLASS_BITS flags of stack registers (both app and pin). 
</div>
</div><p>
<hr size="1"><address style="align: right;"><small>Generated on Thu Feb 2 21:58:44 2017 for Pin by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.1-p1 </small></address>
</body>
</html>
