<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Register `CACHE_FCTRL` writer"><title>W in esp32s3::spi0::cache_fctrl - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ac92e1bbe349e143.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="esp32s3" data-themes="" data-resource-suffix="" data-rustdoc-version="1.76.0-nightly (88269fa9e 2024-02-09) (1.76.0.1)" data-channel="nightly" data-search-js="search-2b6ce74ff89ae146.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-f2adc0d6ca4d09fb.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../../static.files/main-305769736d49e732.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-feafe1bb7466e4bd.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc type"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="logo-container" href="../../../esp32s3/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt=""></a></nav><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../../esp32s3/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt="logo"></a><h2><a href="../../../esp32s3/index.html">esp32s3</a><span class="version">0.24.0</span></h2></div><h2 class="location"><a href="#">W</a></h2><div class="sidebar-elems"><section><h3><a href="#aliased-type">Aliased type</a></h3><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.bits">bits</a></li><li><a href="#method.cache_flash_usr_cmd">cache_flash_usr_cmd</a></li><li><a href="#method.cache_req_en">cache_req_en</a></li><li><a href="#method.cache_usr_cmd_4byte">cache_usr_cmd_4byte</a></li><li><a href="#method.faddr_dual">faddr_dual</a></li><li><a href="#method.faddr_quad">faddr_quad</a></li><li><a href="#method.fdin_dual">fdin_dual</a></li><li><a href="#method.fdin_quad">fdin_quad</a></li><li><a href="#method.fdout_dual">fdout_dual</a></li><li><a href="#method.fdout_quad">fdout_quad</a></li></ul></section><h2><a href="index.html">In esp32s3::spi0::cache_fctrl</a></h2></div></nav><div class="sidebar-resizer"></div>
    <main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><div id="sidebar-button" tabindex="-1"><a href="../../../esp32s3/all.html" title="show sidebar"></a></div><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Type Alias <a href="../../index.html">esp32s3</a>::<wbr><a href="../index.html">spi0</a>::<wbr><a href="index.html">cache_fctrl</a>::<wbr><a class="type" href="#">W</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../../../src/esp32s3/spi0/cache_fctrl.rs.html#4">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><pre class="rust item-decl"><code>pub type W = <a class="type" href="../../generic/type.W.html" title="type esp32s3::generic::W">W</a>&lt;<a class="struct" href="struct.CACHE_FCTRL_SPEC.html" title="struct esp32s3::spi0::cache_fctrl::CACHE_FCTRL_SPEC">CACHE_FCTRL_SPEC</a>&gt;;</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Register <code>CACHE_FCTRL</code> writer</p>
</div></details><h2 id="aliased-type" class="section-header">Aliased Type<a href="#aliased-type" class="anchor">§</a></h2><pre class="rust item-decl"><code>struct W { <span class="comment">/* private fields */</span> }</code></pre><h2 id="implementations" class="section-header">Implementations<a href="#implementations" class="anchor">§</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-W%3CCACHE_FCTRL_SPEC%3E" class="impl"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_fctrl.rs.html#119-184">source</a><a href="#impl-W%3CCACHE_FCTRL_SPEC%3E" class="anchor">§</a><h3 class="code-header">impl <a class="type" href="type.W.html" title="type esp32s3::spi0::cache_fctrl::W">W</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.cache_req_en" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_fctrl.rs.html#123-125">source</a><h4 class="code-header">pub fn <a href="#method.cache_req_en" class="fn">cache_req_en</a>(&amp;mut self) -&gt; <a class="type" href="type.CACHE_REQ_EN_W.html" title="type esp32s3::spi0::cache_fctrl::CACHE_REQ_EN_W">CACHE_REQ_EN_W</a>&lt;'_, <a class="struct" href="struct.CACHE_FCTRL_SPEC.html" title="struct esp32s3::spi0::cache_fctrl::CACHE_FCTRL_SPEC">CACHE_FCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 0 - Set this bit to enable Cache’s access and SPI0’s transfer.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.cache_usr_cmd_4byte" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_fctrl.rs.html#129-131">source</a><h4 class="code-header">pub fn <a href="#method.cache_usr_cmd_4byte" class="fn">cache_usr_cmd_4byte</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.CACHE_USR_CMD_4BYTE_W.html" title="type esp32s3::spi0::cache_fctrl::CACHE_USR_CMD_4BYTE_W">CACHE_USR_CMD_4BYTE_W</a>&lt;'_, <a class="struct" href="struct.CACHE_FCTRL_SPEC.html" title="struct esp32s3::spi0::cache_fctrl::CACHE_FCTRL_SPEC">CACHE_FCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 1 - Set this bit to enable SPI0 read flash with 32 bits address. The value of SPI_MEM_USR_ADDR_BITLEN should be 31.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.cache_flash_usr_cmd" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_fctrl.rs.html#135-137">source</a><h4 class="code-header">pub fn <a href="#method.cache_flash_usr_cmd" class="fn">cache_flash_usr_cmd</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.CACHE_FLASH_USR_CMD_W.html" title="type esp32s3::spi0::cache_fctrl::CACHE_FLASH_USR_CMD_W">CACHE_FLASH_USR_CMD_W</a>&lt;'_, <a class="struct" href="struct.CACHE_FCTRL_SPEC.html" title="struct esp32s3::spi0::cache_fctrl::CACHE_FCTRL_SPEC">CACHE_FCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 2 - 1: The command value of SPI0 reads flash is SPI_MEM_USR_COMMAND_VALUE. 0: Hardware read command value, controlled by SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO, SPI_MEM_FREAD_QUAD, SPI_MEM_FREAD_DUAL and SPI_MEM_FASTRD_MODE bits.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.fdin_dual" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_fctrl.rs.html#141-143">source</a><h4 class="code-header">pub fn <a href="#method.fdin_dual" class="fn">fdin_dual</a>(&amp;mut self) -&gt; <a class="type" href="type.FDIN_DUAL_W.html" title="type esp32s3::spi0::cache_fctrl::FDIN_DUAL_W">FDIN_DUAL_W</a>&lt;'_, <a class="struct" href="struct.CACHE_FCTRL_SPEC.html" title="struct esp32s3::spi0::cache_fctrl::CACHE_FCTRL_SPEC">CACHE_FCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 3 - When SPI0 accesses to flash, set this bit to enable 2-bm in DIN phase.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.fdout_dual" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_fctrl.rs.html#147-149">source</a><h4 class="code-header">pub fn <a href="#method.fdout_dual" class="fn">fdout_dual</a>(&amp;mut self) -&gt; <a class="type" href="type.FDOUT_DUAL_W.html" title="type esp32s3::spi0::cache_fctrl::FDOUT_DUAL_W">FDOUT_DUAL_W</a>&lt;'_, <a class="struct" href="struct.CACHE_FCTRL_SPEC.html" title="struct esp32s3::spi0::cache_fctrl::CACHE_FCTRL_SPEC">CACHE_FCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 4 - When SPI0 accesses to flash, set this bit to enable 2-bm in DOUT phase.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.faddr_dual" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_fctrl.rs.html#153-155">source</a><h4 class="code-header">pub fn <a href="#method.faddr_dual" class="fn">faddr_dual</a>(&amp;mut self) -&gt; <a class="type" href="type.FADDR_DUAL_W.html" title="type esp32s3::spi0::cache_fctrl::FADDR_DUAL_W">FADDR_DUAL_W</a>&lt;'_, <a class="struct" href="struct.CACHE_FCTRL_SPEC.html" title="struct esp32s3::spi0::cache_fctrl::CACHE_FCTRL_SPEC">CACHE_FCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 5 - When SPI0 accesses to flash, set this bit to enable 2-bm in ADDR phase.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.fdin_quad" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_fctrl.rs.html#159-161">source</a><h4 class="code-header">pub fn <a href="#method.fdin_quad" class="fn">fdin_quad</a>(&amp;mut self) -&gt; <a class="type" href="type.FDIN_QUAD_W.html" title="type esp32s3::spi0::cache_fctrl::FDIN_QUAD_W">FDIN_QUAD_W</a>&lt;'_, <a class="struct" href="struct.CACHE_FCTRL_SPEC.html" title="struct esp32s3::spi0::cache_fctrl::CACHE_FCTRL_SPEC">CACHE_FCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 6 - When SPI0 accesses to flash, set this bit to enable 4-bm in DIN phase.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.fdout_quad" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_fctrl.rs.html#165-167">source</a><h4 class="code-header">pub fn <a href="#method.fdout_quad" class="fn">fdout_quad</a>(&amp;mut self) -&gt; <a class="type" href="type.FDOUT_QUAD_W.html" title="type esp32s3::spi0::cache_fctrl::FDOUT_QUAD_W">FDOUT_QUAD_W</a>&lt;'_, <a class="struct" href="struct.CACHE_FCTRL_SPEC.html" title="struct esp32s3::spi0::cache_fctrl::CACHE_FCTRL_SPEC">CACHE_FCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 7 - When SPI0 accesses to flash, set this bit to enable 4-bm in DOUT phase.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.faddr_quad" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_fctrl.rs.html#171-173">source</a><h4 class="code-header">pub fn <a href="#method.faddr_quad" class="fn">faddr_quad</a>(&amp;mut self) -&gt; <a class="type" href="type.FADDR_QUAD_W.html" title="type esp32s3::spi0::cache_fctrl::FADDR_QUAD_W">FADDR_QUAD_W</a>&lt;'_, <a class="struct" href="struct.CACHE_FCTRL_SPEC.html" title="struct esp32s3::spi0::cache_fctrl::CACHE_FCTRL_SPEC">CACHE_FCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 8 - When SPI0 accesses to flash, set this bit to enable 4-bm in ADDR phase.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.bits" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_fctrl.rs.html#180-183">source</a><h4 class="code-header">pub unsafe fn <a href="#method.bits" class="fn">bits</a>(&amp;mut self, bits: u32) -&gt; &amp;mut Self</h4></section></summary><div class="docblock"><p>Writes raw bits to the register.</p>
<h5 id="safety"><a href="#safety">Safety</a></h5>
<p>Passing incorrect value can cause undefined behaviour. See reference manual</p>
</div></details></div></details></div></section></div></main></body></html>