/**
 * DO NOT EDIT THIS FILE!
 * File automatically generated by
 *   /home/sean/gem5-rtl/build/ARM/SConscript:776
 */

#ifndef __CONFIG_THE_ISA_HH__
#define __CONFIG_THE_ISA_HH__

#define RISCV_ISA 1
#define ARM_ISA 2
#define NULL_ISA 3
#define POWER_ISA 4
#define MIPS_ISA 5
#define SPARC_ISA 6
#define X86_ISA 7

enum class Arch {
  RiscvISA = RISCV_ISA,
  ArmISA = ARM_ISA,
  NullISA = NULL_ISA,
  PowerISA = POWER_ISA,
  MipsISA = MIPS_ISA,
  SparcISA = SPARC_ISA,
  X86ISA = X86_ISA,
};

#define THE_ISA ARM_ISA
#define TheISA ArmISA
#define THE_ISA_STR "arm"

#endif // __CONFIG_THE_ISA_HH__
