--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3092 paths analyzed, 720 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.673ns.
--------------------------------------------------------------------------------
Slack:                  15.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd1 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.653ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd1 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.B3      net (fanout=64)       2.106   myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.COUT    Topcyb                0.448   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<1>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X8Y47.A2       net (fanout=1)        1.189   myState/M_myalu_alu[5]
    SLICE_X8Y47.CLK      Tas                   0.200   low2_OBUF
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.653ns (1.355ns logic, 3.298ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  15.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd1 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.640ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd1 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.D2      net (fanout=64)       2.251   myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.COUT    Topcyd                0.290   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_b41
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X8Y47.A2       net (fanout=1)        1.189   myState/M_myalu_alu[5]
    SLICE_X8Y47.CLK      Tas                   0.200   low2_OBUF
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.640ns (1.197ns logic, 3.443ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  15.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd1 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.624ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd1 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.C2      net (fanout=64)       2.200   myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.COUT    Topcyc                0.325   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_b31
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X8Y47.A2       net (fanout=1)        1.189   myState/M_myalu_alu[5]
    SLICE_X8Y47.CLK      Tas                   0.200   low2_OBUF
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.624ns (1.232ns logic, 3.392ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  15.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd1 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.616ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd1 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.B3      net (fanout=64)       2.106   myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.COUT    Topcyb                0.411   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_a21
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X8Y47.A2       net (fanout=1)        1.189   myState/M_myalu_alu[5]
    SLICE_X8Y47.CLK      Tas                   0.200   low2_OBUF
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.616ns (1.318ns logic, 3.298ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  15.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd1 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.609ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd1 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd1
    SLICE_X10Y53.A3      net (fanout=64)       2.271   myState/M_state_q_FSM_FFd1
    SLICE_X10Y53.BMUX    Topab                 0.519   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b51
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X8Y47.A2       net (fanout=1)        1.189   myState/M_myalu_alu[5]
    SLICE_X8Y47.CLK      Tas                   0.200   low2_OBUF
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (1.149ns logic, 3.460ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  15.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.537ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.680 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y22.AQ      Tcko                  0.430   myState/M_ctr_q_01
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X8Y35.D3       net (fanout=28)       1.881   myState/M_ctr_q_01
    SLICE_X8Y35.D        Tilo                  0.254   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X12Y42.CE      net (fanout=10)       1.659   myState/mainState/mypropogater/_n0064_inv
    SLICE_X12Y42.CLK     Tceck                 0.313   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.537ns (0.997ns logic, 3.540ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  15.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd1 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.585ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd1 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.A4      net (fanout=64)       1.991   myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.COUT    Topcya                0.495   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_a11
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X8Y47.A2       net (fanout=1)        1.189   myState/M_myalu_alu[5]
    SLICE_X8Y47.CLK      Tas                   0.200   low2_OBUF
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.585ns (1.402ns logic, 3.183ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  15.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd1 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd1 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd1
    SLICE_X10Y53.B3      net (fanout=64)       2.323   myState/M_state_q_FSM_FFd1
    SLICE_X10Y53.BMUX    Topbb                 0.428   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b61
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X8Y47.A2       net (fanout=1)        1.189   myState/M_myalu_alu[5]
    SLICE_X8Y47.CLK      Tas                   0.200   low2_OBUF
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (1.058ns logic, 3.512ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  15.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd1 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.562ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd1 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.A4      net (fanout=64)       1.991   myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.COUT    Topcya                0.472   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<0>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X8Y47.A2       net (fanout=1)        1.189   myState/M_myalu_alu[5]
    SLICE_X8Y47.CLK      Tas                   0.200   low2_OBUF
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.562ns (1.379ns logic, 3.183ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  15.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.477ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.680 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y22.AQ      Tcko                  0.430   myState/M_ctr_q_01
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X8Y35.D3       net (fanout=28)       1.881   myState/M_ctr_q_01
    SLICE_X8Y35.D        Tilo                  0.254   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X12Y42.CE      net (fanout=10)       1.659   myState/mainState/mypropogater/_n0064_inv
    SLICE_X12Y42.CLK     Tceck                 0.253   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.477ns (0.937ns logic, 3.540ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  15.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.380ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.BQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y53.A2      net (fanout=67)       2.042   myState/M_state_q_FSM_FFd2
    SLICE_X10Y53.BMUX    Topab                 0.519   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b51
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X8Y47.A2       net (fanout=1)        1.189   myState/M_myalu_alu[5]
    SLICE_X8Y47.CLK      Tas                   0.200   low2_OBUF
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.380ns (1.149ns logic, 3.231ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  15.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd1 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.411ns (Levels of Logic = 2)
  Clock Path Skew:      0.071ns (0.685 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd1 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd1
    SLICE_X10Y53.B3      net (fanout=64)       2.323   myState/M_state_q_FSM_FFd1
    SLICE_X10Y53.DMUX    Topbd                 0.644   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b61
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y52.A2      net (fanout=1)        0.750   myState/M_myalu_alu[7]
    SLICE_X11Y52.CLK     Tas                   0.264   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.411ns (1.338ns logic, 3.073ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  15.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.337ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.BQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.C4      net (fanout=67)       1.913   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcyc                0.325   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_b31
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X8Y47.A2       net (fanout=1)        1.189   myState/M_myalu_alu[5]
    SLICE_X8Y47.CLK      Tas                   0.200   low2_OBUF
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.337ns (1.232ns logic, 3.105ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  15.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.BQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.A5      net (fanout=67)       1.738   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcya                0.495   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_a11
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X8Y47.A2       net (fanout=1)        1.189   myState/M_myalu_alu[5]
    SLICE_X8Y47.CLK      Tas                   0.200   low2_OBUF
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (1.402ns logic, 2.930ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  15.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd1 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.382ns (Levels of Logic = 2)
  Clock Path Skew:      0.071ns (0.685 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd1 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd1
    SLICE_X10Y53.A3      net (fanout=64)       2.271   myState/M_state_q_FSM_FFd1
    SLICE_X10Y53.DMUX    Topad                 0.667   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b51
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y52.A2      net (fanout=1)        0.750   myState/M_myalu_alu[7]
    SLICE_X11Y52.CLK     Tas                   0.264   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.382ns (1.361ns logic, 3.021ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  15.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.322ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.BQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.B5      net (fanout=67)       1.775   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcyb                0.448   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<1>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X8Y47.A2       net (fanout=1)        1.189   myState/M_myalu_alu[5]
    SLICE_X8Y47.CLK      Tas                   0.200   low2_OBUF
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.322ns (1.355ns logic, 2.967ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  15.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.309ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.BQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.A5      net (fanout=67)       1.738   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcya                0.472   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<0>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X8Y47.A2       net (fanout=1)        1.189   myState/M_myalu_alu[5]
    SLICE_X8Y47.CLK      Tas                   0.200   low2_OBUF
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.309ns (1.379ns logic, 2.930ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  15.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd1 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.354ns (Levels of Logic = 2)
  Clock Path Skew:      0.071ns (0.685 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd1 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd1
    SLICE_X10Y53.C2      net (fanout=64)       2.417   myState/M_state_q_FSM_FFd1
    SLICE_X10Y53.DMUX    Topcd                 0.493   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b71
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y52.A2      net (fanout=1)        0.750   myState/M_myalu_alu[7]
    SLICE_X11Y52.CLK     Tas                   0.264   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.354ns (1.187ns logic, 3.167ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  15.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.285ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.BQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.B5      net (fanout=67)       1.775   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcyb                0.411   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_a21
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X8Y47.A2       net (fanout=1)        1.189   myState/M_myalu_alu[5]
    SLICE_X8Y47.CLK      Tas                   0.200   low2_OBUF
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.285ns (1.318ns logic, 2.967ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  15.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd1 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.290ns (Levels of Logic = 3)
  Clock Path Skew:      0.071ns (0.685 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd1 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.B3      net (fanout=64)       2.106   myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.COUT    Topcyb                0.448   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<1>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.DMUX    Tcind                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y52.A2      net (fanout=1)        0.750   myState/M_myalu_alu[7]
    SLICE_X11Y52.CLK     Tas                   0.264   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.290ns (1.431ns logic, 2.859ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  15.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd1 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.277ns (Levels of Logic = 3)
  Clock Path Skew:      0.071ns (0.685 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd1 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.D2      net (fanout=64)       2.251   myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.COUT    Topcyd                0.290   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_b41
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.DMUX    Tcind                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y52.A2      net (fanout=1)        0.750   myState/M_myalu_alu[7]
    SLICE_X11Y52.CLK     Tas                   0.264   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.277ns (1.273ns logic, 3.004ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  15.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.213ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.BQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.D4      net (fanout=67)       1.824   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcyd                0.290   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_b41
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X8Y47.A2       net (fanout=1)        1.189   myState/M_myalu_alu[5]
    SLICE_X8Y47.CLK      Tas                   0.200   low2_OBUF
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.213ns (1.197ns logic, 3.016ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  15.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd1 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.261ns (Levels of Logic = 3)
  Clock Path Skew:      0.071ns (0.685 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd1 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.C2      net (fanout=64)       2.200   myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.COUT    Topcyc                0.325   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_b31
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.DMUX    Tcind                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y52.A2      net (fanout=1)        0.750   myState/M_myalu_alu[7]
    SLICE_X11Y52.CLK     Tas                   0.264   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.261ns (1.308ns logic, 2.953ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  15.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd1 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.253ns (Levels of Logic = 3)
  Clock Path Skew:      0.071ns (0.685 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd1 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.B3      net (fanout=64)       2.106   myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.COUT    Topcyb                0.411   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_a21
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.DMUX    Tcind                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y52.A2      net (fanout=1)        0.750   myState/M_myalu_alu[7]
    SLICE_X11Y52.CLK     Tas                   0.264   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.253ns (1.394ns logic, 2.859ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  15.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_19 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.178ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_19 to myState/bttnpress/button_cond3/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.DQ      Tcko                  0.525   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_19
    SLICE_X13Y10.D2      net (fanout=3)        1.351   myState/M_ctr_q_19_1
    SLICE_X13Y10.D       Tilo                  0.259   myState/bttnpress/out1_1
                                                       myState/bttnpress/button_cond3/out2
    SLICE_X13Y10.B2      net (fanout=4)        0.557   myState/bttnpress/out1_1
    SLICE_X13Y10.B       Tilo                  0.259   myState/bttnpress/out1_1
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X12Y13.CE      net (fanout=5)        0.914   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X12Y13.CLK     Tceck                 0.313   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.178ns (1.356ns logic, 2.822ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  15.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd1 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.222ns (Levels of Logic = 3)
  Clock Path Skew:      0.071ns (0.685 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd1 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.A4      net (fanout=64)       1.991   myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.COUT    Topcya                0.495   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_a11
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.DMUX    Tcind                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y52.A2      net (fanout=1)        0.750   myState/M_myalu_alu[7]
    SLICE_X11Y52.CLK     Tas                   0.264   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.222ns (1.478ns logic, 2.744ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  15.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_19 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.134ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_19 to myState/bttnpress/button_cond3/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.DQ      Tcko                  0.525   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_19
    SLICE_X13Y10.D2      net (fanout=3)        1.351   myState/M_ctr_q_19_1
    SLICE_X13Y10.D       Tilo                  0.259   myState/bttnpress/out1_1
                                                       myState/bttnpress/button_cond3/out2
    SLICE_X13Y10.B2      net (fanout=4)        0.557   myState/bttnpress/out1_1
    SLICE_X13Y10.B       Tilo                  0.259   myState/bttnpress/out1_1
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X12Y13.CE      net (fanout=5)        0.914   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X12Y13.CLK     Tceck                 0.269   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.134ns (1.312ns logic, 2.822ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  15.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_19 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.131ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_19 to myState/bttnpress/button_cond3/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.DQ      Tcko                  0.525   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_19
    SLICE_X13Y10.D2      net (fanout=3)        1.351   myState/M_ctr_q_19_1
    SLICE_X13Y10.D       Tilo                  0.259   myState/bttnpress/out1_1
                                                       myState/bttnpress/button_cond3/out2
    SLICE_X13Y10.B2      net (fanout=4)        0.557   myState/bttnpress/out1_1
    SLICE_X13Y10.B       Tilo                  0.259   myState/bttnpress/out1_1
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X12Y13.CE      net (fanout=5)        0.914   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X12Y13.CLK     Tceck                 0.266   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (1.309ns logic, 2.822ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  15.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd1 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.199ns (Levels of Logic = 3)
  Clock Path Skew:      0.071ns (0.685 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd1 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.A4      net (fanout=64)       1.991   myState/M_state_q_FSM_FFd1
    SLICE_X10Y52.COUT    Topcya                0.472   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<0>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.DMUX    Tcind                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y52.A2      net (fanout=1)        0.750   myState/M_myalu_alu[7]
    SLICE_X11Y52.CLK     Tas                   0.264   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.199ns (1.455ns logic, 2.744ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  15.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_19 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.118ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_19 to myState/bttnpress/button_cond3/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.DQ      Tcko                  0.525   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_19
    SLICE_X13Y10.D2      net (fanout=3)        1.351   myState/M_ctr_q_19_1
    SLICE_X13Y10.D       Tilo                  0.259   myState/bttnpress/out1_1
                                                       myState/bttnpress/button_cond3/out2
    SLICE_X13Y10.B2      net (fanout=4)        0.557   myState/bttnpress/out1_1
    SLICE_X13Y10.B       Tilo                  0.259   myState/bttnpress/out1_1
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X12Y13.CE      net (fanout=5)        0.914   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X12Y13.CLK     Tceck                 0.253   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.118ns (1.296ns logic, 2.822ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_1/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_2/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_3/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_4/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_5/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_6/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_7/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_8/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_9/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_10/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_11/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_12/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_13/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_14/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_15/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_16/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_17/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_18/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_19/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/edge_ctr/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/edge_ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/edge_ctr/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/edge_ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/edge_ctr/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/edge_ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/edge_ctr/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/edge_ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/edge_ctr/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/edge_ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/edge_ctr/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/edge_ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/edge_ctr/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/edge_ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.673|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3092 paths, 0 nets, and 636 connections

Design statistics:
   Minimum period:   4.673ns{1}   (Maximum frequency: 213.995MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 07 16:53:02 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 278 MB



