Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan 11 10:52:48 2024
| Host         : DESKTOP-RUJ22UP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file traffic_light_timing_summary_routed.rpt -pb traffic_light_timing_summary_routed.pb -rpx traffic_light_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_light
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.542        0.000                      0                  248        0.228        0.000                      0                  248        3.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.542        0.000                      0                  248        0.228        0.000                      0                  248        3.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 flash_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            flash_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 2.845ns (48.414%)  route 3.031ns (51.586%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.858     5.932    clk_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  flash_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  flash_cnt_reg[4]/Q
                         net (fo=2, routed)           0.823     7.272    flash_cnt_reg_n_0_[4]
    SLICE_X109Y87        LUT3 (Prop_lut3_I0_O)        0.124     7.396 r  flash_cnt[31]_i_36/O
                         net (fo=1, routed)           0.000     7.396    flash_cnt[31]_i_36_n_0
    SLICE_X109Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.946 r  flash_cnt_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.946    flash_cnt_reg[31]_i_20_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  flash_cnt_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.060    flash_cnt_reg[31]_i_7_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.288 r  flash_cnt_reg[31]_i_4/CO[2]
                         net (fo=54, routed)          0.766     9.054    flash_cnt1
    SLICE_X106Y88        LUT3 (Prop_lut3_I1_O)        0.313     9.367 r  flash_cnt[31]_i_54/O
                         net (fo=1, routed)           0.000     9.367    flash_cnt[31]_i_54_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.899 r  flash_cnt_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.899    flash_cnt_reg[31]_i_38_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  flash_cnt_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.013    flash_cnt_reg[31]_i_25_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  flash_cnt_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.127    flash_cnt_reg[31]_i_11_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  flash_cnt_reg[31]_i_5/CO[3]
                         net (fo=4, routed)           0.623    10.863    flash_cnt_reg[31]_i_5_n_0
    SLICE_X109Y91        LUT5 (Prop_lut5_I1_O)        0.124    10.987 r  flash_cnt[31]_i_1/O
                         net (fo=29, routed)          0.821    11.808    flash_cnt[31]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  flash_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.681    13.445    clk_IBUF_BUFG
    SLICE_X108Y90        FDRE                                         r  flash_cnt_reg[21]/C
                         clock pessimism              0.464    13.910    
                         clock uncertainty           -0.035    13.874    
    SLICE_X108Y90        FDRE (Setup_fdre_C_R)       -0.524    13.350    flash_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 flash_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            flash_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 2.845ns (48.414%)  route 3.031ns (51.586%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.858     5.932    clk_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  flash_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  flash_cnt_reg[4]/Q
                         net (fo=2, routed)           0.823     7.272    flash_cnt_reg_n_0_[4]
    SLICE_X109Y87        LUT3 (Prop_lut3_I0_O)        0.124     7.396 r  flash_cnt[31]_i_36/O
                         net (fo=1, routed)           0.000     7.396    flash_cnt[31]_i_36_n_0
    SLICE_X109Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.946 r  flash_cnt_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.946    flash_cnt_reg[31]_i_20_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  flash_cnt_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.060    flash_cnt_reg[31]_i_7_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.288 r  flash_cnt_reg[31]_i_4/CO[2]
                         net (fo=54, routed)          0.766     9.054    flash_cnt1
    SLICE_X106Y88        LUT3 (Prop_lut3_I1_O)        0.313     9.367 r  flash_cnt[31]_i_54/O
                         net (fo=1, routed)           0.000     9.367    flash_cnt[31]_i_54_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.899 r  flash_cnt_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.899    flash_cnt_reg[31]_i_38_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  flash_cnt_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.013    flash_cnt_reg[31]_i_25_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  flash_cnt_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.127    flash_cnt_reg[31]_i_11_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  flash_cnt_reg[31]_i_5/CO[3]
                         net (fo=4, routed)           0.623    10.863    flash_cnt_reg[31]_i_5_n_0
    SLICE_X109Y91        LUT5 (Prop_lut5_I1_O)        0.124    10.987 r  flash_cnt[31]_i_1/O
                         net (fo=29, routed)          0.821    11.808    flash_cnt[31]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  flash_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.681    13.445    clk_IBUF_BUFG
    SLICE_X108Y90        FDRE                                         r  flash_cnt_reg[22]/C
                         clock pessimism              0.464    13.910    
                         clock uncertainty           -0.035    13.874    
    SLICE_X108Y90        FDRE (Setup_fdre_C_R)       -0.524    13.350    flash_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 flash_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            flash_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 2.845ns (48.414%)  route 3.031ns (51.586%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.858     5.932    clk_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  flash_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  flash_cnt_reg[4]/Q
                         net (fo=2, routed)           0.823     7.272    flash_cnt_reg_n_0_[4]
    SLICE_X109Y87        LUT3 (Prop_lut3_I0_O)        0.124     7.396 r  flash_cnt[31]_i_36/O
                         net (fo=1, routed)           0.000     7.396    flash_cnt[31]_i_36_n_0
    SLICE_X109Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.946 r  flash_cnt_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.946    flash_cnt_reg[31]_i_20_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  flash_cnt_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.060    flash_cnt_reg[31]_i_7_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.288 r  flash_cnt_reg[31]_i_4/CO[2]
                         net (fo=54, routed)          0.766     9.054    flash_cnt1
    SLICE_X106Y88        LUT3 (Prop_lut3_I1_O)        0.313     9.367 r  flash_cnt[31]_i_54/O
                         net (fo=1, routed)           0.000     9.367    flash_cnt[31]_i_54_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.899 r  flash_cnt_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.899    flash_cnt_reg[31]_i_38_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  flash_cnt_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.013    flash_cnt_reg[31]_i_25_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  flash_cnt_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.127    flash_cnt_reg[31]_i_11_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  flash_cnt_reg[31]_i_5/CO[3]
                         net (fo=4, routed)           0.623    10.863    flash_cnt_reg[31]_i_5_n_0
    SLICE_X109Y91        LUT5 (Prop_lut5_I1_O)        0.124    10.987 r  flash_cnt[31]_i_1/O
                         net (fo=29, routed)          0.821    11.808    flash_cnt[31]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  flash_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.681    13.445    clk_IBUF_BUFG
    SLICE_X108Y90        FDRE                                         r  flash_cnt_reg[23]/C
                         clock pessimism              0.464    13.910    
                         clock uncertainty           -0.035    13.874    
    SLICE_X108Y90        FDRE (Setup_fdre_C_R)       -0.524    13.350    flash_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 flash_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            flash_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 2.845ns (48.414%)  route 3.031ns (51.586%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.858     5.932    clk_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  flash_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  flash_cnt_reg[4]/Q
                         net (fo=2, routed)           0.823     7.272    flash_cnt_reg_n_0_[4]
    SLICE_X109Y87        LUT3 (Prop_lut3_I0_O)        0.124     7.396 r  flash_cnt[31]_i_36/O
                         net (fo=1, routed)           0.000     7.396    flash_cnt[31]_i_36_n_0
    SLICE_X109Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.946 r  flash_cnt_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.946    flash_cnt_reg[31]_i_20_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  flash_cnt_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.060    flash_cnt_reg[31]_i_7_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.288 r  flash_cnt_reg[31]_i_4/CO[2]
                         net (fo=54, routed)          0.766     9.054    flash_cnt1
    SLICE_X106Y88        LUT3 (Prop_lut3_I1_O)        0.313     9.367 r  flash_cnt[31]_i_54/O
                         net (fo=1, routed)           0.000     9.367    flash_cnt[31]_i_54_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.899 r  flash_cnt_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.899    flash_cnt_reg[31]_i_38_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  flash_cnt_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.013    flash_cnt_reg[31]_i_25_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  flash_cnt_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.127    flash_cnt_reg[31]_i_11_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  flash_cnt_reg[31]_i_5/CO[3]
                         net (fo=4, routed)           0.623    10.863    flash_cnt_reg[31]_i_5_n_0
    SLICE_X109Y91        LUT5 (Prop_lut5_I1_O)        0.124    10.987 r  flash_cnt[31]_i_1/O
                         net (fo=29, routed)          0.821    11.808    flash_cnt[31]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  flash_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.681    13.445    clk_IBUF_BUFG
    SLICE_X108Y90        FDRE                                         r  flash_cnt_reg[24]/C
                         clock pessimism              0.464    13.910    
                         clock uncertainty           -0.035    13.874    
    SLICE_X108Y90        FDRE (Setup_fdre_C_R)       -0.524    13.350    flash_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 flash_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            flash_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 2.845ns (48.442%)  route 3.028ns (51.558%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.858     5.932    clk_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  flash_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  flash_cnt_reg[4]/Q
                         net (fo=2, routed)           0.823     7.272    flash_cnt_reg_n_0_[4]
    SLICE_X109Y87        LUT3 (Prop_lut3_I0_O)        0.124     7.396 r  flash_cnt[31]_i_36/O
                         net (fo=1, routed)           0.000     7.396    flash_cnt[31]_i_36_n_0
    SLICE_X109Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.946 r  flash_cnt_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.946    flash_cnt_reg[31]_i_20_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  flash_cnt_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.060    flash_cnt_reg[31]_i_7_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.288 r  flash_cnt_reg[31]_i_4/CO[2]
                         net (fo=54, routed)          0.766     9.054    flash_cnt1
    SLICE_X106Y88        LUT3 (Prop_lut3_I1_O)        0.313     9.367 r  flash_cnt[31]_i_54/O
                         net (fo=1, routed)           0.000     9.367    flash_cnt[31]_i_54_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.899 r  flash_cnt_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.899    flash_cnt_reg[31]_i_38_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  flash_cnt_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.013    flash_cnt_reg[31]_i_25_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  flash_cnt_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.127    flash_cnt_reg[31]_i_11_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  flash_cnt_reg[31]_i_5/CO[3]
                         net (fo=4, routed)           0.623    10.863    flash_cnt_reg[31]_i_5_n_0
    SLICE_X109Y91        LUT5 (Prop_lut5_I1_O)        0.124    10.987 r  flash_cnt[31]_i_1/O
                         net (fo=29, routed)          0.817    11.805    flash_cnt[31]_i_1_n_0
    SLICE_X108Y86        FDRE                                         r  flash_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.678    13.442    clk_IBUF_BUFG
    SLICE_X108Y86        FDRE                                         r  flash_cnt_reg[5]/C
                         clock pessimism              0.464    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X108Y86        FDRE (Setup_fdre_C_R)       -0.524    13.347    flash_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 flash_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            flash_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 2.845ns (48.442%)  route 3.028ns (51.558%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.858     5.932    clk_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  flash_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  flash_cnt_reg[4]/Q
                         net (fo=2, routed)           0.823     7.272    flash_cnt_reg_n_0_[4]
    SLICE_X109Y87        LUT3 (Prop_lut3_I0_O)        0.124     7.396 r  flash_cnt[31]_i_36/O
                         net (fo=1, routed)           0.000     7.396    flash_cnt[31]_i_36_n_0
    SLICE_X109Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.946 r  flash_cnt_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.946    flash_cnt_reg[31]_i_20_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  flash_cnt_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.060    flash_cnt_reg[31]_i_7_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.288 r  flash_cnt_reg[31]_i_4/CO[2]
                         net (fo=54, routed)          0.766     9.054    flash_cnt1
    SLICE_X106Y88        LUT3 (Prop_lut3_I1_O)        0.313     9.367 r  flash_cnt[31]_i_54/O
                         net (fo=1, routed)           0.000     9.367    flash_cnt[31]_i_54_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.899 r  flash_cnt_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.899    flash_cnt_reg[31]_i_38_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  flash_cnt_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.013    flash_cnt_reg[31]_i_25_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  flash_cnt_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.127    flash_cnt_reg[31]_i_11_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  flash_cnt_reg[31]_i_5/CO[3]
                         net (fo=4, routed)           0.623    10.863    flash_cnt_reg[31]_i_5_n_0
    SLICE_X109Y91        LUT5 (Prop_lut5_I1_O)        0.124    10.987 r  flash_cnt[31]_i_1/O
                         net (fo=29, routed)          0.817    11.805    flash_cnt[31]_i_1_n_0
    SLICE_X108Y86        FDRE                                         r  flash_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.678    13.442    clk_IBUF_BUFG
    SLICE_X108Y86        FDRE                                         r  flash_cnt_reg[6]/C
                         clock pessimism              0.464    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X108Y86        FDRE (Setup_fdre_C_R)       -0.524    13.347    flash_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 flash_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            flash_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 2.845ns (48.442%)  route 3.028ns (51.558%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.858     5.932    clk_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  flash_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  flash_cnt_reg[4]/Q
                         net (fo=2, routed)           0.823     7.272    flash_cnt_reg_n_0_[4]
    SLICE_X109Y87        LUT3 (Prop_lut3_I0_O)        0.124     7.396 r  flash_cnt[31]_i_36/O
                         net (fo=1, routed)           0.000     7.396    flash_cnt[31]_i_36_n_0
    SLICE_X109Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.946 r  flash_cnt_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.946    flash_cnt_reg[31]_i_20_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  flash_cnt_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.060    flash_cnt_reg[31]_i_7_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.288 r  flash_cnt_reg[31]_i_4/CO[2]
                         net (fo=54, routed)          0.766     9.054    flash_cnt1
    SLICE_X106Y88        LUT3 (Prop_lut3_I1_O)        0.313     9.367 r  flash_cnt[31]_i_54/O
                         net (fo=1, routed)           0.000     9.367    flash_cnt[31]_i_54_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.899 r  flash_cnt_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.899    flash_cnt_reg[31]_i_38_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  flash_cnt_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.013    flash_cnt_reg[31]_i_25_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  flash_cnt_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.127    flash_cnt_reg[31]_i_11_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  flash_cnt_reg[31]_i_5/CO[3]
                         net (fo=4, routed)           0.623    10.863    flash_cnt_reg[31]_i_5_n_0
    SLICE_X109Y91        LUT5 (Prop_lut5_I1_O)        0.124    10.987 r  flash_cnt[31]_i_1/O
                         net (fo=29, routed)          0.817    11.805    flash_cnt[31]_i_1_n_0
    SLICE_X108Y86        FDRE                                         r  flash_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.678    13.442    clk_IBUF_BUFG
    SLICE_X108Y86        FDRE                                         r  flash_cnt_reg[7]/C
                         clock pessimism              0.464    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X108Y86        FDRE (Setup_fdre_C_R)       -0.524    13.347    flash_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 flash_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            flash_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 2.845ns (48.442%)  route 3.028ns (51.558%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.858     5.932    clk_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  flash_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  flash_cnt_reg[4]/Q
                         net (fo=2, routed)           0.823     7.272    flash_cnt_reg_n_0_[4]
    SLICE_X109Y87        LUT3 (Prop_lut3_I0_O)        0.124     7.396 r  flash_cnt[31]_i_36/O
                         net (fo=1, routed)           0.000     7.396    flash_cnt[31]_i_36_n_0
    SLICE_X109Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.946 r  flash_cnt_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.946    flash_cnt_reg[31]_i_20_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  flash_cnt_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.060    flash_cnt_reg[31]_i_7_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.288 r  flash_cnt_reg[31]_i_4/CO[2]
                         net (fo=54, routed)          0.766     9.054    flash_cnt1
    SLICE_X106Y88        LUT3 (Prop_lut3_I1_O)        0.313     9.367 r  flash_cnt[31]_i_54/O
                         net (fo=1, routed)           0.000     9.367    flash_cnt[31]_i_54_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.899 r  flash_cnt_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.899    flash_cnt_reg[31]_i_38_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  flash_cnt_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.013    flash_cnt_reg[31]_i_25_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  flash_cnt_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.127    flash_cnt_reg[31]_i_11_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  flash_cnt_reg[31]_i_5/CO[3]
                         net (fo=4, routed)           0.623    10.863    flash_cnt_reg[31]_i_5_n_0
    SLICE_X109Y91        LUT5 (Prop_lut5_I1_O)        0.124    10.987 r  flash_cnt[31]_i_1/O
                         net (fo=29, routed)          0.817    11.805    flash_cnt[31]_i_1_n_0
    SLICE_X108Y86        FDRE                                         r  flash_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.678    13.442    clk_IBUF_BUFG
    SLICE_X108Y86        FDRE                                         r  flash_cnt_reg[8]/C
                         clock pessimism              0.464    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X108Y86        FDRE (Setup_fdre_C_R)       -0.524    13.347    flash_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 flash_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 2.955ns (46.991%)  route 3.333ns (53.009%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.858     5.932    clk_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  flash_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  flash_cnt_reg[4]/Q
                         net (fo=2, routed)           0.823     7.272    flash_cnt_reg_n_0_[4]
    SLICE_X109Y87        LUT3 (Prop_lut3_I0_O)        0.124     7.396 r  flash_cnt[31]_i_36/O
                         net (fo=1, routed)           0.000     7.396    flash_cnt[31]_i_36_n_0
    SLICE_X109Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.946 r  flash_cnt_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.946    flash_cnt_reg[31]_i_20_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  flash_cnt_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.060    flash_cnt_reg[31]_i_7_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.288 r  flash_cnt_reg[31]_i_4/CO[2]
                         net (fo=54, routed)          0.815     9.103    flash_cnt1
    SLICE_X107Y90        LUT3 (Prop_lut3_I2_O)        0.313     9.416 r  led1[1]_i_19/O
                         net (fo=1, routed)           0.000     9.416    led1[1]_i_19_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.966 r  led1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.966    led1_reg[1]_i_11_n_0
    SLICE_X107Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.080 r  led1_reg[1]_i_9/CO[3]
                         net (fo=6, routed)           1.043    11.123    p_9_out
    SLICE_X112Y89        LUT5 (Prop_lut5_I0_O)        0.116    11.239 f  led1[0]_i_3/O
                         net (fo=3, routed)           0.653    11.892    led1[0]_i_3_n_0
    SLICE_X113Y89        LUT6 (Prop_lut6_I0_O)        0.328    12.220 r  led1[0]_i_2/O
                         net (fo=1, routed)           0.000    12.220    led1[0]_i_2_n_0
    SLICE_X113Y89        FDRE                                         r  led1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.684    13.448    clk_IBUF_BUFG
    SLICE_X113Y89        FDRE                                         r  led1_reg[0]/C
                         clock pessimism              0.423    13.872    
                         clock uncertainty           -0.035    13.836    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)        0.031    13.867    led1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                         -12.220    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 flash_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 2.759ns (43.947%)  route 3.519ns (56.053%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.858     5.932    clk_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  flash_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  flash_cnt_reg[4]/Q
                         net (fo=2, routed)           0.823     7.272    flash_cnt_reg_n_0_[4]
    SLICE_X109Y87        LUT3 (Prop_lut3_I0_O)        0.124     7.396 r  flash_cnt[31]_i_36/O
                         net (fo=1, routed)           0.000     7.396    flash_cnt[31]_i_36_n_0
    SLICE_X109Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.946 r  flash_cnt_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.946    flash_cnt_reg[31]_i_20_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 r  flash_cnt_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.060    flash_cnt_reg[31]_i_7_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.288 r  flash_cnt_reg[31]_i_4/CO[2]
                         net (fo=54, routed)          0.815     9.103    flash_cnt1
    SLICE_X107Y90        LUT3 (Prop_lut3_I2_O)        0.313     9.416 r  led1[1]_i_19/O
                         net (fo=1, routed)           0.000     9.416    led1[1]_i_19_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.966 r  led1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.966    led1_reg[1]_i_11_n_0
    SLICE_X107Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.080 r  led1_reg[1]_i_9/CO[3]
                         net (fo=6, routed)           1.043    11.123    p_9_out
    SLICE_X112Y89        LUT2 (Prop_lut2_I1_O)        0.124    11.247 f  led2[1]_i_2/O
                         net (fo=2, routed)           0.839    12.086    led2[1]_i_2_n_0
    SLICE_X113Y90        LUT6 (Prop_lut6_I3_O)        0.124    12.210 r  led2[0]_i_1/O
                         net (fo=1, routed)           0.000    12.210    led2[0]_i_1_n_0
    SLICE_X113Y90        FDRE                                         r  led2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.684    13.448    clk_IBUF_BUFG
    SLICE_X113Y90        FDRE                                         r  led2_reg[0]/C
                         clock pessimism              0.423    13.872    
                         clock uncertainty           -0.035    13.836    
    SLICE_X113Y90        FDRE (Setup_fdre_C_D)        0.031    13.867    led2_reg[0]
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                  1.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.972%)  route 0.172ns (48.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.631     1.717    clk_IBUF_BUFG
    SLICE_X109Y86        FDSE                                         r  timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDSE (Prop_fdse_C_Q)         0.141     1.858 r  timer_reg[0]/Q
                         net (fo=19, routed)          0.172     2.030    timer__0[0]
    SLICE_X110Y86        LUT6 (Prop_lut6_I3_O)        0.045     2.075 r  timer[4]_i_1/O
                         net (fo=1, routed)           0.000     2.075    timer[4]
    SLICE_X110Y86        FDRE                                         r  timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.903     2.245    clk_IBUF_BUFG
    SLICE_X110Y86        FDRE                                         r  timer_reg[4]/C
                         clock pessimism             -0.490     1.755    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.092     1.847    timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.631     1.717    clk_IBUF_BUFG
    SLICE_X109Y86        FDSE                                         r  timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDSE (Prop_fdse_C_Q)         0.141     1.858 f  timer_reg[0]/Q
                         net (fo=19, routed)          0.168     2.026    timer__0[0]
    SLICE_X109Y86        LUT5 (Prop_lut5_I0_O)        0.045     2.071 r  timer[0]_i_1/O
                         net (fo=1, routed)           0.000     2.071    timer[0]_i_1_n_0
    SLICE_X109Y86        FDSE                                         r  timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.900     2.242    clk_IBUF_BUFG
    SLICE_X109Y86        FDSE                                         r  timer_reg[0]/C
                         clock pessimism             -0.525     1.717    
    SLICE_X109Y86        FDSE (Hold_fdse_C_D)         0.091     1.808    timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 flash_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            flash_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.633     1.719    clk_IBUF_BUFG
    SLICE_X108Y88        FDRE                                         r  flash_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.164     1.883 r  flash_cnt_reg[15]/Q
                         net (fo=2, routed)           0.125     2.009    flash_cnt_reg_n_0_[15]
    SLICE_X108Y88        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.119 r  flash_cnt_reg[16]_i_1/O[2]
                         net (fo=4, routed)           0.000     2.119    flash_cnt_reg[16]_i_1_n_5
    SLICE_X108Y88        FDRE                                         r  flash_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.903     2.245    clk_IBUF_BUFG
    SLICE_X108Y88        FDRE                                         r  flash_cnt_reg[15]/C
                         clock pessimism             -0.526     1.719    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.130     1.849    flash_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 flash_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            flash_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.632     1.718    clk_IBUF_BUFG
    SLICE_X108Y87        FDRE                                         r  flash_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  flash_cnt_reg[11]/Q
                         net (fo=2, routed)           0.125     2.008    flash_cnt_reg_n_0_[11]
    SLICE_X108Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.118 r  flash_cnt_reg[12]_i_1/O[2]
                         net (fo=4, routed)           0.000     2.118    flash_cnt_reg[12]_i_1_n_5
    SLICE_X108Y87        FDRE                                         r  flash_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.901     2.243    clk_IBUF_BUFG
    SLICE_X108Y87        FDRE                                         r  flash_cnt_reg[11]/C
                         clock pessimism             -0.525     1.718    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.130     1.848    flash_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 flash_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            flash_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.633     1.719    clk_IBUF_BUFG
    SLICE_X108Y89        FDRE                                         r  flash_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164     1.883 r  flash_cnt_reg[19]/Q
                         net (fo=2, routed)           0.127     2.010    flash_cnt_reg_n_0_[19]
    SLICE_X108Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.120 r  flash_cnt_reg[20]_i_1/O[2]
                         net (fo=4, routed)           0.000     2.120    flash_cnt_reg[20]_i_1_n_5
    SLICE_X108Y89        FDRE                                         r  flash_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.903     2.245    clk_IBUF_BUFG
    SLICE_X108Y89        FDRE                                         r  flash_cnt_reg[19]/C
                         clock pessimism             -0.526     1.719    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.130     1.849    flash_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 flash_cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            flash_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.634     1.720    clk_IBUF_BUFG
    SLICE_X108Y92        FDRE                                         r  flash_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDRE (Prop_fdre_C_Q)         0.164     1.884 r  flash_cnt_reg[31]/Q
                         net (fo=2, routed)           0.127     2.011    flash_cnt_reg_n_0_[31]
    SLICE_X108Y92        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.121 r  flash_cnt_reg[31]_i_3/O[2]
                         net (fo=4, routed)           0.000     2.121    flash_cnt_reg[31]_i_3_n_5
    SLICE_X108Y92        FDRE                                         r  flash_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.904     2.246    clk_IBUF_BUFG
    SLICE_X108Y92        FDRE                                         r  flash_cnt_reg[31]/C
                         clock pessimism             -0.526     1.720    
    SLICE_X108Y92        FDRE (Hold_fdre_C_D)         0.130     1.850    flash_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 flash_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            flash_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.631     1.717    clk_IBUF_BUFG
    SLICE_X108Y86        FDRE                                         r  flash_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  flash_cnt_reg[7]/Q
                         net (fo=2, routed)           0.127     2.008    flash_cnt_reg_n_0_[7]
    SLICE_X108Y86        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.118 r  flash_cnt_reg[8]_i_1/O[2]
                         net (fo=4, routed)           0.000     2.118    flash_cnt_reg[8]_i_1_n_5
    SLICE_X108Y86        FDRE                                         r  flash_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.900     2.242    clk_IBUF_BUFG
    SLICE_X108Y86        FDRE                                         r  flash_cnt_reg[7]/C
                         clock pessimism             -0.525     1.717    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.130     1.847    flash_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 flash_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            flash_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.634     1.720    clk_IBUF_BUFG
    SLICE_X108Y90        FDRE                                         r  flash_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.164     1.884 r  flash_cnt_reg[23]/Q
                         net (fo=2, routed)           0.127     2.011    flash_cnt_reg_n_0_[23]
    SLICE_X108Y90        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.121 r  flash_cnt_reg[24]_i_1/O[2]
                         net (fo=4, routed)           0.000     2.121    flash_cnt_reg[24]_i_1_n_5
    SLICE_X108Y90        FDRE                                         r  flash_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.904     2.246    clk_IBUF_BUFG
    SLICE_X108Y90        FDRE                                         r  flash_cnt_reg[23]/C
                         clock pessimism             -0.526     1.720    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.130     1.850    flash_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 flash_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            flash_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.634     1.720    clk_IBUF_BUFG
    SLICE_X108Y91        FDRE                                         r  flash_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.164     1.884 r  flash_cnt_reg[27]/Q
                         net (fo=2, routed)           0.127     2.011    flash_cnt_reg_n_0_[27]
    SLICE_X108Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.121 r  flash_cnt_reg[28]_i_1/O[2]
                         net (fo=4, routed)           0.000     2.121    flash_cnt_reg[28]_i_1_n_5
    SLICE_X108Y91        FDRE                                         r  flash_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.904     2.246    clk_IBUF_BUFG
    SLICE_X108Y91        FDRE                                         r  flash_cnt_reg[27]/C
                         clock pessimism             -0.526     1.720    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.130     1.850    flash_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 flash_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            flash_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.631     1.717    clk_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  flash_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  flash_cnt_reg[3]/Q
                         net (fo=2, routed)           0.127     2.008    flash_cnt_reg_n_0_[3]
    SLICE_X108Y85        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.118 r  flash_cnt_reg[4]_i_1/O[2]
                         net (fo=5, routed)           0.000     2.118    flash_cnt_reg[4]_i_1_n_5
    SLICE_X108Y85        FDRE                                         r  flash_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.900     2.242    clk_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  flash_cnt_reg[3]/C
                         clock pessimism             -0.525     1.717    
    SLICE_X108Y85        FDRE (Hold_fdre_C_D)         0.130     1.847    flash_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y87   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y87   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y88   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y90   clk_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y90   clk_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y91   clk_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y91   clk_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y91   clk_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y91   clk_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y91   flash_cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y91   flash_cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y91   flash_cnt_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y91   flash_cnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y92   flash_cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y92   flash_cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y92   flash_cnt_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y85   flash_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y85   flash_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y86   flash_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y87   FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y87   FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y88   FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y88   FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   clk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   clk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   clk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   clk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y91   clk_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y91   clk_cnt_reg[12]/C



