{"vcs1":{"timestamp_begin":1727008580.645556953, "rt":1.12, "ut":0.26, "st":0.18}}
{"vcselab":{"timestamp_begin":1727008581.835698144, "rt":0.90, "ut":0.25, "st":0.15}}
{"link":{"timestamp_begin":1727008582.803391705, "rt":0.36, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727008580.108200487}
{"VCS_COMP_START_TIME": 1727008580.108200487}
{"VCS_COMP_END_TIME": 1727008584.389156542}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329656}}
{"stitch_vcselab": {"peak_mem": 215156}}
