name: 
clock_port: 

verilog:
