VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml top.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/hy/Projects/ee5811/fpga-arm/build/top_dummy.sdc --route

Using up to 1 parallel worker(s)

Architecture file: /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: top

# Loading Architecture Description
# Loading Architecture Description took 0.60 seconds (max_rss 31.0 MiB, delta_rss +25.0 MiB)
# Building complex block graph
# Building complex block graph took 0.13 seconds (max_rss 39.7 MiB, delta_rss +8.7 MiB)
# Load circuit
# Load circuit took 0.03 seconds (max_rss 42.3 MiB, delta_rss +2.7 MiB)
# Clean circuit
Absorbed 2027 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   70 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 85
Swept block(s)      : 1
Constant Pins Marked: 176
# Clean circuit took 0.03 seconds (max_rss 50.1 MiB, delta_rss +7.7 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 50.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 50.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 375
    .input    :      32
    .output   :      32
    ASSP      :       1
    BIDIR_CELL:      32
    C_FRAG    :      19
    F_FRAG    :       1
    GMUX_IC   :       2
    GND       :       1
    Q_FRAG    :      71
    T_FRAG    :     183
    VCC       :       1
  Nets  : 431
    Avg Fanout:     5.5
    Max Fanout:   733.0
    Min Fanout:     1.0
Warning 1: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 2: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Netlist Clocks: 1
# Build Timing Graph
Warning 3: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 4: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Adding edge from 'u_gclkbuff_clock.IC[0]' (tnode: 2561) -> 'u_gclkbuff_clock.IZ[0]' (tnode: 2562) to allow clocks to propagate
Adding edge from 'u_gclkbuff_reset.IC[0]' (tnode: 2564) -> 'u_gclkbuff_reset.IZ[0]' (tnode: 2565) to allow clocks to propagate
  Timing Graph Nodes: 2784
  Timing Graph Edges: 4371
  Timing Graph Levels: 14
# Build Timing Graph took 0.00 seconds (max_rss 50.1 MiB, delta_rss +0.0 MiB)
Warning 5: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 6: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Netlist contains 1 clocks
  Netlist Clock 'Sys_Clk0' Fanout: 1 pins (0.0%), 1 blocks (0.3%)
# Load Timing Constraints
Warning 7: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 8: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.

SDC file '/home/hy/Projects/ee5811/fpga-arm/build/top_dummy.sdc' contained no SDC commands
Warning 9: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 10: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'Sys_Clk0'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'Sys_Clk0' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 50.1 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: top.net
Circuit placement file: top.place
Circuit routing file: top.route
Circuit SDC file: /home/hy/Projects/ee5811/fpga-arm/build/top_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH_BOUNDED
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: QUICK
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 10
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 4.000000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: false
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 0.800000
RouterOpts.high_fanout_threshold: -1
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: OFF
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = OFF
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'top.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.074924 seconds).
# Load Packing took 0.08 seconds (max_rss 53.5 MiB, delta_rss +3.4 MiB)
Warning 11: Netlist contains 0 global net to non-global architecture pin connections
Warning 12: Logic block #146 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 13: Logic block #147 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 298
Netlist num_blocks: 148
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 32.
Netlist PB-ASSP blocks: 1.
Netlist PB-LOGIC blocks: 111.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 2.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 32
Netlist output pins: 96


Pb types usage...
  PB-SYN_GND        : 1
   GND              : 1
  PB-BIDIR          : 32
   BIDIR            : 32
    INOUT           : 32
     bidir          : 32
     inpad          : 32
     outpad         : 32
  PB-ASSP           : 1
   ASSP             : 1
  PB-LOGIC          : 111
   LOGIC            : 111
    FRAGS           : 111
     c_frag_modes   : 111
      SINGLE        : 19
       c_frag       : 19
      SPLIT         : 92
       b_frag       : 92
       t_frag       : 91
     f_frag         : 1
     q_frag_modes   : 71
      INT           : 69
       q_frag       : 69
      EXT           : 2
       q_frag       : 2
  PB-GMUX           : 2
   GMUX             : 2
    IC              : 2
     gmux           : 2
  PB-SYN_VCC        : 1
   VCC              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		32	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		111	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		2	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.11 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.12 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 1.00 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.40 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 53.7 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.78 seconds (max_rss 356.7 MiB, delta_rss +303.0 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.68 seconds (max_rss 356.7 MiB, delta_rss +303.0 MiB)

# Load Placement
Reading top.place.

Successfully read top.place.

# Load Placement took 0.00 seconds (max_rss 356.7 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 14: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 15: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 16: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 17: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 23.72 seconds (max_rss 356.7 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 356.7 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 23.72 seconds (max_rss 356.7 MiB, delta_rss +0.0 MiB)
# Routing
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 1830 ( 86.0%) |**********************************************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)   80 (  3.8%) |**
[      0.4:      0.5)   10 (  0.5%) |
[      0.5:      0.6)    8 (  0.4%) |
[      0.6:      0.7)   54 (  2.5%) |*
[      0.7:      0.8)   83 (  3.9%) |**
[      0.8:      0.9)   22 (  1.0%) |*
[      0.9:        1)   42 (  2.0%) |*
## Initializing router criticalities took 0.01 seconds (max_rss 356.7 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1   15.5     0.0    0 5.8e+07     298    2129    4579 ( 0.328%)   74788 ( 5.3%)   35.842     -2709.    -35.842      0.000      0.000      N/A
   2   12.5     4.0    0 4.4e+07     203    1206     396 ( 0.028%)   79194 ( 5.6%)   35.842     -2712.    -35.842      0.000      0.000      N/A
   3    3.8     5.2    0 1.4e+07      60     343     155 ( 0.011%)   79624 ( 5.6%)   35.842     -2713.    -35.842      0.000      0.000      N/A
   4    1.5     6.8    0 4948859      26     136      78 ( 0.006%)   79763 ( 5.6%)   35.842     -2715.    -35.842      0.000      0.000      N/A
   5    1.5     8.8    0 5063611      19      75      33 ( 0.002%)   80193 ( 5.7%)   35.842     -2714.    -35.842      0.000      0.000      N/A
   6    1.1    11.4    0 3489480      10      33      12 ( 0.001%)   80386 ( 5.7%)   35.842     -2714.    -35.842      0.000      0.000      N/A
   7    0.2    14.9    0  583901       5       8       6 ( 0.000%)   80448 ( 5.7%)   35.842     -2714.    -35.842      0.000      0.000      N/A
   8    0.8    19.3    0 2519071       5      14       3 ( 0.000%)   80498 ( 5.7%)   35.842     -2720.    -35.842      0.000      0.000      N/A
   9    0.0    25.1    0   13923       1       1       0 ( 0.000%)   80500 ( 5.7%)   35.842     -2720.    -35.842      0.000      0.000      N/A
Restoring best routing
Critical path: 35.842 ns
Successfully routed after 9 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 1830 ( 86.0%) |**********************************************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.4:      0.5)   81 (  3.8%) |**
[      0.5:      0.6)   15 (  0.7%) |
[      0.6:      0.7)    4 (  0.2%) |
[      0.7:      0.8)   65 (  3.1%) |**
[      0.8:      0.9)   76 (  3.6%) |**
[      0.9:        1)   58 (  2.7%) |*
Router Stats: total_nets_routed: 627 total_connections_routed: 3945 total_heap_pushes: 132661880 total_heap_pops: 110528299
# Routing took 37.97 seconds (max_rss 356.7 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -596108978
Circuit successfully routed with a channel width factor of 100.

Incr Slack updates 10 in 0.000487676 sec
Full Max Req/Worst Slack updates 1 in 9.99e-06 sec
Incr Max Req/Worst Slack updates 9 in 0.000102985 sec
Incr Criticality updates 6 in 0.000282062 sec
Full Criticality updates 4 in 0.000352303 sec

Average number of bends per net: 229.594  Maximum # of bends: 9048

Number of global nets: 0
Number of routed nets (nonglobal): 298
Wire length results (in units of 1 clb segments)...
	Total wirelength: 78856, average net length: 264.617
	Maximum net length: 11297

Wire length results in terms of physical segments...
	Total wiring segments used: 70904, average wire segments per net: 237.933
	Maximum segments used by a net: 9822
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)   62 (  2.4%) |*
[      0.8:      0.9)    2 (  0.1%) |
[      0.7:      0.8)   16 (  0.6%) |
[      0.5:      0.6)    4 (  0.2%) |
[      0.4:      0.5)    8 (  0.3%) |
[      0.3:      0.4)   24 (  0.9%) |
[      0.2:      0.3)  188 (  7.3%) |****
[      0.1:      0.2)   68 (  2.6%) |*
[        0:      0.1) 2212 ( 85.6%) |**********************************************
Maximum routing channel utilization:         1 at (1,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   1.538        2
                         1     178  12.795      221
                         2       0   0.000        0
                         3     162  52.000      635
                         4     234  85.692      623
                         5     127  28.949      658
                         6     149  36.949      623
                         7     265 140.821      623
                         8     225  67.308      623
                         9     172  25.949      623
                        10     172  23.846      665
                        11     193  20.333      623
                        12     179  21.179      647
                        13     180  20.846      623
                        14     195  21.744      623
                        15     248  25.667      623
                        16     238  24.231      623
                        17     192  17.231      623
                        18     198  23.205      725
                        19      48   9.077      623
                        20      24   6.769      623
                        21      17   2.051      623
                        22      28   6.564      623
                        23      34   8.385      623
                        24      39  11.436      623
                        25      35  11.564      657
                        26      36  10.795      634
                        27     216  21.231      623
                        28     220  47.231      623
                        29      63  17.538      624
                        30     219  40.692      625
                        31     259 123.436      626
                        32      69  23.205      786
                        33       0   0.000      269
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000        2
                         1     103  11.429      287
                         2       1   0.029        4
                         3     238  72.657      848
                         4     226  34.314      874
                         5     227  32.200      819
                         6     255  45.800      760
                         7     204  37.571      761
                         8     236  66.429      761
                         9     166  34.229      761
                        10     217  38.086      757
                        11     218  50.114      775
                        12     251  74.886      757
                        13     246  60.257      761
                        14     235  71.086      761
                        15     192  43.514      761
                        16     216  33.714      761
                        17     193  21.457      761
                        18     213  32.486      761
                        19     174  27.686      816
                        20     217  44.229      761
                        21     153  17.600      883
                        22     191  30.114      761
                        23     203  18.229      761
                        24     216  45.429      761
                        25     209  29.886      761
                        26     220  34.686      757
                        27     199  22.686      775
                        28     212  40.429      757
                        29     205  24.200      761
                        30     237  41.486      761
                        31      17   1.800      761
                        32      38   4.343      761
                        33       8   0.229      763
                        34      39   6.314      762
                        35       0   0.000      764
                        36       0   0.000     1024
                        37       0   0.000      164

Total tracks in x-direction: 19611, in y-direction: 27046

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.3515e+07
	Total used logic block area: 1.74e+06

Routing area (in minimum width transistor areas)...
	Assuming no buffer sharing (pessimistic). Total: 1.07847e+09, per logic tile: 790090.
	Assuming buffer sharing (slightly optimistic). Total: 8.38760e+08, per logic tile: 614476.


Segment usage by type (index):    name type utilization
                               ------- ---- -----------
                                  sbox    2       0.042
                                   vcc    3       0.337
                                   gnd    4       0.291
                                  hop1    5      0.0647
                                  hop2    6      0.0745
                                  hop3    7       0.218
                                  hop4    8       0.146
                                 clock    9       0.096
                               special   10       0.116

Segment usage by length: length utilization
                         ------ -----------
                              1      0.0445
                              2      0.0745
                              3       0.218
                              4       0.146


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[    4e-09:  6.8e-09) 68 ( 66.0%) |************************************************
[  6.8e-09:  9.6e-09)  2 (  1.9%) |*
[  9.6e-09:  1.2e-08)  1 (  1.0%) |*
[  1.2e-08:  1.5e-08)  0 (  0.0%) |
[  1.5e-08:  1.8e-08)  0 (  0.0%) |
[  1.8e-08:  2.1e-08)  0 (  0.0%) |
[  2.1e-08:  2.4e-08)  0 (  0.0%) |
[  2.4e-08:  2.6e-08)  0 (  0.0%) |
[  2.6e-08:  2.9e-08)  0 (  0.0%) |
[  2.9e-08:  3.2e-08) 32 ( 31.1%) |***********************

Final critical path delay (least slack): 35.842 ns, Fmax: 27.9002 MHz
Final setup Worst Negative Slack (sWNS): -35.842 ns
Final setup Total Negative Slack (sTNS): -2720.04 ns

Final setup slack histogram:
[ -3.6e-08: -3.3e-08) 20 ( 19.4%) |********************************
[ -3.3e-08:   -3e-08) 13 ( 12.6%) |*********************
[   -3e-08: -2.7e-08) 14 ( 13.6%) |**********************
[ -2.7e-08: -2.4e-08) 30 ( 29.1%) |************************************************
[ -2.4e-08: -2.1e-08) 16 ( 15.5%) |**************************
[ -2.1e-08: -1.7e-08)  3 (  2.9%) |*****
[ -1.7e-08: -1.4e-08)  1 (  1.0%) |**
[ -1.4e-08: -1.1e-08)  2 (  1.9%) |***
[ -1.1e-08: -8.3e-09)  2 (  1.9%) |***
[ -8.3e-09: -5.2e-09)  2 (  1.9%) |***

Final geomean non-virtual intra-domain period: 35.842 ns (27.9002 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 35.842 ns (27.9002 MHz)

Incr Slack updates 1 in 6.4264e-05 sec
Full Max Req/Worst Slack updates 1 in 7.564e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 7.9273e-05 sec
Flow timing analysis took 0.0232188 seconds (0.0209619 STA, 0.00225691 slack) (11 full updates: 0 setup, 0 hold, 11 combined).
VPR succeeded
The entire flow of VPR took 64.52 seconds (max_rss 356.7 MiB)
