
*** Running vivado
    with args -log system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Oct  8 20:24:53 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 513.500 ; gain = 201.055
Command: read_checkpoint -auto_incremental -incremental {D:/Projects/Computer projects/HardwareSynthesisLab/Exam/Exam/Exam.srcs/utils_1/imports/synth_1/system.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Projects/Computer projects/HardwareSynthesisLab/Exam/Exam/Exam.srcs/utils_1/imports/synth_1/system.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13220
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1368.199 ; gain = 448.469
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'clkDiv' is not allowed [D:/Projects/Computer projects/HardwareSynthesisLab/Exam/Exam/Exam.srcs/sources_1/new/clockDiv.v:28]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'segments' is not allowed [D:/Projects/Computer projects/HardwareSynthesisLab/Exam/Exam/Exam.srcs/sources_1/new/hexTo7Segment.v:28]
ERROR: [Synth 8-2577] procedural assignment to a non-register num3 is not permitted, left-hand side should be reg/integer/time/genvar [D:/Projects/Computer projects/HardwareSynthesisLab/Exam/Exam/Exam.srcs/sources_1/new/system.v:91]
ERROR: [Synth 8-2577] procedural assignment to a non-register num2 is not permitted, left-hand side should be reg/integer/time/genvar [D:/Projects/Computer projects/HardwareSynthesisLab/Exam/Exam/Exam.srcs/sources_1/new/system.v:92]
ERROR: [Synth 8-2577] procedural assignment to a non-register num1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/Projects/Computer projects/HardwareSynthesisLab/Exam/Exam/Exam.srcs/sources_1/new/system.v:93]
ERROR: [Synth 8-2577] procedural assignment to a non-register num0 is not permitted, left-hand side should be reg/integer/time/genvar [D:/Projects/Computer projects/HardwareSynthesisLab/Exam/Exam/Exam.srcs/sources_1/new/system.v:94]
INFO: [Synth 8-10285] module 'system' is ignored due to previous errors [D:/Projects/Computer projects/HardwareSynthesisLab/Exam/Exam/Exam.srcs/sources_1/new/system.v:100]
INFO: [Synth 8-9084] Verilog file 'D:/Projects/Computer projects/HardwareSynthesisLab/Exam/Exam/Exam.srcs/sources_1/new/system.v' ignored due to errors
ERROR: [Synth 8-439] module 'system' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1477.359 ; gain = 557.629
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 2 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Oct  8 20:25:35 2024...
