#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1397071a0 .scope module, "master_dma" "master_dma" 2 23;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "trigger";
    .port_info 3 /INPUT 5 "length";
    .port_info 4 /INPUT 32 "source_address";
    .port_info 5 /INPUT 32 "destination_address";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "ARADDR";
    .port_info 8 /OUTPUT 1 "ARVALID";
    .port_info 9 /INPUT 1 "ARREADY";
    .port_info 10 /INPUT 32 "RDATA";
    .port_info 11 /INPUT 1 "RVALID";
    .port_info 12 /OUTPUT 1 "RREADY";
    .port_info 13 /OUTPUT 32 "AWADDR";
    .port_info 14 /OUTPUT 1 "AWVALID";
    .port_info 15 /INPUT 1 "AWREADY";
    .port_info 16 /OUTPUT 32 "WDATA";
    .port_info 17 /OUTPUT 1 "WVALID";
    .port_info 18 /INPUT 1 "WREADY";
    .port_info 19 /INPUT 1 "BVALID";
    .port_info 20 /OUTPUT 1 "BREADY";
    .port_info 21 /INPUT 2 "BRESP";
P_0x1397170e0 .param/l "READ_ADDR" 0 2 80, C4<001>;
P_0x139717120 .param/l "READ_DATA" 0 2 81, C4<010>;
P_0x139717160 .param/l "READ_DONE" 0 2 82, C4<011>;
P_0x1397171a0 .param/l "READ_IDLE" 0 2 79, C4<000>;
P_0x1397171e0 .param/l "WRITE_ADDR" 0 2 90, C4<001>;
P_0x139717220 .param/l "WRITE_DATA" 0 2 91, C4<010>;
P_0x139717260 .param/l "WRITE_DONE" 0 2 93, C4<100>;
P_0x1397172a0 .param/l "WRITE_IDLE" 0 2 89, C4<000>;
P_0x1397172e0 .param/l "WRITE_RESP" 0 2 92, C4<011>;
v0x13973c000_0 .var "ARADDR", 31 0;
o0x1400404f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13973c090_0 .net "ARREADY", 0 0, o0x1400404f0;  0 drivers
v0x13973c120_0 .var "ARVALID", 0 0;
v0x13973c1b0_0 .var "AWADDR", 31 0;
o0x140040580 .functor BUFZ 1, C4<z>; HiZ drive
v0x13973c240_0 .net "AWREADY", 0 0, o0x140040580;  0 drivers
v0x13973c2e0_0 .var "AWVALID", 0 0;
v0x13973c380_0 .var "BREADY", 0 0;
o0x140040610 .functor BUFZ 2, C4<zz>; HiZ drive
v0x13973c420_0 .net "BRESP", 1 0, o0x140040610;  0 drivers
o0x140040640 .functor BUFZ 1, C4<z>; HiZ drive
v0x13973c4d0_0 .net "BVALID", 0 0, o0x140040640;  0 drivers
v0x13973c5e0_0 .net "FIFO_EMPTY", 0 0, L_0x13973da90;  1 drivers
v0x13973c690_0 .net "FIFO_FULL", 0 0, L_0x13973dd10;  1 drivers
v0x13973c720_0 .net "FIFO_RD_DATA", 31 0, v0x13973b3e0_0;  1 drivers
v0x13973c7b0_0 .var "FIFO_RD_EN", 0 0;
v0x13973c860_0 .var "FIFO_RST", 0 0;
v0x13973c910_0 .var "FIFO_WR_ENABLE", 0 0;
o0x140040160 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13973c9c0_0 .net "RDATA", 31 0, o0x140040160;  0 drivers
v0x13973ca70_0 .var "RREADY", 0 0;
o0x1400406a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13973cc00_0 .net "RVALID", 0 0, o0x1400406a0;  0 drivers
v0x13973cc90_0 .var "WDATA", 31 0;
o0x140040700 .functor BUFZ 1, C4<z>; HiZ drive
v0x13973cd20_0 .net "WREADY", 0 0, o0x140040700;  0 drivers
v0x13973cdb0_0 .var "WVALID", 0 0;
o0x140040310 .functor BUFZ 1, C4<z>; HiZ drive
v0x13973ce40_0 .net "clk", 0 0, o0x140040310;  0 drivers
o0x140040760 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13973cef0_0 .net "destination_address", 31 0, o0x140040760;  0 drivers
v0x13973cf80_0 .var "done", 0 0;
o0x1400407c0 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x13973d010_0 .net "length", 4 0, o0x1400407c0;  0 drivers
v0x13973d0a0_0 .var "read_address", 31 0;
v0x13973d130_0 .var "read_counter", 4 0;
v0x13973d1c0_0 .var "read_state", 2 0;
o0x140040880 .functor BUFZ 1, C4<z>; HiZ drive
v0x13973d270_0 .net "reset", 0 0, o0x140040880;  0 drivers
o0x1400408b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13973d310_0 .net "source_address", 31 0, o0x1400408b0;  0 drivers
o0x1400408e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13973d3c0_0 .net "trigger", 0 0, o0x1400408e0;  0 drivers
v0x13973d460_0 .var "write_address", 31 0;
v0x13973d510_0 .var "write_counter", 4 0;
v0x13973cb20_0 .var "write_state", 2 0;
E_0x139708100 .event posedge, v0x13973d270_0, v0x13973bd40_0;
S_0x139707310 .scope module, "fifo_inst" "SYNC_FIFO" 2 63, 2 227 0, S_0x1397071a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "FIFO_RST";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "FIFO_WR_DATA";
    .port_info 3 /INPUT 1 "FIFO_WR_ENABLE";
    .port_info 4 /INPUT 1 "FIFO_RD_EN";
    .port_info 5 /OUTPUT 32 "FIFO_RD_DATA";
    .port_info 6 /OUTPUT 1 "FIFO_EMPTY";
    .port_info 7 /OUTPUT 1 "FIFO_FULL";
v0x139725870_0 .var "FIFO_CNT", 4 0;
v0x13973b2b0_0 .net "FIFO_EMPTY", 0 0, L_0x13973da90;  alias, 1 drivers
v0x13973b350_0 .net "FIFO_FULL", 0 0, L_0x13973dd10;  alias, 1 drivers
v0x13973b3e0_0 .var "FIFO_RD_DATA", 31 0;
v0x13973b490_0 .net "FIFO_RD_EN", 0 0, v0x13973c7b0_0;  1 drivers
v0x13973b570_0 .var "FIFO_RD_PTR", 3 0;
v0x13973b620_0 .net "FIFO_RST", 0 0, v0x13973c860_0;  1 drivers
v0x13973b6c0_0 .net "FIFO_WR_DATA", 31 0, o0x140040160;  alias, 0 drivers
v0x13973b770_0 .net "FIFO_WR_ENABLE", 0 0, v0x13973c910_0;  1 drivers
v0x13973b880_0 .var "FIFO_WR_PTR", 3 0;
v0x13973b920_0 .net *"_ivl_0", 31 0, L_0x13973d980;  1 drivers
L_0x1400780a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13973b9d0_0 .net *"_ivl_11", 26 0, L_0x1400780a0;  1 drivers
L_0x1400780e8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x13973ba80_0 .net/2u *"_ivl_12", 31 0, L_0x1400780e8;  1 drivers
L_0x140078010 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13973bb30_0 .net *"_ivl_3", 26 0, L_0x140078010;  1 drivers
L_0x140078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13973bbe0_0 .net/2u *"_ivl_4", 31 0, L_0x140078058;  1 drivers
v0x13973bc90_0 .net *"_ivl_8", 31 0, L_0x13973dbf0;  1 drivers
v0x13973bd40_0 .net "clk", 0 0, o0x140040310;  alias, 0 drivers
v0x13973bed0 .array "mem", 15 0, 31 0;
E_0x139707da0 .event posedge, v0x13973b620_0, v0x13973bd40_0;
L_0x13973d980 .concat [ 5 27 0 0], v0x139725870_0, L_0x140078010;
L_0x13973da90 .cmp/eq 32, L_0x13973d980, L_0x140078058;
L_0x13973dbf0 .concat [ 5 27 0 0], v0x139725870_0, L_0x1400780a0;
L_0x13973dd10 .cmp/eq 32, L_0x13973dbf0, L_0x1400780e8;
    .scope S_0x139707310;
T_0 ;
    %wait E_0x139707da0;
    %load/vec4 v0x13973b620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13973b880_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13973b770_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x13973b350_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x13973b6c0_0;
    %load/vec4 v0x13973b880_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13973bed0, 0, 4;
    %load/vec4 v0x13973b880_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.5, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_0.6, 8;
T_0.5 ; End of true expr.
    %load/vec4 v0x13973b880_0;
    %addi 1, 0, 4;
    %jmp/0 T_0.6, 8;
 ; End of false expr.
    %blend;
T_0.6;
    %assign/vec4 v0x13973b880_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x139707310;
T_1 ;
    %wait E_0x139707da0;
    %load/vec4 v0x13973b620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13973b570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13973b3e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13973b490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x13973b2b0_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x13973b570_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13973bed0, 4;
    %assign/vec4 v0x13973b3e0_0, 0;
    %load/vec4 v0x13973b570_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.5, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %load/vec4 v0x13973b570_0;
    %addi 1, 0, 4;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %assign/vec4 v0x13973b570_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x139707310;
T_2 ;
    %wait E_0x139707da0;
    %load/vec4 v0x13973b620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x139725870_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13973b770_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0x13973b350_0;
    %nor/r;
    %and;
T_2.7;
    %load/vec4 v0x13973b490_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.8, 8;
    %load/vec4 v0x13973b2b0_0;
    %nor/r;
    %and;
T_2.8;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %load/vec4 v0x139725870_0;
    %assign/vec4 v0x139725870_0, 0;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x139725870_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x139725870_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x139725870_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x139725870_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x139725870_0;
    %assign/vec4 v0x139725870_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1397071a0;
T_3 ;
    %wait E_0x139708100;
    %load/vec4 v0x13973d270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13973d1c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13973cb20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13973d0a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13973d460_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13973d130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13973d510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13973c860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13973cf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13973c120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13973ca70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13973c2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13973cdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13973c380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13973c910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13973c7b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13973c910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13973c7b0_0, 0;
    %load/vec4 v0x13973d1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x13973d3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x13973d1c0_0, 0;
    %load/vec4 v0x13973d310_0;
    %assign/vec4 v0x13973d0a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13973d130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13973c860_0, 0;
T_3.7 ;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13973c120_0, 0;
    %load/vec4 v0x13973d0a0_0;
    %assign/vec4 v0x13973c000_0, 0;
    %load/vec4 v0x13973c090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.11, 9;
    %load/vec4 v0x13973c120_0;
    %and;
T_3.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13973c120_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x13973d1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13973ca70_0, 0;
T_3.9 ;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x13973cc00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.15, 10;
    %load/vec4 v0x13973ca70_0;
    %and;
T_3.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.14, 9;
    %load/vec4 v0x13973c690_0;
    %nor/r;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13973c910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13973ca70_0, 0;
    %load/vec4 v0x13973d130_0;
    %pad/u 32;
    %load/vec4 v0x13973d010_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x13973d1c0_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0x13973d0a0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x13973d0a0_0, 0;
    %load/vec4 v0x13973d130_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x13973d130_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x13973d1c0_0, 0;
T_3.17 ;
T_3.12 ;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13973d1c0_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %load/vec4 v0x13973cb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %jmp T_3.23;
T_3.18 ;
    %load/vec4 v0x13973d3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x13973cb20_0, 0;
    %load/vec4 v0x13973cef0_0;
    %assign/vec4 v0x13973d460_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13973d510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13973cf80_0, 0;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v0x13973c5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x13973cb20_0, 0;
T_3.26 ;
T_3.25 ;
    %jmp T_3.23;
T_3.19 ;
    %load/vec4 v0x13973c5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13973c2e0_0, 0;
    %load/vec4 v0x13973d460_0;
    %assign/vec4 v0x13973c1b0_0, 0;
    %load/vec4 v0x13973c240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.32, 9;
    %load/vec4 v0x13973c2e0_0;
    %and;
T_3.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13973c2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13973c7b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x13973cb20_0, 0;
T_3.30 ;
T_3.28 ;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13973cdb0_0, 0;
    %load/vec4 v0x13973c720_0;
    %assign/vec4 v0x13973cc90_0, 0;
    %load/vec4 v0x13973cd20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.35, 9;
    %load/vec4 v0x13973cdb0_0;
    %and;
T_3.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.33, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13973cdb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13973c380_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x13973cb20_0, 0;
T_3.33 ;
    %jmp T_3.23;
T_3.21 ;
    %load/vec4 v0x13973c4d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.38, 9;
    %load/vec4 v0x13973c380_0;
    %and;
T_3.38;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.36, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13973c380_0, 0;
    %load/vec4 v0x13973d510_0;
    %pad/u 32;
    %load/vec4 v0x13973d010_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_3.39, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x13973cb20_0, 0;
    %jmp T_3.40;
T_3.39 ;
    %load/vec4 v0x13973d460_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x13973d460_0, 0;
    %load/vec4 v0x13973d510_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x13973d510_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x13973cb20_0, 0;
T_3.40 ;
T_3.36 ;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13973cf80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13973cb20_0, 0;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "master_dma.v";
