-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ActivateNetwork is
generic (
    C_S_AXI_LENET_AXI_ADDR_WIDTH : INTEGER := 11;
    C_S_AXI_LENET_AXI_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_LENET_AXI_AWVALID : IN STD_LOGIC;
    s_axi_LENET_AXI_AWREADY : OUT STD_LOGIC;
    s_axi_LENET_AXI_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_LENET_AXI_ADDR_WIDTH-1 downto 0);
    s_axi_LENET_AXI_WVALID : IN STD_LOGIC;
    s_axi_LENET_AXI_WREADY : OUT STD_LOGIC;
    s_axi_LENET_AXI_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_LENET_AXI_DATA_WIDTH-1 downto 0);
    s_axi_LENET_AXI_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_LENET_AXI_DATA_WIDTH/8-1 downto 0);
    s_axi_LENET_AXI_ARVALID : IN STD_LOGIC;
    s_axi_LENET_AXI_ARREADY : OUT STD_LOGIC;
    s_axi_LENET_AXI_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_LENET_AXI_ADDR_WIDTH-1 downto 0);
    s_axi_LENET_AXI_RVALID : OUT STD_LOGIC;
    s_axi_LENET_AXI_RREADY : IN STD_LOGIC;
    s_axi_LENET_AXI_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_LENET_AXI_DATA_WIDTH-1 downto 0);
    s_axi_LENET_AXI_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_LENET_AXI_BVALID : OUT STD_LOGIC;
    s_axi_LENET_AXI_BREADY : IN STD_LOGIC;
    s_axi_LENET_AXI_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of ActivateNetwork is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "ActivateNetwork,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.723187,HLS_SYN_LAT=122769,HLS_SYN_TPT=none,HLS_SYN_MEM=90,HLS_SYN_DSP=0,HLS_SYN_FF=10090,HLS_SYN_LUT=38668,HLS_VERSION=2018_3}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (19 downto 0) := "00000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (19 downto 0) := "00000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (19 downto 0) := "00000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (19 downto 0) := "00000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (19 downto 0) := "00000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (19 downto 0) := "00001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (19 downto 0) := "00010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (19 downto 0) := "00100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_image_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal output8_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal exitcond_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal best_value_V_1_s_fu_470_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal best_class_2_best_cl_fu_478_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_4_fu_486_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal output1_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal output1_V_ce0 : STD_LOGIC;
    signal output1_V_we0 : STD_LOGIC_VECTOR (1 downto 0);
    signal output1_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal output1_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal output1_V_ce1 : STD_LOGIC;
    signal output1_V_we1 : STD_LOGIC_VECTOR (1 downto 0);
    signal output1_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal output2_0_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output2_0_V_ce0 : STD_LOGIC;
    signal output2_0_V_we0 : STD_LOGIC;
    signal output2_0_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_0_V_ce1 : STD_LOGIC;
    signal output2_0_V_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_1_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output2_1_V_ce0 : STD_LOGIC;
    signal output2_1_V_we0 : STD_LOGIC;
    signal output2_1_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_1_V_ce1 : STD_LOGIC;
    signal output2_1_V_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_2_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output2_2_V_ce0 : STD_LOGIC;
    signal output2_2_V_we0 : STD_LOGIC;
    signal output2_2_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_2_V_ce1 : STD_LOGIC;
    signal output2_2_V_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_3_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output2_3_V_ce0 : STD_LOGIC;
    signal output2_3_V_we0 : STD_LOGIC;
    signal output2_3_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_3_V_ce1 : STD_LOGIC;
    signal output2_3_V_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_4_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output2_4_V_ce0 : STD_LOGIC;
    signal output2_4_V_we0 : STD_LOGIC;
    signal output2_4_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_4_V_ce1 : STD_LOGIC;
    signal output2_4_V_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_5_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output2_5_V_ce0 : STD_LOGIC;
    signal output2_5_V_we0 : STD_LOGIC;
    signal output2_5_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_5_V_ce1 : STD_LOGIC;
    signal output2_5_V_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_6_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output2_6_V_ce0 : STD_LOGIC;
    signal output2_6_V_we0 : STD_LOGIC;
    signal output2_6_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_6_V_ce1 : STD_LOGIC;
    signal output2_6_V_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_7_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output2_7_V_ce0 : STD_LOGIC;
    signal output2_7_V_we0 : STD_LOGIC;
    signal output2_7_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_7_V_ce1 : STD_LOGIC;
    signal output2_7_V_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_8_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output2_8_V_ce0 : STD_LOGIC;
    signal output2_8_V_we0 : STD_LOGIC;
    signal output2_8_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_8_V_ce1 : STD_LOGIC;
    signal output2_8_V_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_9_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output2_9_V_ce0 : STD_LOGIC;
    signal output2_9_V_we0 : STD_LOGIC;
    signal output2_9_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_9_V_ce1 : STD_LOGIC;
    signal output2_9_V_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_10_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output2_10_V_ce0 : STD_LOGIC;
    signal output2_10_V_we0 : STD_LOGIC;
    signal output2_10_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_10_V_ce1 : STD_LOGIC;
    signal output2_10_V_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_11_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output2_11_V_ce0 : STD_LOGIC;
    signal output2_11_V_we0 : STD_LOGIC;
    signal output2_11_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_11_V_ce1 : STD_LOGIC;
    signal output2_11_V_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_12_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output2_12_V_ce0 : STD_LOGIC;
    signal output2_12_V_we0 : STD_LOGIC;
    signal output2_12_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_12_V_ce1 : STD_LOGIC;
    signal output2_12_V_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_13_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output2_13_V_ce0 : STD_LOGIC;
    signal output2_13_V_we0 : STD_LOGIC;
    signal output2_13_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_13_V_ce1 : STD_LOGIC;
    signal output2_13_V_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_14_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output2_14_V_ce0 : STD_LOGIC;
    signal output2_14_V_we0 : STD_LOGIC;
    signal output2_14_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal output2_14_V_ce1 : STD_LOGIC;
    signal output2_14_V_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal output3_0_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_0_V_ce0 : STD_LOGIC;
    signal output3_0_V_we0 : STD_LOGIC;
    signal output3_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_0_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_0_V_ce1 : STD_LOGIC;
    signal output3_0_V_we1 : STD_LOGIC;
    signal output3_0_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_1_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_1_V_ce0 : STD_LOGIC;
    signal output3_1_V_we0 : STD_LOGIC;
    signal output3_1_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_1_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_1_V_ce1 : STD_LOGIC;
    signal output3_1_V_we1 : STD_LOGIC;
    signal output3_1_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_2_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_2_V_ce0 : STD_LOGIC;
    signal output3_2_V_we0 : STD_LOGIC;
    signal output3_2_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_2_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_2_V_ce1 : STD_LOGIC;
    signal output3_2_V_we1 : STD_LOGIC;
    signal output3_2_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_3_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_3_V_ce0 : STD_LOGIC;
    signal output3_3_V_we0 : STD_LOGIC;
    signal output3_3_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_3_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_3_V_ce1 : STD_LOGIC;
    signal output3_3_V_we1 : STD_LOGIC;
    signal output3_3_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_4_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_4_V_ce0 : STD_LOGIC;
    signal output3_4_V_we0 : STD_LOGIC;
    signal output3_4_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_4_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_4_V_ce1 : STD_LOGIC;
    signal output3_4_V_we1 : STD_LOGIC;
    signal output3_4_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_5_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_5_V_ce0 : STD_LOGIC;
    signal output3_5_V_we0 : STD_LOGIC;
    signal output3_5_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_5_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_5_V_ce1 : STD_LOGIC;
    signal output3_5_V_we1 : STD_LOGIC;
    signal output3_5_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_6_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_6_V_ce0 : STD_LOGIC;
    signal output3_6_V_we0 : STD_LOGIC;
    signal output3_6_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_6_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_6_V_ce1 : STD_LOGIC;
    signal output3_6_V_we1 : STD_LOGIC;
    signal output3_6_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_7_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_7_V_ce0 : STD_LOGIC;
    signal output3_7_V_we0 : STD_LOGIC;
    signal output3_7_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_7_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_7_V_ce1 : STD_LOGIC;
    signal output3_7_V_we1 : STD_LOGIC;
    signal output3_7_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_8_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_8_V_ce0 : STD_LOGIC;
    signal output3_8_V_we0 : STD_LOGIC;
    signal output3_8_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_8_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_8_V_ce1 : STD_LOGIC;
    signal output3_8_V_we1 : STD_LOGIC;
    signal output3_8_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_9_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_9_V_ce0 : STD_LOGIC;
    signal output3_9_V_we0 : STD_LOGIC;
    signal output3_9_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_9_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_9_V_ce1 : STD_LOGIC;
    signal output3_9_V_we1 : STD_LOGIC;
    signal output3_9_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_10_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_10_V_ce0 : STD_LOGIC;
    signal output3_10_V_we0 : STD_LOGIC;
    signal output3_10_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_10_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_10_V_ce1 : STD_LOGIC;
    signal output3_10_V_we1 : STD_LOGIC;
    signal output3_10_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_11_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_11_V_ce0 : STD_LOGIC;
    signal output3_11_V_we0 : STD_LOGIC;
    signal output3_11_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_11_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_11_V_ce1 : STD_LOGIC;
    signal output3_11_V_we1 : STD_LOGIC;
    signal output3_11_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_12_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output3_12_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output4_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal output4_V_ce0 : STD_LOGIC;
    signal output4_V_we0 : STD_LOGIC;
    signal output4_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output5_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal output5_V_ce0 : STD_LOGIC;
    signal output5_V_we0 : STD_LOGIC;
    signal output5_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output5_V_ce1 : STD_LOGIC;
    signal output5_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output6_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output6_V_ce0 : STD_LOGIC;
    signal output6_V_we0 : STD_LOGIC;
    signal output6_V_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output7_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output7_V_ce0 : STD_LOGIC;
    signal output7_V_we0 : STD_LOGIC;
    signal output7_V_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal output8_ce0 : STD_LOGIC;
    signal output8_we0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_ap_start : STD_LOGIC;
    signal grp_conv_layer2_fu_298_ap_done : STD_LOGIC;
    signal grp_conv_layer2_fu_298_ap_idle : STD_LOGIC;
    signal grp_conv_layer2_fu_298_ap_ready : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_0_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_0_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_0_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_0_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_1_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_1_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_1_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_1_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_2_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_2_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_2_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_2_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_3_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_3_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_3_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_3_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_4_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_4_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_4_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_4_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_5_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_5_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_5_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_5_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_6_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_6_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_6_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_6_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_7_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_7_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_7_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_7_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_8_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_8_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_8_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_8_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_9_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_9_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_9_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_9_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_10_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_10_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_10_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_10_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_11_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_11_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_11_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_11_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_12_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_12_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_12_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_12_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_13_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_13_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_13_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_13_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_14_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_14_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_input_14_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer2_fu_298_input_14_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_0_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_0_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_0_V_we0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_0_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_0_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_0_V_we1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_0_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_1_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_1_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_1_V_we0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_1_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_1_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_1_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_1_V_we1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_1_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_2_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_2_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_2_V_we0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_2_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_2_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_2_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_2_V_we1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_2_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_3_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_3_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_3_V_we0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_3_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_3_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_3_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_3_V_we1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_3_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_4_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_4_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_4_V_we0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_4_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_4_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_4_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_4_V_we1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_4_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_5_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_5_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_5_V_we0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_5_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_5_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_5_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_5_V_we1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_5_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_6_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_6_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_6_V_we0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_6_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_6_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_6_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_6_V_we1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_6_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_7_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_7_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_7_V_we0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_7_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_7_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_7_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_7_V_we1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_7_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_8_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_8_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_8_V_we0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_8_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_8_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_8_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_8_V_we1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_8_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_9_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_9_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_9_V_we0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_9_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_9_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_9_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_9_V_we1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_9_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_10_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_10_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_10_V_we0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_10_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_10_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_10_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_10_V_we1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_10_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_11_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_11_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_11_V_we0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_11_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_11_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_11_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_11_V_we1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_11_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_12_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_12_V_ce0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_12_V_we0 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_12_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_12_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_layer2_fu_298_output_12_V_ce1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_12_V_we1 : STD_LOGIC;
    signal grp_conv_layer2_fu_298_output_12_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dense_layer1_fu_350_ap_start : STD_LOGIC;
    signal grp_dense_layer1_fu_350_ap_done : STD_LOGIC;
    signal grp_dense_layer1_fu_350_ap_idle : STD_LOGIC;
    signal grp_dense_layer1_fu_350_ap_ready : STD_LOGIC;
    signal grp_dense_layer1_fu_350_input_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dense_layer1_fu_350_input_V_ce0 : STD_LOGIC;
    signal grp_dense_layer1_fu_350_input_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dense_layer1_fu_350_input_V_ce1 : STD_LOGIC;
    signal grp_dense_layer1_fu_350_output_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dense_layer1_fu_350_output_V_ce0 : STD_LOGIC;
    signal grp_dense_layer1_fu_350_output_V_we0 : STD_LOGIC;
    signal grp_dense_layer1_fu_350_output_V_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_layer1_fu_360_ap_start : STD_LOGIC;
    signal grp_conv_layer1_fu_360_ap_done : STD_LOGIC;
    signal grp_conv_layer1_fu_360_ap_idle : STD_LOGIC;
    signal grp_conv_layer1_fu_360_ap_ready : STD_LOGIC;
    signal grp_conv_layer1_fu_360_input_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv_layer1_fu_360_input_V_ce0 : STD_LOGIC;
    signal grp_conv_layer1_fu_360_output_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_layer1_fu_360_output_V_ce0 : STD_LOGIC;
    signal grp_conv_layer1_fu_360_output_V_we0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv_layer1_fu_360_output_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_layer1_fu_360_output_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_layer1_fu_360_output_V_ce1 : STD_LOGIC;
    signal grp_conv_layer1_fu_360_output_V_we1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv_layer1_fu_360_output_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_layer3_fu_388_ap_start : STD_LOGIC;
    signal grp_dense_layer3_fu_388_ap_done : STD_LOGIC;
    signal grp_dense_layer3_fu_388_ap_idle : STD_LOGIC;
    signal grp_dense_layer3_fu_388_ap_ready : STD_LOGIC;
    signal grp_dense_layer3_fu_388_input_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dense_layer3_fu_388_input_V_ce0 : STD_LOGIC;
    signal grp_dense_layer3_fu_388_output_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_layer3_fu_388_output_V_ce0 : STD_LOGIC;
    signal grp_dense_layer3_fu_388_output_V_we0 : STD_LOGIC;
    signal grp_dense_layer3_fu_388_output_V_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_avg_pooling_layer2_fu_396_ap_start : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_ap_done : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_ap_idle : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_ap_ready : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_0_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_0_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_0_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_0_V_ce1 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_1_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_1_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_1_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_1_V_ce1 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_2_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_2_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_2_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_2_V_ce1 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_3_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_3_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_3_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_3_V_ce1 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_4_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_4_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_4_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_4_V_ce1 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_5_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_5_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_5_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_5_V_ce1 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_6_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_6_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_6_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_6_V_ce1 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_7_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_7_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_7_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_7_V_ce1 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_8_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_8_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_8_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_8_V_ce1 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_9_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_9_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_9_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_9_V_ce1 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_10_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_10_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_10_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_10_V_ce1 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_11_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_11_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_input_11_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer2_fu_396_input_11_V_ce1 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_output_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_avg_pooling_layer2_fu_396_output_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_output_V_we0 : STD_LOGIC;
    signal grp_avg_pooling_layer2_fu_396_output_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_avg_pooling_layer1_fu_413_ap_start : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_ap_done : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_ap_idle : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_ap_ready : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_input_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_avg_pooling_layer1_fu_413_input_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_input_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_avg_pooling_layer1_fu_413_input_V_ce1 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_0_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_0_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_0_V_we0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_0_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_1_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_1_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_1_V_we0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_1_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_2_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_2_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_2_V_we0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_2_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_3_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_3_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_3_V_we0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_3_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_4_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_4_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_4_V_we0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_4_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_5_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_5_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_5_V_we0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_5_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_6_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_6_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_6_V_we0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_6_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_7_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_7_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_7_V_we0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_7_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_8_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_8_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_8_V_we0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_8_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_9_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_9_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_9_V_we0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_9_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_10_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_10_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_10_V_we0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_10_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_11_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_11_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_11_V_we0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_11_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_12_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_12_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_12_V_we0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_12_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_13_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_13_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_13_V_we0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_13_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_14_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_avg_pooling_layer1_fu_413_output_14_V_ce0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_14_V_we0 : STD_LOGIC;
    signal grp_avg_pooling_layer1_fu_413_output_14_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dense_layer2_fu_433_ap_start : STD_LOGIC;
    signal grp_dense_layer2_fu_433_ap_done : STD_LOGIC;
    signal grp_dense_layer2_fu_433_ap_idle : STD_LOGIC;
    signal grp_dense_layer2_fu_433_ap_ready : STD_LOGIC;
    signal grp_dense_layer2_fu_433_input_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dense_layer2_fu_433_input_V_ce0 : STD_LOGIC;
    signal grp_dense_layer2_fu_433_output_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dense_layer2_fu_433_output_V_ce0 : STD_LOGIC;
    signal grp_dense_layer2_fu_433_output_V_we0 : STD_LOGIC;
    signal grp_dense_layer2_fu_433_output_V_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_flattening_layer_fu_443_ap_start : STD_LOGIC;
    signal grp_flattening_layer_fu_443_ap_done : STD_LOGIC;
    signal grp_flattening_layer_fu_443_ap_idle : STD_LOGIC;
    signal grp_flattening_layer_fu_443_ap_ready : STD_LOGIC;
    signal grp_flattening_layer_fu_443_input_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_flattening_layer_fu_443_input_V_ce0 : STD_LOGIC;
    signal grp_flattening_layer_fu_443_output_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_flattening_layer_fu_443_output_V_ce0 : STD_LOGIC;
    signal grp_flattening_layer_fu_443_output_V_we0 : STD_LOGIC;
    signal grp_flattening_layer_fu_443_output_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_s_reg_264 : STD_LOGIC_VECTOR (9 downto 0);
    signal best_class_reg_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_reg_286 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_layer2_fu_298_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_dense_layer1_fu_350_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_conv_layer1_fu_360_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_dense_layer3_fu_388_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_avg_pooling_layer2_fu_396_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_avg_pooling_layer1_fu_413_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_dense_layer2_fu_433_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_flattening_layer_fu_443_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_fu_455_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal best_class_1_fu_466_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_return : STD_LOGIC_VECTOR (7 downto 0);

    component conv_layer2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_0_V_ce0 : OUT STD_LOGIC;
        input_0_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_0_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_0_V_ce1 : OUT STD_LOGIC;
        input_0_V_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_1_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_1_V_ce0 : OUT STD_LOGIC;
        input_1_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_1_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_1_V_ce1 : OUT STD_LOGIC;
        input_1_V_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_2_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_2_V_ce0 : OUT STD_LOGIC;
        input_2_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_2_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_2_V_ce1 : OUT STD_LOGIC;
        input_2_V_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_3_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_3_V_ce0 : OUT STD_LOGIC;
        input_3_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_3_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_3_V_ce1 : OUT STD_LOGIC;
        input_3_V_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_4_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_4_V_ce0 : OUT STD_LOGIC;
        input_4_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_4_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_4_V_ce1 : OUT STD_LOGIC;
        input_4_V_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_5_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_5_V_ce0 : OUT STD_LOGIC;
        input_5_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_5_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_5_V_ce1 : OUT STD_LOGIC;
        input_5_V_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_6_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_6_V_ce0 : OUT STD_LOGIC;
        input_6_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_6_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_6_V_ce1 : OUT STD_LOGIC;
        input_6_V_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_7_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_7_V_ce0 : OUT STD_LOGIC;
        input_7_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_7_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_7_V_ce1 : OUT STD_LOGIC;
        input_7_V_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_8_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_8_V_ce0 : OUT STD_LOGIC;
        input_8_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_8_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_8_V_ce1 : OUT STD_LOGIC;
        input_8_V_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_9_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_9_V_ce0 : OUT STD_LOGIC;
        input_9_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_9_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_9_V_ce1 : OUT STD_LOGIC;
        input_9_V_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_10_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_10_V_ce0 : OUT STD_LOGIC;
        input_10_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_10_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_10_V_ce1 : OUT STD_LOGIC;
        input_10_V_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_11_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_11_V_ce0 : OUT STD_LOGIC;
        input_11_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_11_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_11_V_ce1 : OUT STD_LOGIC;
        input_11_V_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_12_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_12_V_ce0 : OUT STD_LOGIC;
        input_12_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_12_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_12_V_ce1 : OUT STD_LOGIC;
        input_12_V_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_13_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_13_V_ce0 : OUT STD_LOGIC;
        input_13_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_13_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_13_V_ce1 : OUT STD_LOGIC;
        input_13_V_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_14_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_14_V_ce0 : OUT STD_LOGIC;
        input_14_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        input_14_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_14_V_ce1 : OUT STD_LOGIC;
        input_14_V_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
        output_0_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_0_V_ce0 : OUT STD_LOGIC;
        output_0_V_we0 : OUT STD_LOGIC;
        output_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_0_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_0_V_ce1 : OUT STD_LOGIC;
        output_0_V_we1 : OUT STD_LOGIC;
        output_0_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_0_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_1_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_1_V_ce0 : OUT STD_LOGIC;
        output_1_V_we0 : OUT STD_LOGIC;
        output_1_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_1_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_1_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_1_V_ce1 : OUT STD_LOGIC;
        output_1_V_we1 : OUT STD_LOGIC;
        output_1_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_1_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_2_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_2_V_ce0 : OUT STD_LOGIC;
        output_2_V_we0 : OUT STD_LOGIC;
        output_2_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_2_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_2_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_2_V_ce1 : OUT STD_LOGIC;
        output_2_V_we1 : OUT STD_LOGIC;
        output_2_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_2_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_3_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_3_V_ce0 : OUT STD_LOGIC;
        output_3_V_we0 : OUT STD_LOGIC;
        output_3_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_3_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_3_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_3_V_ce1 : OUT STD_LOGIC;
        output_3_V_we1 : OUT STD_LOGIC;
        output_3_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_3_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_4_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_4_V_ce0 : OUT STD_LOGIC;
        output_4_V_we0 : OUT STD_LOGIC;
        output_4_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_4_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_4_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_4_V_ce1 : OUT STD_LOGIC;
        output_4_V_we1 : OUT STD_LOGIC;
        output_4_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_4_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_5_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_5_V_ce0 : OUT STD_LOGIC;
        output_5_V_we0 : OUT STD_LOGIC;
        output_5_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_5_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_5_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_5_V_ce1 : OUT STD_LOGIC;
        output_5_V_we1 : OUT STD_LOGIC;
        output_5_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_5_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_6_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_6_V_ce0 : OUT STD_LOGIC;
        output_6_V_we0 : OUT STD_LOGIC;
        output_6_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_6_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_6_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_6_V_ce1 : OUT STD_LOGIC;
        output_6_V_we1 : OUT STD_LOGIC;
        output_6_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_6_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_7_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_7_V_ce0 : OUT STD_LOGIC;
        output_7_V_we0 : OUT STD_LOGIC;
        output_7_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_7_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_7_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_7_V_ce1 : OUT STD_LOGIC;
        output_7_V_we1 : OUT STD_LOGIC;
        output_7_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_7_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_8_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_8_V_ce0 : OUT STD_LOGIC;
        output_8_V_we0 : OUT STD_LOGIC;
        output_8_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_8_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_8_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_8_V_ce1 : OUT STD_LOGIC;
        output_8_V_we1 : OUT STD_LOGIC;
        output_8_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_8_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_9_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_9_V_ce0 : OUT STD_LOGIC;
        output_9_V_we0 : OUT STD_LOGIC;
        output_9_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_9_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_9_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_9_V_ce1 : OUT STD_LOGIC;
        output_9_V_we1 : OUT STD_LOGIC;
        output_9_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_9_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_10_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_10_V_ce0 : OUT STD_LOGIC;
        output_10_V_we0 : OUT STD_LOGIC;
        output_10_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_10_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_10_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_10_V_ce1 : OUT STD_LOGIC;
        output_10_V_we1 : OUT STD_LOGIC;
        output_10_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_10_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_11_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_11_V_ce0 : OUT STD_LOGIC;
        output_11_V_we0 : OUT STD_LOGIC;
        output_11_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_11_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_11_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_11_V_ce1 : OUT STD_LOGIC;
        output_11_V_we1 : OUT STD_LOGIC;
        output_11_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_11_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_12_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_12_V_ce0 : OUT STD_LOGIC;
        output_12_V_we0 : OUT STD_LOGIC;
        output_12_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_12_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_12_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_12_V_ce1 : OUT STD_LOGIC;
        output_12_V_we1 : OUT STD_LOGIC;
        output_12_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_12_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dense_layer1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_V_ce0 : OUT STD_LOGIC;
        input_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_V_ce1 : OUT STD_LOGIC;
        input_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_we0 : OUT STD_LOGIC;
        output_V_d0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component conv_layer1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_V_ce0 : OUT STD_LOGIC;
        input_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_we0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        output_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        output_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_V_ce1 : OUT STD_LOGIC;
        output_V_we1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        output_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dense_layer3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_V_ce0 : OUT STD_LOGIC;
        input_V_q0 : IN STD_LOGIC_VECTOR (6 downto 0);
        output_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_we0 : OUT STD_LOGIC;
        output_V_d0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component avg_pooling_layer2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_0_V_ce0 : OUT STD_LOGIC;
        input_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_0_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_0_V_ce1 : OUT STD_LOGIC;
        input_0_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_1_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_1_V_ce0 : OUT STD_LOGIC;
        input_1_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_1_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_1_V_ce1 : OUT STD_LOGIC;
        input_1_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_2_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_2_V_ce0 : OUT STD_LOGIC;
        input_2_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_2_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_2_V_ce1 : OUT STD_LOGIC;
        input_2_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_3_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_3_V_ce0 : OUT STD_LOGIC;
        input_3_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_3_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_3_V_ce1 : OUT STD_LOGIC;
        input_3_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_4_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_4_V_ce0 : OUT STD_LOGIC;
        input_4_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_4_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_4_V_ce1 : OUT STD_LOGIC;
        input_4_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_5_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_5_V_ce0 : OUT STD_LOGIC;
        input_5_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_5_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_5_V_ce1 : OUT STD_LOGIC;
        input_5_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_6_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_6_V_ce0 : OUT STD_LOGIC;
        input_6_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_6_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_6_V_ce1 : OUT STD_LOGIC;
        input_6_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_7_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_7_V_ce0 : OUT STD_LOGIC;
        input_7_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_7_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_7_V_ce1 : OUT STD_LOGIC;
        input_7_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_8_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_8_V_ce0 : OUT STD_LOGIC;
        input_8_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_8_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_8_V_ce1 : OUT STD_LOGIC;
        input_8_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_9_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_9_V_ce0 : OUT STD_LOGIC;
        input_9_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_9_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_9_V_ce1 : OUT STD_LOGIC;
        input_9_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_10_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_10_V_ce0 : OUT STD_LOGIC;
        input_10_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_10_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_10_V_ce1 : OUT STD_LOGIC;
        input_10_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_11_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_11_V_ce0 : OUT STD_LOGIC;
        input_11_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_11_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_11_V_ce1 : OUT STD_LOGIC;
        input_11_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_we0 : OUT STD_LOGIC;
        output_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component avg_pooling_layer1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_V_ce0 : OUT STD_LOGIC;
        input_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        input_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_V_ce1 : OUT STD_LOGIC;
        input_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        output_0_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_0_V_ce0 : OUT STD_LOGIC;
        output_0_V_we0 : OUT STD_LOGIC;
        output_0_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_1_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_1_V_ce0 : OUT STD_LOGIC;
        output_1_V_we0 : OUT STD_LOGIC;
        output_1_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_2_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_2_V_ce0 : OUT STD_LOGIC;
        output_2_V_we0 : OUT STD_LOGIC;
        output_2_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_3_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_3_V_ce0 : OUT STD_LOGIC;
        output_3_V_we0 : OUT STD_LOGIC;
        output_3_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_4_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_4_V_ce0 : OUT STD_LOGIC;
        output_4_V_we0 : OUT STD_LOGIC;
        output_4_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_5_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_5_V_ce0 : OUT STD_LOGIC;
        output_5_V_we0 : OUT STD_LOGIC;
        output_5_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_6_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_6_V_ce0 : OUT STD_LOGIC;
        output_6_V_we0 : OUT STD_LOGIC;
        output_6_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_7_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_7_V_ce0 : OUT STD_LOGIC;
        output_7_V_we0 : OUT STD_LOGIC;
        output_7_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_8_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_8_V_ce0 : OUT STD_LOGIC;
        output_8_V_we0 : OUT STD_LOGIC;
        output_8_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_9_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_9_V_ce0 : OUT STD_LOGIC;
        output_9_V_we0 : OUT STD_LOGIC;
        output_9_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_10_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_10_V_ce0 : OUT STD_LOGIC;
        output_10_V_we0 : OUT STD_LOGIC;
        output_10_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_11_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_11_V_ce0 : OUT STD_LOGIC;
        output_11_V_we0 : OUT STD_LOGIC;
        output_11_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_12_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_12_V_ce0 : OUT STD_LOGIC;
        output_12_V_we0 : OUT STD_LOGIC;
        output_12_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_13_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_13_V_ce0 : OUT STD_LOGIC;
        output_13_V_we0 : OUT STD_LOGIC;
        output_13_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_14_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_14_V_ce0 : OUT STD_LOGIC;
        output_14_V_we0 : OUT STD_LOGIC;
        output_14_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component dense_layer2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_V_ce0 : OUT STD_LOGIC;
        input_V_q0 : IN STD_LOGIC_VECTOR (6 downto 0);
        output_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_we0 : OUT STD_LOGIC;
        output_V_d0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component flattening_layer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_V_ce0 : OUT STD_LOGIC;
        input_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_we0 : OUT STD_LOGIC;
        output_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component ActivateNetwork_output1_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC_VECTOR (1 downto 0);
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC_VECTOR (1 downto 0);
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component ActivateNetwork_output2_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (8 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component ActivateNetwork_output3_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component ActivateNetwork_output4_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component ActivateNetwork_output5_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component ActivateNetwork_output6_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (6 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component ActivateNetwork_output7_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (6 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component ActivateNetwork_output8 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (9 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component ActivateNetwork_LENET_AXI_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        ap_return : IN STD_LOGIC_VECTOR (7 downto 0);
        input_image_V_address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_image_V_ce0 : IN STD_LOGIC;
        input_image_V_q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    ActivateNetwork_LENET_AXI_s_axi_U : component ActivateNetwork_LENET_AXI_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_LENET_AXI_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_LENET_AXI_DATA_WIDTH)
    port map (
        AWVALID => s_axi_LENET_AXI_AWVALID,
        AWREADY => s_axi_LENET_AXI_AWREADY,
        AWADDR => s_axi_LENET_AXI_AWADDR,
        WVALID => s_axi_LENET_AXI_WVALID,
        WREADY => s_axi_LENET_AXI_WREADY,
        WDATA => s_axi_LENET_AXI_WDATA,
        WSTRB => s_axi_LENET_AXI_WSTRB,
        ARVALID => s_axi_LENET_AXI_ARVALID,
        ARREADY => s_axi_LENET_AXI_ARREADY,
        ARADDR => s_axi_LENET_AXI_ARADDR,
        RVALID => s_axi_LENET_AXI_RVALID,
        RREADY => s_axi_LENET_AXI_RREADY,
        RDATA => s_axi_LENET_AXI_RDATA,
        RRESP => s_axi_LENET_AXI_RRESP,
        BVALID => s_axi_LENET_AXI_BVALID,
        BREADY => s_axi_LENET_AXI_BREADY,
        BRESP => s_axi_LENET_AXI_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        ap_return => best_class_reg_274,
        input_image_V_address0 => grp_conv_layer1_fu_360_input_V_address0,
        input_image_V_ce0 => grp_conv_layer1_fu_360_input_V_ce0,
        input_image_V_q0 => input_image_V_q0);

    output1_V_U : component ActivateNetwork_output1_V
    generic map (
        DataWidth => 16,
        AddressRange => 2700,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output1_V_address0,
        ce0 => output1_V_ce0,
        we0 => output1_V_we0,
        d0 => grp_conv_layer1_fu_360_output_V_d0,
        q0 => output1_V_q0,
        address1 => output1_V_address1,
        ce1 => output1_V_ce1,
        we1 => output1_V_we1,
        d1 => grp_conv_layer1_fu_360_output_V_d1,
        q1 => output1_V_q1);

    output2_0_V_U : component ActivateNetwork_output2_0_V
    generic map (
        DataWidth => 9,
        AddressRange => 90,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output2_0_V_address0,
        ce0 => output2_0_V_ce0,
        we0 => output2_0_V_we0,
        d0 => grp_avg_pooling_layer1_fu_413_output_0_V_d0,
        q0 => output2_0_V_q0,
        address1 => grp_conv_layer2_fu_298_input_0_V_address1,
        ce1 => output2_0_V_ce1,
        q1 => output2_0_V_q1);

    output2_1_V_U : component ActivateNetwork_output2_0_V
    generic map (
        DataWidth => 9,
        AddressRange => 90,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output2_1_V_address0,
        ce0 => output2_1_V_ce0,
        we0 => output2_1_V_we0,
        d0 => grp_avg_pooling_layer1_fu_413_output_1_V_d0,
        q0 => output2_1_V_q0,
        address1 => grp_conv_layer2_fu_298_input_1_V_address1,
        ce1 => output2_1_V_ce1,
        q1 => output2_1_V_q1);

    output2_2_V_U : component ActivateNetwork_output2_0_V
    generic map (
        DataWidth => 9,
        AddressRange => 90,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output2_2_V_address0,
        ce0 => output2_2_V_ce0,
        we0 => output2_2_V_we0,
        d0 => grp_avg_pooling_layer1_fu_413_output_2_V_d0,
        q0 => output2_2_V_q0,
        address1 => grp_conv_layer2_fu_298_input_2_V_address1,
        ce1 => output2_2_V_ce1,
        q1 => output2_2_V_q1);

    output2_3_V_U : component ActivateNetwork_output2_0_V
    generic map (
        DataWidth => 9,
        AddressRange => 90,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output2_3_V_address0,
        ce0 => output2_3_V_ce0,
        we0 => output2_3_V_we0,
        d0 => grp_avg_pooling_layer1_fu_413_output_3_V_d0,
        q0 => output2_3_V_q0,
        address1 => grp_conv_layer2_fu_298_input_3_V_address1,
        ce1 => output2_3_V_ce1,
        q1 => output2_3_V_q1);

    output2_4_V_U : component ActivateNetwork_output2_0_V
    generic map (
        DataWidth => 9,
        AddressRange => 90,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output2_4_V_address0,
        ce0 => output2_4_V_ce0,
        we0 => output2_4_V_we0,
        d0 => grp_avg_pooling_layer1_fu_413_output_4_V_d0,
        q0 => output2_4_V_q0,
        address1 => grp_conv_layer2_fu_298_input_4_V_address1,
        ce1 => output2_4_V_ce1,
        q1 => output2_4_V_q1);

    output2_5_V_U : component ActivateNetwork_output2_0_V
    generic map (
        DataWidth => 9,
        AddressRange => 90,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output2_5_V_address0,
        ce0 => output2_5_V_ce0,
        we0 => output2_5_V_we0,
        d0 => grp_avg_pooling_layer1_fu_413_output_5_V_d0,
        q0 => output2_5_V_q0,
        address1 => grp_conv_layer2_fu_298_input_5_V_address1,
        ce1 => output2_5_V_ce1,
        q1 => output2_5_V_q1);

    output2_6_V_U : component ActivateNetwork_output2_0_V
    generic map (
        DataWidth => 9,
        AddressRange => 90,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output2_6_V_address0,
        ce0 => output2_6_V_ce0,
        we0 => output2_6_V_we0,
        d0 => grp_avg_pooling_layer1_fu_413_output_6_V_d0,
        q0 => output2_6_V_q0,
        address1 => grp_conv_layer2_fu_298_input_6_V_address1,
        ce1 => output2_6_V_ce1,
        q1 => output2_6_V_q1);

    output2_7_V_U : component ActivateNetwork_output2_0_V
    generic map (
        DataWidth => 9,
        AddressRange => 90,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output2_7_V_address0,
        ce0 => output2_7_V_ce0,
        we0 => output2_7_V_we0,
        d0 => grp_avg_pooling_layer1_fu_413_output_7_V_d0,
        q0 => output2_7_V_q0,
        address1 => grp_conv_layer2_fu_298_input_7_V_address1,
        ce1 => output2_7_V_ce1,
        q1 => output2_7_V_q1);

    output2_8_V_U : component ActivateNetwork_output2_0_V
    generic map (
        DataWidth => 9,
        AddressRange => 90,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output2_8_V_address0,
        ce0 => output2_8_V_ce0,
        we0 => output2_8_V_we0,
        d0 => grp_avg_pooling_layer1_fu_413_output_8_V_d0,
        q0 => output2_8_V_q0,
        address1 => grp_conv_layer2_fu_298_input_8_V_address1,
        ce1 => output2_8_V_ce1,
        q1 => output2_8_V_q1);

    output2_9_V_U : component ActivateNetwork_output2_0_V
    generic map (
        DataWidth => 9,
        AddressRange => 90,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output2_9_V_address0,
        ce0 => output2_9_V_ce0,
        we0 => output2_9_V_we0,
        d0 => grp_avg_pooling_layer1_fu_413_output_9_V_d0,
        q0 => output2_9_V_q0,
        address1 => grp_conv_layer2_fu_298_input_9_V_address1,
        ce1 => output2_9_V_ce1,
        q1 => output2_9_V_q1);

    output2_10_V_U : component ActivateNetwork_output2_0_V
    generic map (
        DataWidth => 9,
        AddressRange => 90,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output2_10_V_address0,
        ce0 => output2_10_V_ce0,
        we0 => output2_10_V_we0,
        d0 => grp_avg_pooling_layer1_fu_413_output_10_V_d0,
        q0 => output2_10_V_q0,
        address1 => grp_conv_layer2_fu_298_input_10_V_address1,
        ce1 => output2_10_V_ce1,
        q1 => output2_10_V_q1);

    output2_11_V_U : component ActivateNetwork_output2_0_V
    generic map (
        DataWidth => 9,
        AddressRange => 90,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output2_11_V_address0,
        ce0 => output2_11_V_ce0,
        we0 => output2_11_V_we0,
        d0 => grp_avg_pooling_layer1_fu_413_output_11_V_d0,
        q0 => output2_11_V_q0,
        address1 => grp_conv_layer2_fu_298_input_11_V_address1,
        ce1 => output2_11_V_ce1,
        q1 => output2_11_V_q1);

    output2_12_V_U : component ActivateNetwork_output2_0_V
    generic map (
        DataWidth => 9,
        AddressRange => 90,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output2_12_V_address0,
        ce0 => output2_12_V_ce0,
        we0 => output2_12_V_we0,
        d0 => grp_avg_pooling_layer1_fu_413_output_12_V_d0,
        q0 => output2_12_V_q0,
        address1 => grp_conv_layer2_fu_298_input_12_V_address1,
        ce1 => output2_12_V_ce1,
        q1 => output2_12_V_q1);

    output2_13_V_U : component ActivateNetwork_output2_0_V
    generic map (
        DataWidth => 9,
        AddressRange => 90,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output2_13_V_address0,
        ce0 => output2_13_V_ce0,
        we0 => output2_13_V_we0,
        d0 => grp_avg_pooling_layer1_fu_413_output_13_V_d0,
        q0 => output2_13_V_q0,
        address1 => grp_conv_layer2_fu_298_input_13_V_address1,
        ce1 => output2_13_V_ce1,
        q1 => output2_13_V_q1);

    output2_14_V_U : component ActivateNetwork_output2_0_V
    generic map (
        DataWidth => 9,
        AddressRange => 90,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output2_14_V_address0,
        ce0 => output2_14_V_ce0,
        we0 => output2_14_V_we0,
        d0 => grp_avg_pooling_layer1_fu_413_output_14_V_d0,
        q0 => output2_14_V_q0,
        address1 => grp_conv_layer2_fu_298_input_14_V_address1,
        ce1 => output2_14_V_ce1,
        q1 => output2_14_V_q1);

    output3_0_V_U : component ActivateNetwork_output3_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 208,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output3_0_V_address0,
        ce0 => output3_0_V_ce0,
        we0 => output3_0_V_we0,
        d0 => grp_conv_layer2_fu_298_output_0_V_d0,
        q0 => output3_0_V_q0,
        address1 => output3_0_V_address1,
        ce1 => output3_0_V_ce1,
        we1 => output3_0_V_we1,
        d1 => grp_conv_layer2_fu_298_output_0_V_d1,
        q1 => output3_0_V_q1);

    output3_1_V_U : component ActivateNetwork_output3_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 208,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output3_1_V_address0,
        ce0 => output3_1_V_ce0,
        we0 => output3_1_V_we0,
        d0 => grp_conv_layer2_fu_298_output_1_V_d0,
        q0 => output3_1_V_q0,
        address1 => output3_1_V_address1,
        ce1 => output3_1_V_ce1,
        we1 => output3_1_V_we1,
        d1 => grp_conv_layer2_fu_298_output_1_V_d1,
        q1 => output3_1_V_q1);

    output3_2_V_U : component ActivateNetwork_output3_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 208,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output3_2_V_address0,
        ce0 => output3_2_V_ce0,
        we0 => output3_2_V_we0,
        d0 => grp_conv_layer2_fu_298_output_2_V_d0,
        q0 => output3_2_V_q0,
        address1 => output3_2_V_address1,
        ce1 => output3_2_V_ce1,
        we1 => output3_2_V_we1,
        d1 => grp_conv_layer2_fu_298_output_2_V_d1,
        q1 => output3_2_V_q1);

    output3_3_V_U : component ActivateNetwork_output3_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 208,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output3_3_V_address0,
        ce0 => output3_3_V_ce0,
        we0 => output3_3_V_we0,
        d0 => grp_conv_layer2_fu_298_output_3_V_d0,
        q0 => output3_3_V_q0,
        address1 => output3_3_V_address1,
        ce1 => output3_3_V_ce1,
        we1 => output3_3_V_we1,
        d1 => grp_conv_layer2_fu_298_output_3_V_d1,
        q1 => output3_3_V_q1);

    output3_4_V_U : component ActivateNetwork_output3_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 208,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output3_4_V_address0,
        ce0 => output3_4_V_ce0,
        we0 => output3_4_V_we0,
        d0 => grp_conv_layer2_fu_298_output_4_V_d0,
        q0 => output3_4_V_q0,
        address1 => output3_4_V_address1,
        ce1 => output3_4_V_ce1,
        we1 => output3_4_V_we1,
        d1 => grp_conv_layer2_fu_298_output_4_V_d1,
        q1 => output3_4_V_q1);

    output3_5_V_U : component ActivateNetwork_output3_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 208,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output3_5_V_address0,
        ce0 => output3_5_V_ce0,
        we0 => output3_5_V_we0,
        d0 => grp_conv_layer2_fu_298_output_5_V_d0,
        q0 => output3_5_V_q0,
        address1 => output3_5_V_address1,
        ce1 => output3_5_V_ce1,
        we1 => output3_5_V_we1,
        d1 => grp_conv_layer2_fu_298_output_5_V_d1,
        q1 => output3_5_V_q1);

    output3_6_V_U : component ActivateNetwork_output3_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 208,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output3_6_V_address0,
        ce0 => output3_6_V_ce0,
        we0 => output3_6_V_we0,
        d0 => grp_conv_layer2_fu_298_output_6_V_d0,
        q0 => output3_6_V_q0,
        address1 => output3_6_V_address1,
        ce1 => output3_6_V_ce1,
        we1 => output3_6_V_we1,
        d1 => grp_conv_layer2_fu_298_output_6_V_d1,
        q1 => output3_6_V_q1);

    output3_7_V_U : component ActivateNetwork_output3_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 208,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output3_7_V_address0,
        ce0 => output3_7_V_ce0,
        we0 => output3_7_V_we0,
        d0 => grp_conv_layer2_fu_298_output_7_V_d0,
        q0 => output3_7_V_q0,
        address1 => output3_7_V_address1,
        ce1 => output3_7_V_ce1,
        we1 => output3_7_V_we1,
        d1 => grp_conv_layer2_fu_298_output_7_V_d1,
        q1 => output3_7_V_q1);

    output3_8_V_U : component ActivateNetwork_output3_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 208,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output3_8_V_address0,
        ce0 => output3_8_V_ce0,
        we0 => output3_8_V_we0,
        d0 => grp_conv_layer2_fu_298_output_8_V_d0,
        q0 => output3_8_V_q0,
        address1 => output3_8_V_address1,
        ce1 => output3_8_V_ce1,
        we1 => output3_8_V_we1,
        d1 => grp_conv_layer2_fu_298_output_8_V_d1,
        q1 => output3_8_V_q1);

    output3_9_V_U : component ActivateNetwork_output3_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 208,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output3_9_V_address0,
        ce0 => output3_9_V_ce0,
        we0 => output3_9_V_we0,
        d0 => grp_conv_layer2_fu_298_output_9_V_d0,
        q0 => output3_9_V_q0,
        address1 => output3_9_V_address1,
        ce1 => output3_9_V_ce1,
        we1 => output3_9_V_we1,
        d1 => grp_conv_layer2_fu_298_output_9_V_d1,
        q1 => output3_9_V_q1);

    output3_10_V_U : component ActivateNetwork_output3_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 208,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output3_10_V_address0,
        ce0 => output3_10_V_ce0,
        we0 => output3_10_V_we0,
        d0 => grp_conv_layer2_fu_298_output_10_V_d0,
        q0 => output3_10_V_q0,
        address1 => output3_10_V_address1,
        ce1 => output3_10_V_ce1,
        we1 => output3_10_V_we1,
        d1 => grp_conv_layer2_fu_298_output_10_V_d1,
        q1 => output3_10_V_q1);

    output3_11_V_U : component ActivateNetwork_output3_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 208,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output3_11_V_address0,
        ce0 => output3_11_V_ce0,
        we0 => output3_11_V_we0,
        d0 => grp_conv_layer2_fu_298_output_11_V_d0,
        q0 => output3_11_V_q0,
        address1 => output3_11_V_address1,
        ce1 => output3_11_V_ce1,
        we1 => output3_11_V_we1,
        d1 => grp_conv_layer2_fu_298_output_11_V_d1,
        q1 => output3_11_V_q1);

    output3_12_V_U : component ActivateNetwork_output3_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 208,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_conv_layer2_fu_298_output_12_V_address0,
        ce0 => grp_conv_layer2_fu_298_output_12_V_ce0,
        we0 => grp_conv_layer2_fu_298_output_12_V_we0,
        d0 => grp_conv_layer2_fu_298_output_12_V_d0,
        q0 => output3_12_V_q0,
        address1 => grp_conv_layer2_fu_298_output_12_V_address1,
        ce1 => grp_conv_layer2_fu_298_output_12_V_ce1,
        we1 => grp_conv_layer2_fu_298_output_12_V_we1,
        d1 => grp_conv_layer2_fu_298_output_12_V_d1,
        q1 => output3_12_V_q1);

    output4_V_U : component ActivateNetwork_output4_V
    generic map (
        DataWidth => 8,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output4_V_address0,
        ce0 => output4_V_ce0,
        we0 => output4_V_we0,
        d0 => grp_avg_pooling_layer2_fu_396_output_V_d0,
        q0 => output4_V_q0);

    output5_V_U : component ActivateNetwork_output5_V
    generic map (
        DataWidth => 8,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output5_V_address0,
        ce0 => output5_V_ce0,
        we0 => output5_V_we0,
        d0 => grp_flattening_layer_fu_443_output_V_d0,
        q0 => output5_V_q0,
        address1 => grp_dense_layer1_fu_350_input_V_address1,
        ce1 => output5_V_ce1,
        q1 => output5_V_q1);

    output6_V_U : component ActivateNetwork_output6_V
    generic map (
        DataWidth => 7,
        AddressRange => 120,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output6_V_address0,
        ce0 => output6_V_ce0,
        we0 => output6_V_we0,
        d0 => grp_dense_layer1_fu_350_output_V_d0,
        q0 => output6_V_q0);

    output7_V_U : component ActivateNetwork_output7_V
    generic map (
        DataWidth => 7,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output7_V_address0,
        ce0 => output7_V_ce0,
        we0 => output7_V_we0,
        d0 => grp_dense_layer2_fu_433_output_V_d0,
        q0 => output7_V_q0);

    output8_U : component ActivateNetwork_output8
    generic map (
        DataWidth => 10,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output8_address0,
        ce0 => output8_ce0,
        we0 => output8_we0,
        d0 => grp_dense_layer3_fu_388_output_V_d0,
        q0 => output8_q0);

    grp_conv_layer2_fu_298 : component conv_layer2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv_layer2_fu_298_ap_start,
        ap_done => grp_conv_layer2_fu_298_ap_done,
        ap_idle => grp_conv_layer2_fu_298_ap_idle,
        ap_ready => grp_conv_layer2_fu_298_ap_ready,
        input_0_V_address0 => grp_conv_layer2_fu_298_input_0_V_address0,
        input_0_V_ce0 => grp_conv_layer2_fu_298_input_0_V_ce0,
        input_0_V_q0 => output2_0_V_q0,
        input_0_V_address1 => grp_conv_layer2_fu_298_input_0_V_address1,
        input_0_V_ce1 => grp_conv_layer2_fu_298_input_0_V_ce1,
        input_0_V_q1 => output2_0_V_q1,
        input_1_V_address0 => grp_conv_layer2_fu_298_input_1_V_address0,
        input_1_V_ce0 => grp_conv_layer2_fu_298_input_1_V_ce0,
        input_1_V_q0 => output2_1_V_q0,
        input_1_V_address1 => grp_conv_layer2_fu_298_input_1_V_address1,
        input_1_V_ce1 => grp_conv_layer2_fu_298_input_1_V_ce1,
        input_1_V_q1 => output2_1_V_q1,
        input_2_V_address0 => grp_conv_layer2_fu_298_input_2_V_address0,
        input_2_V_ce0 => grp_conv_layer2_fu_298_input_2_V_ce0,
        input_2_V_q0 => output2_2_V_q0,
        input_2_V_address1 => grp_conv_layer2_fu_298_input_2_V_address1,
        input_2_V_ce1 => grp_conv_layer2_fu_298_input_2_V_ce1,
        input_2_V_q1 => output2_2_V_q1,
        input_3_V_address0 => grp_conv_layer2_fu_298_input_3_V_address0,
        input_3_V_ce0 => grp_conv_layer2_fu_298_input_3_V_ce0,
        input_3_V_q0 => output2_3_V_q0,
        input_3_V_address1 => grp_conv_layer2_fu_298_input_3_V_address1,
        input_3_V_ce1 => grp_conv_layer2_fu_298_input_3_V_ce1,
        input_3_V_q1 => output2_3_V_q1,
        input_4_V_address0 => grp_conv_layer2_fu_298_input_4_V_address0,
        input_4_V_ce0 => grp_conv_layer2_fu_298_input_4_V_ce0,
        input_4_V_q0 => output2_4_V_q0,
        input_4_V_address1 => grp_conv_layer2_fu_298_input_4_V_address1,
        input_4_V_ce1 => grp_conv_layer2_fu_298_input_4_V_ce1,
        input_4_V_q1 => output2_4_V_q1,
        input_5_V_address0 => grp_conv_layer2_fu_298_input_5_V_address0,
        input_5_V_ce0 => grp_conv_layer2_fu_298_input_5_V_ce0,
        input_5_V_q0 => output2_5_V_q0,
        input_5_V_address1 => grp_conv_layer2_fu_298_input_5_V_address1,
        input_5_V_ce1 => grp_conv_layer2_fu_298_input_5_V_ce1,
        input_5_V_q1 => output2_5_V_q1,
        input_6_V_address0 => grp_conv_layer2_fu_298_input_6_V_address0,
        input_6_V_ce0 => grp_conv_layer2_fu_298_input_6_V_ce0,
        input_6_V_q0 => output2_6_V_q0,
        input_6_V_address1 => grp_conv_layer2_fu_298_input_6_V_address1,
        input_6_V_ce1 => grp_conv_layer2_fu_298_input_6_V_ce1,
        input_6_V_q1 => output2_6_V_q1,
        input_7_V_address0 => grp_conv_layer2_fu_298_input_7_V_address0,
        input_7_V_ce0 => grp_conv_layer2_fu_298_input_7_V_ce0,
        input_7_V_q0 => output2_7_V_q0,
        input_7_V_address1 => grp_conv_layer2_fu_298_input_7_V_address1,
        input_7_V_ce1 => grp_conv_layer2_fu_298_input_7_V_ce1,
        input_7_V_q1 => output2_7_V_q1,
        input_8_V_address0 => grp_conv_layer2_fu_298_input_8_V_address0,
        input_8_V_ce0 => grp_conv_layer2_fu_298_input_8_V_ce0,
        input_8_V_q0 => output2_8_V_q0,
        input_8_V_address1 => grp_conv_layer2_fu_298_input_8_V_address1,
        input_8_V_ce1 => grp_conv_layer2_fu_298_input_8_V_ce1,
        input_8_V_q1 => output2_8_V_q1,
        input_9_V_address0 => grp_conv_layer2_fu_298_input_9_V_address0,
        input_9_V_ce0 => grp_conv_layer2_fu_298_input_9_V_ce0,
        input_9_V_q0 => output2_9_V_q0,
        input_9_V_address1 => grp_conv_layer2_fu_298_input_9_V_address1,
        input_9_V_ce1 => grp_conv_layer2_fu_298_input_9_V_ce1,
        input_9_V_q1 => output2_9_V_q1,
        input_10_V_address0 => grp_conv_layer2_fu_298_input_10_V_address0,
        input_10_V_ce0 => grp_conv_layer2_fu_298_input_10_V_ce0,
        input_10_V_q0 => output2_10_V_q0,
        input_10_V_address1 => grp_conv_layer2_fu_298_input_10_V_address1,
        input_10_V_ce1 => grp_conv_layer2_fu_298_input_10_V_ce1,
        input_10_V_q1 => output2_10_V_q1,
        input_11_V_address0 => grp_conv_layer2_fu_298_input_11_V_address0,
        input_11_V_ce0 => grp_conv_layer2_fu_298_input_11_V_ce0,
        input_11_V_q0 => output2_11_V_q0,
        input_11_V_address1 => grp_conv_layer2_fu_298_input_11_V_address1,
        input_11_V_ce1 => grp_conv_layer2_fu_298_input_11_V_ce1,
        input_11_V_q1 => output2_11_V_q1,
        input_12_V_address0 => grp_conv_layer2_fu_298_input_12_V_address0,
        input_12_V_ce0 => grp_conv_layer2_fu_298_input_12_V_ce0,
        input_12_V_q0 => output2_12_V_q0,
        input_12_V_address1 => grp_conv_layer2_fu_298_input_12_V_address1,
        input_12_V_ce1 => grp_conv_layer2_fu_298_input_12_V_ce1,
        input_12_V_q1 => output2_12_V_q1,
        input_13_V_address0 => grp_conv_layer2_fu_298_input_13_V_address0,
        input_13_V_ce0 => grp_conv_layer2_fu_298_input_13_V_ce0,
        input_13_V_q0 => output2_13_V_q0,
        input_13_V_address1 => grp_conv_layer2_fu_298_input_13_V_address1,
        input_13_V_ce1 => grp_conv_layer2_fu_298_input_13_V_ce1,
        input_13_V_q1 => output2_13_V_q1,
        input_14_V_address0 => grp_conv_layer2_fu_298_input_14_V_address0,
        input_14_V_ce0 => grp_conv_layer2_fu_298_input_14_V_ce0,
        input_14_V_q0 => output2_14_V_q0,
        input_14_V_address1 => grp_conv_layer2_fu_298_input_14_V_address1,
        input_14_V_ce1 => grp_conv_layer2_fu_298_input_14_V_ce1,
        input_14_V_q1 => output2_14_V_q1,
        output_0_V_address0 => grp_conv_layer2_fu_298_output_0_V_address0,
        output_0_V_ce0 => grp_conv_layer2_fu_298_output_0_V_ce0,
        output_0_V_we0 => grp_conv_layer2_fu_298_output_0_V_we0,
        output_0_V_d0 => grp_conv_layer2_fu_298_output_0_V_d0,
        output_0_V_q0 => output3_0_V_q0,
        output_0_V_address1 => grp_conv_layer2_fu_298_output_0_V_address1,
        output_0_V_ce1 => grp_conv_layer2_fu_298_output_0_V_ce1,
        output_0_V_we1 => grp_conv_layer2_fu_298_output_0_V_we1,
        output_0_V_d1 => grp_conv_layer2_fu_298_output_0_V_d1,
        output_0_V_q1 => output3_0_V_q1,
        output_1_V_address0 => grp_conv_layer2_fu_298_output_1_V_address0,
        output_1_V_ce0 => grp_conv_layer2_fu_298_output_1_V_ce0,
        output_1_V_we0 => grp_conv_layer2_fu_298_output_1_V_we0,
        output_1_V_d0 => grp_conv_layer2_fu_298_output_1_V_d0,
        output_1_V_q0 => output3_1_V_q0,
        output_1_V_address1 => grp_conv_layer2_fu_298_output_1_V_address1,
        output_1_V_ce1 => grp_conv_layer2_fu_298_output_1_V_ce1,
        output_1_V_we1 => grp_conv_layer2_fu_298_output_1_V_we1,
        output_1_V_d1 => grp_conv_layer2_fu_298_output_1_V_d1,
        output_1_V_q1 => output3_1_V_q1,
        output_2_V_address0 => grp_conv_layer2_fu_298_output_2_V_address0,
        output_2_V_ce0 => grp_conv_layer2_fu_298_output_2_V_ce0,
        output_2_V_we0 => grp_conv_layer2_fu_298_output_2_V_we0,
        output_2_V_d0 => grp_conv_layer2_fu_298_output_2_V_d0,
        output_2_V_q0 => output3_2_V_q0,
        output_2_V_address1 => grp_conv_layer2_fu_298_output_2_V_address1,
        output_2_V_ce1 => grp_conv_layer2_fu_298_output_2_V_ce1,
        output_2_V_we1 => grp_conv_layer2_fu_298_output_2_V_we1,
        output_2_V_d1 => grp_conv_layer2_fu_298_output_2_V_d1,
        output_2_V_q1 => output3_2_V_q1,
        output_3_V_address0 => grp_conv_layer2_fu_298_output_3_V_address0,
        output_3_V_ce0 => grp_conv_layer2_fu_298_output_3_V_ce0,
        output_3_V_we0 => grp_conv_layer2_fu_298_output_3_V_we0,
        output_3_V_d0 => grp_conv_layer2_fu_298_output_3_V_d0,
        output_3_V_q0 => output3_3_V_q0,
        output_3_V_address1 => grp_conv_layer2_fu_298_output_3_V_address1,
        output_3_V_ce1 => grp_conv_layer2_fu_298_output_3_V_ce1,
        output_3_V_we1 => grp_conv_layer2_fu_298_output_3_V_we1,
        output_3_V_d1 => grp_conv_layer2_fu_298_output_3_V_d1,
        output_3_V_q1 => output3_3_V_q1,
        output_4_V_address0 => grp_conv_layer2_fu_298_output_4_V_address0,
        output_4_V_ce0 => grp_conv_layer2_fu_298_output_4_V_ce0,
        output_4_V_we0 => grp_conv_layer2_fu_298_output_4_V_we0,
        output_4_V_d0 => grp_conv_layer2_fu_298_output_4_V_d0,
        output_4_V_q0 => output3_4_V_q0,
        output_4_V_address1 => grp_conv_layer2_fu_298_output_4_V_address1,
        output_4_V_ce1 => grp_conv_layer2_fu_298_output_4_V_ce1,
        output_4_V_we1 => grp_conv_layer2_fu_298_output_4_V_we1,
        output_4_V_d1 => grp_conv_layer2_fu_298_output_4_V_d1,
        output_4_V_q1 => output3_4_V_q1,
        output_5_V_address0 => grp_conv_layer2_fu_298_output_5_V_address0,
        output_5_V_ce0 => grp_conv_layer2_fu_298_output_5_V_ce0,
        output_5_V_we0 => grp_conv_layer2_fu_298_output_5_V_we0,
        output_5_V_d0 => grp_conv_layer2_fu_298_output_5_V_d0,
        output_5_V_q0 => output3_5_V_q0,
        output_5_V_address1 => grp_conv_layer2_fu_298_output_5_V_address1,
        output_5_V_ce1 => grp_conv_layer2_fu_298_output_5_V_ce1,
        output_5_V_we1 => grp_conv_layer2_fu_298_output_5_V_we1,
        output_5_V_d1 => grp_conv_layer2_fu_298_output_5_V_d1,
        output_5_V_q1 => output3_5_V_q1,
        output_6_V_address0 => grp_conv_layer2_fu_298_output_6_V_address0,
        output_6_V_ce0 => grp_conv_layer2_fu_298_output_6_V_ce0,
        output_6_V_we0 => grp_conv_layer2_fu_298_output_6_V_we0,
        output_6_V_d0 => grp_conv_layer2_fu_298_output_6_V_d0,
        output_6_V_q0 => output3_6_V_q0,
        output_6_V_address1 => grp_conv_layer2_fu_298_output_6_V_address1,
        output_6_V_ce1 => grp_conv_layer2_fu_298_output_6_V_ce1,
        output_6_V_we1 => grp_conv_layer2_fu_298_output_6_V_we1,
        output_6_V_d1 => grp_conv_layer2_fu_298_output_6_V_d1,
        output_6_V_q1 => output3_6_V_q1,
        output_7_V_address0 => grp_conv_layer2_fu_298_output_7_V_address0,
        output_7_V_ce0 => grp_conv_layer2_fu_298_output_7_V_ce0,
        output_7_V_we0 => grp_conv_layer2_fu_298_output_7_V_we0,
        output_7_V_d0 => grp_conv_layer2_fu_298_output_7_V_d0,
        output_7_V_q0 => output3_7_V_q0,
        output_7_V_address1 => grp_conv_layer2_fu_298_output_7_V_address1,
        output_7_V_ce1 => grp_conv_layer2_fu_298_output_7_V_ce1,
        output_7_V_we1 => grp_conv_layer2_fu_298_output_7_V_we1,
        output_7_V_d1 => grp_conv_layer2_fu_298_output_7_V_d1,
        output_7_V_q1 => output3_7_V_q1,
        output_8_V_address0 => grp_conv_layer2_fu_298_output_8_V_address0,
        output_8_V_ce0 => grp_conv_layer2_fu_298_output_8_V_ce0,
        output_8_V_we0 => grp_conv_layer2_fu_298_output_8_V_we0,
        output_8_V_d0 => grp_conv_layer2_fu_298_output_8_V_d0,
        output_8_V_q0 => output3_8_V_q0,
        output_8_V_address1 => grp_conv_layer2_fu_298_output_8_V_address1,
        output_8_V_ce1 => grp_conv_layer2_fu_298_output_8_V_ce1,
        output_8_V_we1 => grp_conv_layer2_fu_298_output_8_V_we1,
        output_8_V_d1 => grp_conv_layer2_fu_298_output_8_V_d1,
        output_8_V_q1 => output3_8_V_q1,
        output_9_V_address0 => grp_conv_layer2_fu_298_output_9_V_address0,
        output_9_V_ce0 => grp_conv_layer2_fu_298_output_9_V_ce0,
        output_9_V_we0 => grp_conv_layer2_fu_298_output_9_V_we0,
        output_9_V_d0 => grp_conv_layer2_fu_298_output_9_V_d0,
        output_9_V_q0 => output3_9_V_q0,
        output_9_V_address1 => grp_conv_layer2_fu_298_output_9_V_address1,
        output_9_V_ce1 => grp_conv_layer2_fu_298_output_9_V_ce1,
        output_9_V_we1 => grp_conv_layer2_fu_298_output_9_V_we1,
        output_9_V_d1 => grp_conv_layer2_fu_298_output_9_V_d1,
        output_9_V_q1 => output3_9_V_q1,
        output_10_V_address0 => grp_conv_layer2_fu_298_output_10_V_address0,
        output_10_V_ce0 => grp_conv_layer2_fu_298_output_10_V_ce0,
        output_10_V_we0 => grp_conv_layer2_fu_298_output_10_V_we0,
        output_10_V_d0 => grp_conv_layer2_fu_298_output_10_V_d0,
        output_10_V_q0 => output3_10_V_q0,
        output_10_V_address1 => grp_conv_layer2_fu_298_output_10_V_address1,
        output_10_V_ce1 => grp_conv_layer2_fu_298_output_10_V_ce1,
        output_10_V_we1 => grp_conv_layer2_fu_298_output_10_V_we1,
        output_10_V_d1 => grp_conv_layer2_fu_298_output_10_V_d1,
        output_10_V_q1 => output3_10_V_q1,
        output_11_V_address0 => grp_conv_layer2_fu_298_output_11_V_address0,
        output_11_V_ce0 => grp_conv_layer2_fu_298_output_11_V_ce0,
        output_11_V_we0 => grp_conv_layer2_fu_298_output_11_V_we0,
        output_11_V_d0 => grp_conv_layer2_fu_298_output_11_V_d0,
        output_11_V_q0 => output3_11_V_q0,
        output_11_V_address1 => grp_conv_layer2_fu_298_output_11_V_address1,
        output_11_V_ce1 => grp_conv_layer2_fu_298_output_11_V_ce1,
        output_11_V_we1 => grp_conv_layer2_fu_298_output_11_V_we1,
        output_11_V_d1 => grp_conv_layer2_fu_298_output_11_V_d1,
        output_11_V_q1 => output3_11_V_q1,
        output_12_V_address0 => grp_conv_layer2_fu_298_output_12_V_address0,
        output_12_V_ce0 => grp_conv_layer2_fu_298_output_12_V_ce0,
        output_12_V_we0 => grp_conv_layer2_fu_298_output_12_V_we0,
        output_12_V_d0 => grp_conv_layer2_fu_298_output_12_V_d0,
        output_12_V_q0 => output3_12_V_q0,
        output_12_V_address1 => grp_conv_layer2_fu_298_output_12_V_address1,
        output_12_V_ce1 => grp_conv_layer2_fu_298_output_12_V_ce1,
        output_12_V_we1 => grp_conv_layer2_fu_298_output_12_V_we1,
        output_12_V_d1 => grp_conv_layer2_fu_298_output_12_V_d1,
        output_12_V_q1 => output3_12_V_q1);

    grp_dense_layer1_fu_350 : component dense_layer1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dense_layer1_fu_350_ap_start,
        ap_done => grp_dense_layer1_fu_350_ap_done,
        ap_idle => grp_dense_layer1_fu_350_ap_idle,
        ap_ready => grp_dense_layer1_fu_350_ap_ready,
        input_V_address0 => grp_dense_layer1_fu_350_input_V_address0,
        input_V_ce0 => grp_dense_layer1_fu_350_input_V_ce0,
        input_V_q0 => output5_V_q0,
        input_V_address1 => grp_dense_layer1_fu_350_input_V_address1,
        input_V_ce1 => grp_dense_layer1_fu_350_input_V_ce1,
        input_V_q1 => output5_V_q1,
        output_V_address0 => grp_dense_layer1_fu_350_output_V_address0,
        output_V_ce0 => grp_dense_layer1_fu_350_output_V_ce0,
        output_V_we0 => grp_dense_layer1_fu_350_output_V_we0,
        output_V_d0 => grp_dense_layer1_fu_350_output_V_d0);

    grp_conv_layer1_fu_360 : component conv_layer1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv_layer1_fu_360_ap_start,
        ap_done => grp_conv_layer1_fu_360_ap_done,
        ap_idle => grp_conv_layer1_fu_360_ap_idle,
        ap_ready => grp_conv_layer1_fu_360_ap_ready,
        input_V_address0 => grp_conv_layer1_fu_360_input_V_address0,
        input_V_ce0 => grp_conv_layer1_fu_360_input_V_ce0,
        input_V_q0 => input_image_V_q0,
        output_V_address0 => grp_conv_layer1_fu_360_output_V_address0,
        output_V_ce0 => grp_conv_layer1_fu_360_output_V_ce0,
        output_V_we0 => grp_conv_layer1_fu_360_output_V_we0,
        output_V_d0 => grp_conv_layer1_fu_360_output_V_d0,
        output_V_q0 => output1_V_q0,
        output_V_address1 => grp_conv_layer1_fu_360_output_V_address1,
        output_V_ce1 => grp_conv_layer1_fu_360_output_V_ce1,
        output_V_we1 => grp_conv_layer1_fu_360_output_V_we1,
        output_V_d1 => grp_conv_layer1_fu_360_output_V_d1);

    grp_dense_layer3_fu_388 : component dense_layer3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dense_layer3_fu_388_ap_start,
        ap_done => grp_dense_layer3_fu_388_ap_done,
        ap_idle => grp_dense_layer3_fu_388_ap_idle,
        ap_ready => grp_dense_layer3_fu_388_ap_ready,
        input_V_address0 => grp_dense_layer3_fu_388_input_V_address0,
        input_V_ce0 => grp_dense_layer3_fu_388_input_V_ce0,
        input_V_q0 => output7_V_q0,
        output_V_address0 => grp_dense_layer3_fu_388_output_V_address0,
        output_V_ce0 => grp_dense_layer3_fu_388_output_V_ce0,
        output_V_we0 => grp_dense_layer3_fu_388_output_V_we0,
        output_V_d0 => grp_dense_layer3_fu_388_output_V_d0);

    grp_avg_pooling_layer2_fu_396 : component avg_pooling_layer2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_avg_pooling_layer2_fu_396_ap_start,
        ap_done => grp_avg_pooling_layer2_fu_396_ap_done,
        ap_idle => grp_avg_pooling_layer2_fu_396_ap_idle,
        ap_ready => grp_avg_pooling_layer2_fu_396_ap_ready,
        input_0_V_address0 => grp_avg_pooling_layer2_fu_396_input_0_V_address0,
        input_0_V_ce0 => grp_avg_pooling_layer2_fu_396_input_0_V_ce0,
        input_0_V_q0 => output3_0_V_q0,
        input_0_V_address1 => grp_avg_pooling_layer2_fu_396_input_0_V_address1,
        input_0_V_ce1 => grp_avg_pooling_layer2_fu_396_input_0_V_ce1,
        input_0_V_q1 => output3_0_V_q1,
        input_1_V_address0 => grp_avg_pooling_layer2_fu_396_input_1_V_address0,
        input_1_V_ce0 => grp_avg_pooling_layer2_fu_396_input_1_V_ce0,
        input_1_V_q0 => output3_1_V_q0,
        input_1_V_address1 => grp_avg_pooling_layer2_fu_396_input_1_V_address1,
        input_1_V_ce1 => grp_avg_pooling_layer2_fu_396_input_1_V_ce1,
        input_1_V_q1 => output3_1_V_q1,
        input_2_V_address0 => grp_avg_pooling_layer2_fu_396_input_2_V_address0,
        input_2_V_ce0 => grp_avg_pooling_layer2_fu_396_input_2_V_ce0,
        input_2_V_q0 => output3_2_V_q0,
        input_2_V_address1 => grp_avg_pooling_layer2_fu_396_input_2_V_address1,
        input_2_V_ce1 => grp_avg_pooling_layer2_fu_396_input_2_V_ce1,
        input_2_V_q1 => output3_2_V_q1,
        input_3_V_address0 => grp_avg_pooling_layer2_fu_396_input_3_V_address0,
        input_3_V_ce0 => grp_avg_pooling_layer2_fu_396_input_3_V_ce0,
        input_3_V_q0 => output3_3_V_q0,
        input_3_V_address1 => grp_avg_pooling_layer2_fu_396_input_3_V_address1,
        input_3_V_ce1 => grp_avg_pooling_layer2_fu_396_input_3_V_ce1,
        input_3_V_q1 => output3_3_V_q1,
        input_4_V_address0 => grp_avg_pooling_layer2_fu_396_input_4_V_address0,
        input_4_V_ce0 => grp_avg_pooling_layer2_fu_396_input_4_V_ce0,
        input_4_V_q0 => output3_4_V_q0,
        input_4_V_address1 => grp_avg_pooling_layer2_fu_396_input_4_V_address1,
        input_4_V_ce1 => grp_avg_pooling_layer2_fu_396_input_4_V_ce1,
        input_4_V_q1 => output3_4_V_q1,
        input_5_V_address0 => grp_avg_pooling_layer2_fu_396_input_5_V_address0,
        input_5_V_ce0 => grp_avg_pooling_layer2_fu_396_input_5_V_ce0,
        input_5_V_q0 => output3_5_V_q0,
        input_5_V_address1 => grp_avg_pooling_layer2_fu_396_input_5_V_address1,
        input_5_V_ce1 => grp_avg_pooling_layer2_fu_396_input_5_V_ce1,
        input_5_V_q1 => output3_5_V_q1,
        input_6_V_address0 => grp_avg_pooling_layer2_fu_396_input_6_V_address0,
        input_6_V_ce0 => grp_avg_pooling_layer2_fu_396_input_6_V_ce0,
        input_6_V_q0 => output3_6_V_q0,
        input_6_V_address1 => grp_avg_pooling_layer2_fu_396_input_6_V_address1,
        input_6_V_ce1 => grp_avg_pooling_layer2_fu_396_input_6_V_ce1,
        input_6_V_q1 => output3_6_V_q1,
        input_7_V_address0 => grp_avg_pooling_layer2_fu_396_input_7_V_address0,
        input_7_V_ce0 => grp_avg_pooling_layer2_fu_396_input_7_V_ce0,
        input_7_V_q0 => output3_7_V_q0,
        input_7_V_address1 => grp_avg_pooling_layer2_fu_396_input_7_V_address1,
        input_7_V_ce1 => grp_avg_pooling_layer2_fu_396_input_7_V_ce1,
        input_7_V_q1 => output3_7_V_q1,
        input_8_V_address0 => grp_avg_pooling_layer2_fu_396_input_8_V_address0,
        input_8_V_ce0 => grp_avg_pooling_layer2_fu_396_input_8_V_ce0,
        input_8_V_q0 => output3_8_V_q0,
        input_8_V_address1 => grp_avg_pooling_layer2_fu_396_input_8_V_address1,
        input_8_V_ce1 => grp_avg_pooling_layer2_fu_396_input_8_V_ce1,
        input_8_V_q1 => output3_8_V_q1,
        input_9_V_address0 => grp_avg_pooling_layer2_fu_396_input_9_V_address0,
        input_9_V_ce0 => grp_avg_pooling_layer2_fu_396_input_9_V_ce0,
        input_9_V_q0 => output3_9_V_q0,
        input_9_V_address1 => grp_avg_pooling_layer2_fu_396_input_9_V_address1,
        input_9_V_ce1 => grp_avg_pooling_layer2_fu_396_input_9_V_ce1,
        input_9_V_q1 => output3_9_V_q1,
        input_10_V_address0 => grp_avg_pooling_layer2_fu_396_input_10_V_address0,
        input_10_V_ce0 => grp_avg_pooling_layer2_fu_396_input_10_V_ce0,
        input_10_V_q0 => output3_10_V_q0,
        input_10_V_address1 => grp_avg_pooling_layer2_fu_396_input_10_V_address1,
        input_10_V_ce1 => grp_avg_pooling_layer2_fu_396_input_10_V_ce1,
        input_10_V_q1 => output3_10_V_q1,
        input_11_V_address0 => grp_avg_pooling_layer2_fu_396_input_11_V_address0,
        input_11_V_ce0 => grp_avg_pooling_layer2_fu_396_input_11_V_ce0,
        input_11_V_q0 => output3_11_V_q0,
        input_11_V_address1 => grp_avg_pooling_layer2_fu_396_input_11_V_address1,
        input_11_V_ce1 => grp_avg_pooling_layer2_fu_396_input_11_V_ce1,
        input_11_V_q1 => output3_11_V_q1,
        output_V_address0 => grp_avg_pooling_layer2_fu_396_output_V_address0,
        output_V_ce0 => grp_avg_pooling_layer2_fu_396_output_V_ce0,
        output_V_we0 => grp_avg_pooling_layer2_fu_396_output_V_we0,
        output_V_d0 => grp_avg_pooling_layer2_fu_396_output_V_d0);

    grp_avg_pooling_layer1_fu_413 : component avg_pooling_layer1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_avg_pooling_layer1_fu_413_ap_start,
        ap_done => grp_avg_pooling_layer1_fu_413_ap_done,
        ap_idle => grp_avg_pooling_layer1_fu_413_ap_idle,
        ap_ready => grp_avg_pooling_layer1_fu_413_ap_ready,
        input_V_address0 => grp_avg_pooling_layer1_fu_413_input_V_address0,
        input_V_ce0 => grp_avg_pooling_layer1_fu_413_input_V_ce0,
        input_V_q0 => output1_V_q0,
        input_V_address1 => grp_avg_pooling_layer1_fu_413_input_V_address1,
        input_V_ce1 => grp_avg_pooling_layer1_fu_413_input_V_ce1,
        input_V_q1 => output1_V_q1,
        output_0_V_address0 => grp_avg_pooling_layer1_fu_413_output_0_V_address0,
        output_0_V_ce0 => grp_avg_pooling_layer1_fu_413_output_0_V_ce0,
        output_0_V_we0 => grp_avg_pooling_layer1_fu_413_output_0_V_we0,
        output_0_V_d0 => grp_avg_pooling_layer1_fu_413_output_0_V_d0,
        output_1_V_address0 => grp_avg_pooling_layer1_fu_413_output_1_V_address0,
        output_1_V_ce0 => grp_avg_pooling_layer1_fu_413_output_1_V_ce0,
        output_1_V_we0 => grp_avg_pooling_layer1_fu_413_output_1_V_we0,
        output_1_V_d0 => grp_avg_pooling_layer1_fu_413_output_1_V_d0,
        output_2_V_address0 => grp_avg_pooling_layer1_fu_413_output_2_V_address0,
        output_2_V_ce0 => grp_avg_pooling_layer1_fu_413_output_2_V_ce0,
        output_2_V_we0 => grp_avg_pooling_layer1_fu_413_output_2_V_we0,
        output_2_V_d0 => grp_avg_pooling_layer1_fu_413_output_2_V_d0,
        output_3_V_address0 => grp_avg_pooling_layer1_fu_413_output_3_V_address0,
        output_3_V_ce0 => grp_avg_pooling_layer1_fu_413_output_3_V_ce0,
        output_3_V_we0 => grp_avg_pooling_layer1_fu_413_output_3_V_we0,
        output_3_V_d0 => grp_avg_pooling_layer1_fu_413_output_3_V_d0,
        output_4_V_address0 => grp_avg_pooling_layer1_fu_413_output_4_V_address0,
        output_4_V_ce0 => grp_avg_pooling_layer1_fu_413_output_4_V_ce0,
        output_4_V_we0 => grp_avg_pooling_layer1_fu_413_output_4_V_we0,
        output_4_V_d0 => grp_avg_pooling_layer1_fu_413_output_4_V_d0,
        output_5_V_address0 => grp_avg_pooling_layer1_fu_413_output_5_V_address0,
        output_5_V_ce0 => grp_avg_pooling_layer1_fu_413_output_5_V_ce0,
        output_5_V_we0 => grp_avg_pooling_layer1_fu_413_output_5_V_we0,
        output_5_V_d0 => grp_avg_pooling_layer1_fu_413_output_5_V_d0,
        output_6_V_address0 => grp_avg_pooling_layer1_fu_413_output_6_V_address0,
        output_6_V_ce0 => grp_avg_pooling_layer1_fu_413_output_6_V_ce0,
        output_6_V_we0 => grp_avg_pooling_layer1_fu_413_output_6_V_we0,
        output_6_V_d0 => grp_avg_pooling_layer1_fu_413_output_6_V_d0,
        output_7_V_address0 => grp_avg_pooling_layer1_fu_413_output_7_V_address0,
        output_7_V_ce0 => grp_avg_pooling_layer1_fu_413_output_7_V_ce0,
        output_7_V_we0 => grp_avg_pooling_layer1_fu_413_output_7_V_we0,
        output_7_V_d0 => grp_avg_pooling_layer1_fu_413_output_7_V_d0,
        output_8_V_address0 => grp_avg_pooling_layer1_fu_413_output_8_V_address0,
        output_8_V_ce0 => grp_avg_pooling_layer1_fu_413_output_8_V_ce0,
        output_8_V_we0 => grp_avg_pooling_layer1_fu_413_output_8_V_we0,
        output_8_V_d0 => grp_avg_pooling_layer1_fu_413_output_8_V_d0,
        output_9_V_address0 => grp_avg_pooling_layer1_fu_413_output_9_V_address0,
        output_9_V_ce0 => grp_avg_pooling_layer1_fu_413_output_9_V_ce0,
        output_9_V_we0 => grp_avg_pooling_layer1_fu_413_output_9_V_we0,
        output_9_V_d0 => grp_avg_pooling_layer1_fu_413_output_9_V_d0,
        output_10_V_address0 => grp_avg_pooling_layer1_fu_413_output_10_V_address0,
        output_10_V_ce0 => grp_avg_pooling_layer1_fu_413_output_10_V_ce0,
        output_10_V_we0 => grp_avg_pooling_layer1_fu_413_output_10_V_we0,
        output_10_V_d0 => grp_avg_pooling_layer1_fu_413_output_10_V_d0,
        output_11_V_address0 => grp_avg_pooling_layer1_fu_413_output_11_V_address0,
        output_11_V_ce0 => grp_avg_pooling_layer1_fu_413_output_11_V_ce0,
        output_11_V_we0 => grp_avg_pooling_layer1_fu_413_output_11_V_we0,
        output_11_V_d0 => grp_avg_pooling_layer1_fu_413_output_11_V_d0,
        output_12_V_address0 => grp_avg_pooling_layer1_fu_413_output_12_V_address0,
        output_12_V_ce0 => grp_avg_pooling_layer1_fu_413_output_12_V_ce0,
        output_12_V_we0 => grp_avg_pooling_layer1_fu_413_output_12_V_we0,
        output_12_V_d0 => grp_avg_pooling_layer1_fu_413_output_12_V_d0,
        output_13_V_address0 => grp_avg_pooling_layer1_fu_413_output_13_V_address0,
        output_13_V_ce0 => grp_avg_pooling_layer1_fu_413_output_13_V_ce0,
        output_13_V_we0 => grp_avg_pooling_layer1_fu_413_output_13_V_we0,
        output_13_V_d0 => grp_avg_pooling_layer1_fu_413_output_13_V_d0,
        output_14_V_address0 => grp_avg_pooling_layer1_fu_413_output_14_V_address0,
        output_14_V_ce0 => grp_avg_pooling_layer1_fu_413_output_14_V_ce0,
        output_14_V_we0 => grp_avg_pooling_layer1_fu_413_output_14_V_we0,
        output_14_V_d0 => grp_avg_pooling_layer1_fu_413_output_14_V_d0);

    grp_dense_layer2_fu_433 : component dense_layer2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dense_layer2_fu_433_ap_start,
        ap_done => grp_dense_layer2_fu_433_ap_done,
        ap_idle => grp_dense_layer2_fu_433_ap_idle,
        ap_ready => grp_dense_layer2_fu_433_ap_ready,
        input_V_address0 => grp_dense_layer2_fu_433_input_V_address0,
        input_V_ce0 => grp_dense_layer2_fu_433_input_V_ce0,
        input_V_q0 => output6_V_q0,
        output_V_address0 => grp_dense_layer2_fu_433_output_V_address0,
        output_V_ce0 => grp_dense_layer2_fu_433_output_V_ce0,
        output_V_we0 => grp_dense_layer2_fu_433_output_V_we0,
        output_V_d0 => grp_dense_layer2_fu_433_output_V_d0);

    grp_flattening_layer_fu_443 : component flattening_layer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_flattening_layer_fu_443_ap_start,
        ap_done => grp_flattening_layer_fu_443_ap_done,
        ap_idle => grp_flattening_layer_fu_443_ap_idle,
        ap_ready => grp_flattening_layer_fu_443_ap_ready,
        input_V_address0 => grp_flattening_layer_fu_443_input_V_address0,
        input_V_ce0 => grp_flattening_layer_fu_443_input_V_ce0,
        input_V_q0 => output4_V_q0,
        output_V_address0 => grp_flattening_layer_fu_443_output_V_address0,
        output_V_ce0 => grp_flattening_layer_fu_443_output_V_ce0,
        output_V_we0 => grp_flattening_layer_fu_443_output_V_we0,
        output_V_d0 => grp_flattening_layer_fu_443_output_V_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_avg_pooling_layer1_fu_413_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_avg_pooling_layer1_fu_413_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_avg_pooling_layer1_fu_413_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_avg_pooling_layer1_fu_413_ap_ready = ap_const_logic_1)) then 
                    grp_avg_pooling_layer1_fu_413_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_avg_pooling_layer2_fu_396_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_avg_pooling_layer2_fu_396_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_avg_pooling_layer2_fu_396_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_avg_pooling_layer2_fu_396_ap_ready = ap_const_logic_1)) then 
                    grp_avg_pooling_layer2_fu_396_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv_layer1_fu_360_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv_layer1_fu_360_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_conv_layer1_fu_360_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_layer1_fu_360_ap_ready = ap_const_logic_1)) then 
                    grp_conv_layer1_fu_360_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv_layer2_fu_298_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv_layer2_fu_298_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_conv_layer2_fu_298_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_layer2_fu_298_ap_ready = ap_const_logic_1)) then 
                    grp_conv_layer2_fu_298_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dense_layer1_fu_350_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dense_layer1_fu_350_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_dense_layer1_fu_350_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_layer1_fu_350_ap_ready = ap_const_logic_1)) then 
                    grp_dense_layer1_fu_350_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dense_layer2_fu_433_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dense_layer2_fu_433_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_dense_layer2_fu_433_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_layer2_fu_433_ap_ready = ap_const_logic_1)) then 
                    grp_dense_layer2_fu_433_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dense_layer3_fu_388_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dense_layer3_fu_388_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_dense_layer3_fu_388_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_layer3_fu_388_ap_ready = ap_const_logic_1)) then 
                    grp_dense_layer3_fu_388_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_flattening_layer_fu_443_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_flattening_layer_fu_443_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_flattening_layer_fu_443_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_flattening_layer_fu_443_ap_ready = ap_const_logic_1)) then 
                    grp_flattening_layer_fu_443_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    best_class_reg_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                best_class_reg_274 <= best_class_2_best_cl_fu_478_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                best_class_reg_274 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    i_reg_286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                i_reg_286 <= i_4_fu_486_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                i_reg_286 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    p_s_reg_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                p_s_reg_264 <= best_value_V_1_s_fu_470_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                p_s_reg_264 <= output8_q0;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state19, exitcond_fu_449_p2, grp_conv_layer2_fu_298_ap_done, grp_dense_layer1_fu_350_ap_done, grp_conv_layer1_fu_360_ap_done, grp_dense_layer3_fu_388_ap_done, grp_avg_pooling_layer2_fu_396_ap_done, grp_avg_pooling_layer1_fu_413_ap_done, grp_dense_layer2_fu_433_ap_done, grp_flattening_layer_fu_443_ap_done, ap_CS_fsm_state6, ap_CS_fsm_state12, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state8, ap_CS_fsm_state4, ap_CS_fsm_state14, ap_CS_fsm_state10)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_conv_layer1_fu_360_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_avg_pooling_layer1_fu_413_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_conv_layer2_fu_298_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_avg_pooling_layer2_fu_396_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_flattening_layer_fu_443_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_dense_layer1_fu_350_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_dense_layer2_fu_433_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_dense_layer3_fu_388_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (exitcond_fu_449_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_CS_fsm_state19, exitcond_fu_449_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) and (exitcond_fu_449_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state19, exitcond_fu_449_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) and (exitcond_fu_449_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    best_class_1_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_286),8));
    best_class_2_best_cl_fu_478_p3 <= 
        best_class_1_fu_466_p1 when (tmp_s_fu_460_p2(0) = '1') else 
        best_class_reg_274;
    best_value_V_1_s_fu_470_p3 <= 
        output8_q0 when (tmp_s_fu_460_p2(0) = '1') else 
        p_s_reg_264;
    exitcond_fu_449_p2 <= "1" when (i_reg_286 = ap_const_lv4_A) else "0";
    grp_avg_pooling_layer1_fu_413_ap_start <= grp_avg_pooling_layer1_fu_413_ap_start_reg;
    grp_avg_pooling_layer2_fu_396_ap_start <= grp_avg_pooling_layer2_fu_396_ap_start_reg;
    grp_conv_layer1_fu_360_ap_start <= grp_conv_layer1_fu_360_ap_start_reg;
    grp_conv_layer2_fu_298_ap_start <= grp_conv_layer2_fu_298_ap_start_reg;
    grp_dense_layer1_fu_350_ap_start <= grp_dense_layer1_fu_350_ap_start_reg;
    grp_dense_layer2_fu_433_ap_start <= grp_dense_layer2_fu_433_ap_start_reg;
    grp_dense_layer3_fu_388_ap_start <= grp_dense_layer3_fu_388_ap_start_reg;
    grp_flattening_layer_fu_443_ap_start <= grp_flattening_layer_fu_443_ap_start_reg;
    i_4_fu_486_p2 <= std_logic_vector(unsigned(i_reg_286) + unsigned(ap_const_lv4_1));

    output1_V_address0_assign_proc : process(grp_conv_layer1_fu_360_output_V_address0, grp_avg_pooling_layer1_fu_413_input_V_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output1_V_address0 <= grp_avg_pooling_layer1_fu_413_input_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output1_V_address0 <= grp_conv_layer1_fu_360_output_V_address0;
        else 
            output1_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    output1_V_address1_assign_proc : process(grp_conv_layer1_fu_360_output_V_address1, grp_avg_pooling_layer1_fu_413_input_V_address1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output1_V_address1 <= grp_avg_pooling_layer1_fu_413_input_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output1_V_address1 <= grp_conv_layer1_fu_360_output_V_address1;
        else 
            output1_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    output1_V_ce0_assign_proc : process(grp_conv_layer1_fu_360_output_V_ce0, grp_avg_pooling_layer1_fu_413_input_V_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output1_V_ce0 <= grp_avg_pooling_layer1_fu_413_input_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output1_V_ce0 <= grp_conv_layer1_fu_360_output_V_ce0;
        else 
            output1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output1_V_ce1_assign_proc : process(grp_conv_layer1_fu_360_output_V_ce1, grp_avg_pooling_layer1_fu_413_input_V_ce1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output1_V_ce1 <= grp_avg_pooling_layer1_fu_413_input_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output1_V_ce1 <= grp_conv_layer1_fu_360_output_V_ce1;
        else 
            output1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output1_V_we0_assign_proc : process(grp_conv_layer1_fu_360_output_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output1_V_we0 <= grp_conv_layer1_fu_360_output_V_we0;
        else 
            output1_V_we0 <= (0=>ap_const_logic_0, others=>'-');
        end if; 
    end process;


    output1_V_we1_assign_proc : process(grp_conv_layer1_fu_360_output_V_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output1_V_we1 <= grp_conv_layer1_fu_360_output_V_we1;
        else 
            output1_V_we1 <= (0=>ap_const_logic_0, others=>'-');
        end if; 
    end process;


    output2_0_V_address0_assign_proc : process(grp_conv_layer2_fu_298_input_0_V_address0, grp_avg_pooling_layer1_fu_413_output_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_0_V_address0 <= grp_avg_pooling_layer1_fu_413_output_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_0_V_address0 <= grp_conv_layer2_fu_298_input_0_V_address0;
        else 
            output2_0_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    output2_0_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_input_0_V_ce0, grp_avg_pooling_layer1_fu_413_output_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_0_V_ce0 <= grp_avg_pooling_layer1_fu_413_output_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_0_V_ce0 <= grp_conv_layer2_fu_298_input_0_V_ce0;
        else 
            output2_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_0_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_input_0_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_0_V_ce1 <= grp_conv_layer2_fu_298_input_0_V_ce1;
        else 
            output2_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output2_0_V_we0_assign_proc : process(grp_avg_pooling_layer1_fu_413_output_0_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_0_V_we0 <= grp_avg_pooling_layer1_fu_413_output_0_V_we0;
        else 
            output2_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_10_V_address0_assign_proc : process(grp_conv_layer2_fu_298_input_10_V_address0, grp_avg_pooling_layer1_fu_413_output_10_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_10_V_address0 <= grp_avg_pooling_layer1_fu_413_output_10_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_10_V_address0 <= grp_conv_layer2_fu_298_input_10_V_address0;
        else 
            output2_10_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    output2_10_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_input_10_V_ce0, grp_avg_pooling_layer1_fu_413_output_10_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_10_V_ce0 <= grp_avg_pooling_layer1_fu_413_output_10_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_10_V_ce0 <= grp_conv_layer2_fu_298_input_10_V_ce0;
        else 
            output2_10_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_10_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_input_10_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_10_V_ce1 <= grp_conv_layer2_fu_298_input_10_V_ce1;
        else 
            output2_10_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output2_10_V_we0_assign_proc : process(grp_avg_pooling_layer1_fu_413_output_10_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_10_V_we0 <= grp_avg_pooling_layer1_fu_413_output_10_V_we0;
        else 
            output2_10_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_11_V_address0_assign_proc : process(grp_conv_layer2_fu_298_input_11_V_address0, grp_avg_pooling_layer1_fu_413_output_11_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_11_V_address0 <= grp_avg_pooling_layer1_fu_413_output_11_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_11_V_address0 <= grp_conv_layer2_fu_298_input_11_V_address0;
        else 
            output2_11_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    output2_11_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_input_11_V_ce0, grp_avg_pooling_layer1_fu_413_output_11_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_11_V_ce0 <= grp_avg_pooling_layer1_fu_413_output_11_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_11_V_ce0 <= grp_conv_layer2_fu_298_input_11_V_ce0;
        else 
            output2_11_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_11_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_input_11_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_11_V_ce1 <= grp_conv_layer2_fu_298_input_11_V_ce1;
        else 
            output2_11_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output2_11_V_we0_assign_proc : process(grp_avg_pooling_layer1_fu_413_output_11_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_11_V_we0 <= grp_avg_pooling_layer1_fu_413_output_11_V_we0;
        else 
            output2_11_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_12_V_address0_assign_proc : process(grp_conv_layer2_fu_298_input_12_V_address0, grp_avg_pooling_layer1_fu_413_output_12_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_12_V_address0 <= grp_avg_pooling_layer1_fu_413_output_12_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_12_V_address0 <= grp_conv_layer2_fu_298_input_12_V_address0;
        else 
            output2_12_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    output2_12_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_input_12_V_ce0, grp_avg_pooling_layer1_fu_413_output_12_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_12_V_ce0 <= grp_avg_pooling_layer1_fu_413_output_12_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_12_V_ce0 <= grp_conv_layer2_fu_298_input_12_V_ce0;
        else 
            output2_12_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_12_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_input_12_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_12_V_ce1 <= grp_conv_layer2_fu_298_input_12_V_ce1;
        else 
            output2_12_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output2_12_V_we0_assign_proc : process(grp_avg_pooling_layer1_fu_413_output_12_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_12_V_we0 <= grp_avg_pooling_layer1_fu_413_output_12_V_we0;
        else 
            output2_12_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_13_V_address0_assign_proc : process(grp_conv_layer2_fu_298_input_13_V_address0, grp_avg_pooling_layer1_fu_413_output_13_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_13_V_address0 <= grp_avg_pooling_layer1_fu_413_output_13_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_13_V_address0 <= grp_conv_layer2_fu_298_input_13_V_address0;
        else 
            output2_13_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    output2_13_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_input_13_V_ce0, grp_avg_pooling_layer1_fu_413_output_13_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_13_V_ce0 <= grp_avg_pooling_layer1_fu_413_output_13_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_13_V_ce0 <= grp_conv_layer2_fu_298_input_13_V_ce0;
        else 
            output2_13_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_13_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_input_13_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_13_V_ce1 <= grp_conv_layer2_fu_298_input_13_V_ce1;
        else 
            output2_13_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output2_13_V_we0_assign_proc : process(grp_avg_pooling_layer1_fu_413_output_13_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_13_V_we0 <= grp_avg_pooling_layer1_fu_413_output_13_V_we0;
        else 
            output2_13_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_14_V_address0_assign_proc : process(grp_conv_layer2_fu_298_input_14_V_address0, grp_avg_pooling_layer1_fu_413_output_14_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_14_V_address0 <= grp_avg_pooling_layer1_fu_413_output_14_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_14_V_address0 <= grp_conv_layer2_fu_298_input_14_V_address0;
        else 
            output2_14_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    output2_14_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_input_14_V_ce0, grp_avg_pooling_layer1_fu_413_output_14_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_14_V_ce0 <= grp_avg_pooling_layer1_fu_413_output_14_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_14_V_ce0 <= grp_conv_layer2_fu_298_input_14_V_ce0;
        else 
            output2_14_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_14_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_input_14_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_14_V_ce1 <= grp_conv_layer2_fu_298_input_14_V_ce1;
        else 
            output2_14_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output2_14_V_we0_assign_proc : process(grp_avg_pooling_layer1_fu_413_output_14_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_14_V_we0 <= grp_avg_pooling_layer1_fu_413_output_14_V_we0;
        else 
            output2_14_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_1_V_address0_assign_proc : process(grp_conv_layer2_fu_298_input_1_V_address0, grp_avg_pooling_layer1_fu_413_output_1_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_1_V_address0 <= grp_avg_pooling_layer1_fu_413_output_1_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_1_V_address0 <= grp_conv_layer2_fu_298_input_1_V_address0;
        else 
            output2_1_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    output2_1_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_input_1_V_ce0, grp_avg_pooling_layer1_fu_413_output_1_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_1_V_ce0 <= grp_avg_pooling_layer1_fu_413_output_1_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_1_V_ce0 <= grp_conv_layer2_fu_298_input_1_V_ce0;
        else 
            output2_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_1_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_input_1_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_1_V_ce1 <= grp_conv_layer2_fu_298_input_1_V_ce1;
        else 
            output2_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output2_1_V_we0_assign_proc : process(grp_avg_pooling_layer1_fu_413_output_1_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_1_V_we0 <= grp_avg_pooling_layer1_fu_413_output_1_V_we0;
        else 
            output2_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_2_V_address0_assign_proc : process(grp_conv_layer2_fu_298_input_2_V_address0, grp_avg_pooling_layer1_fu_413_output_2_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_2_V_address0 <= grp_avg_pooling_layer1_fu_413_output_2_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_2_V_address0 <= grp_conv_layer2_fu_298_input_2_V_address0;
        else 
            output2_2_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    output2_2_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_input_2_V_ce0, grp_avg_pooling_layer1_fu_413_output_2_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_2_V_ce0 <= grp_avg_pooling_layer1_fu_413_output_2_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_2_V_ce0 <= grp_conv_layer2_fu_298_input_2_V_ce0;
        else 
            output2_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_2_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_input_2_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_2_V_ce1 <= grp_conv_layer2_fu_298_input_2_V_ce1;
        else 
            output2_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output2_2_V_we0_assign_proc : process(grp_avg_pooling_layer1_fu_413_output_2_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_2_V_we0 <= grp_avg_pooling_layer1_fu_413_output_2_V_we0;
        else 
            output2_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_3_V_address0_assign_proc : process(grp_conv_layer2_fu_298_input_3_V_address0, grp_avg_pooling_layer1_fu_413_output_3_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_3_V_address0 <= grp_avg_pooling_layer1_fu_413_output_3_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_3_V_address0 <= grp_conv_layer2_fu_298_input_3_V_address0;
        else 
            output2_3_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    output2_3_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_input_3_V_ce0, grp_avg_pooling_layer1_fu_413_output_3_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_3_V_ce0 <= grp_avg_pooling_layer1_fu_413_output_3_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_3_V_ce0 <= grp_conv_layer2_fu_298_input_3_V_ce0;
        else 
            output2_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_3_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_input_3_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_3_V_ce1 <= grp_conv_layer2_fu_298_input_3_V_ce1;
        else 
            output2_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output2_3_V_we0_assign_proc : process(grp_avg_pooling_layer1_fu_413_output_3_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_3_V_we0 <= grp_avg_pooling_layer1_fu_413_output_3_V_we0;
        else 
            output2_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_4_V_address0_assign_proc : process(grp_conv_layer2_fu_298_input_4_V_address0, grp_avg_pooling_layer1_fu_413_output_4_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_4_V_address0 <= grp_avg_pooling_layer1_fu_413_output_4_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_4_V_address0 <= grp_conv_layer2_fu_298_input_4_V_address0;
        else 
            output2_4_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    output2_4_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_input_4_V_ce0, grp_avg_pooling_layer1_fu_413_output_4_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_4_V_ce0 <= grp_avg_pooling_layer1_fu_413_output_4_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_4_V_ce0 <= grp_conv_layer2_fu_298_input_4_V_ce0;
        else 
            output2_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_4_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_input_4_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_4_V_ce1 <= grp_conv_layer2_fu_298_input_4_V_ce1;
        else 
            output2_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output2_4_V_we0_assign_proc : process(grp_avg_pooling_layer1_fu_413_output_4_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_4_V_we0 <= grp_avg_pooling_layer1_fu_413_output_4_V_we0;
        else 
            output2_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_5_V_address0_assign_proc : process(grp_conv_layer2_fu_298_input_5_V_address0, grp_avg_pooling_layer1_fu_413_output_5_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_5_V_address0 <= grp_avg_pooling_layer1_fu_413_output_5_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_5_V_address0 <= grp_conv_layer2_fu_298_input_5_V_address0;
        else 
            output2_5_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    output2_5_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_input_5_V_ce0, grp_avg_pooling_layer1_fu_413_output_5_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_5_V_ce0 <= grp_avg_pooling_layer1_fu_413_output_5_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_5_V_ce0 <= grp_conv_layer2_fu_298_input_5_V_ce0;
        else 
            output2_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_5_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_input_5_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_5_V_ce1 <= grp_conv_layer2_fu_298_input_5_V_ce1;
        else 
            output2_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output2_5_V_we0_assign_proc : process(grp_avg_pooling_layer1_fu_413_output_5_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_5_V_we0 <= grp_avg_pooling_layer1_fu_413_output_5_V_we0;
        else 
            output2_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_6_V_address0_assign_proc : process(grp_conv_layer2_fu_298_input_6_V_address0, grp_avg_pooling_layer1_fu_413_output_6_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_6_V_address0 <= grp_avg_pooling_layer1_fu_413_output_6_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_6_V_address0 <= grp_conv_layer2_fu_298_input_6_V_address0;
        else 
            output2_6_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    output2_6_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_input_6_V_ce0, grp_avg_pooling_layer1_fu_413_output_6_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_6_V_ce0 <= grp_avg_pooling_layer1_fu_413_output_6_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_6_V_ce0 <= grp_conv_layer2_fu_298_input_6_V_ce0;
        else 
            output2_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_6_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_input_6_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_6_V_ce1 <= grp_conv_layer2_fu_298_input_6_V_ce1;
        else 
            output2_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output2_6_V_we0_assign_proc : process(grp_avg_pooling_layer1_fu_413_output_6_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_6_V_we0 <= grp_avg_pooling_layer1_fu_413_output_6_V_we0;
        else 
            output2_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_7_V_address0_assign_proc : process(grp_conv_layer2_fu_298_input_7_V_address0, grp_avg_pooling_layer1_fu_413_output_7_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_7_V_address0 <= grp_avg_pooling_layer1_fu_413_output_7_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_7_V_address0 <= grp_conv_layer2_fu_298_input_7_V_address0;
        else 
            output2_7_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    output2_7_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_input_7_V_ce0, grp_avg_pooling_layer1_fu_413_output_7_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_7_V_ce0 <= grp_avg_pooling_layer1_fu_413_output_7_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_7_V_ce0 <= grp_conv_layer2_fu_298_input_7_V_ce0;
        else 
            output2_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_7_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_input_7_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_7_V_ce1 <= grp_conv_layer2_fu_298_input_7_V_ce1;
        else 
            output2_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output2_7_V_we0_assign_proc : process(grp_avg_pooling_layer1_fu_413_output_7_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_7_V_we0 <= grp_avg_pooling_layer1_fu_413_output_7_V_we0;
        else 
            output2_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_8_V_address0_assign_proc : process(grp_conv_layer2_fu_298_input_8_V_address0, grp_avg_pooling_layer1_fu_413_output_8_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_8_V_address0 <= grp_avg_pooling_layer1_fu_413_output_8_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_8_V_address0 <= grp_conv_layer2_fu_298_input_8_V_address0;
        else 
            output2_8_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    output2_8_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_input_8_V_ce0, grp_avg_pooling_layer1_fu_413_output_8_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_8_V_ce0 <= grp_avg_pooling_layer1_fu_413_output_8_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_8_V_ce0 <= grp_conv_layer2_fu_298_input_8_V_ce0;
        else 
            output2_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_8_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_input_8_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_8_V_ce1 <= grp_conv_layer2_fu_298_input_8_V_ce1;
        else 
            output2_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output2_8_V_we0_assign_proc : process(grp_avg_pooling_layer1_fu_413_output_8_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_8_V_we0 <= grp_avg_pooling_layer1_fu_413_output_8_V_we0;
        else 
            output2_8_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_9_V_address0_assign_proc : process(grp_conv_layer2_fu_298_input_9_V_address0, grp_avg_pooling_layer1_fu_413_output_9_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_9_V_address0 <= grp_avg_pooling_layer1_fu_413_output_9_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_9_V_address0 <= grp_conv_layer2_fu_298_input_9_V_address0;
        else 
            output2_9_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    output2_9_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_input_9_V_ce0, grp_avg_pooling_layer1_fu_413_output_9_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_9_V_ce0 <= grp_avg_pooling_layer1_fu_413_output_9_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_9_V_ce0 <= grp_conv_layer2_fu_298_input_9_V_ce0;
        else 
            output2_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output2_9_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_input_9_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output2_9_V_ce1 <= grp_conv_layer2_fu_298_input_9_V_ce1;
        else 
            output2_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output2_9_V_we0_assign_proc : process(grp_avg_pooling_layer1_fu_413_output_9_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output2_9_V_we0 <= grp_avg_pooling_layer1_fu_413_output_9_V_we0;
        else 
            output2_9_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_0_V_address0_assign_proc : process(grp_conv_layer2_fu_298_output_0_V_address0, grp_avg_pooling_layer2_fu_396_input_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_0_V_address0 <= grp_avg_pooling_layer2_fu_396_input_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_0_V_address0 <= grp_conv_layer2_fu_298_output_0_V_address0;
        else 
            output3_0_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    output3_0_V_address1_assign_proc : process(grp_conv_layer2_fu_298_output_0_V_address1, grp_avg_pooling_layer2_fu_396_input_0_V_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_0_V_address1 <= grp_avg_pooling_layer2_fu_396_input_0_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_0_V_address1 <= grp_conv_layer2_fu_298_output_0_V_address1;
        else 
            output3_0_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    output3_0_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_output_0_V_ce0, grp_avg_pooling_layer2_fu_396_input_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_0_V_ce0 <= grp_avg_pooling_layer2_fu_396_input_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_0_V_ce0 <= grp_conv_layer2_fu_298_output_0_V_ce0;
        else 
            output3_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_0_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_output_0_V_ce1, grp_avg_pooling_layer2_fu_396_input_0_V_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_0_V_ce1 <= grp_avg_pooling_layer2_fu_396_input_0_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_0_V_ce1 <= grp_conv_layer2_fu_298_output_0_V_ce1;
        else 
            output3_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_0_V_we0_assign_proc : process(grp_conv_layer2_fu_298_output_0_V_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_0_V_we0 <= grp_conv_layer2_fu_298_output_0_V_we0;
        else 
            output3_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_0_V_we1_assign_proc : process(grp_conv_layer2_fu_298_output_0_V_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_0_V_we1 <= grp_conv_layer2_fu_298_output_0_V_we1;
        else 
            output3_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_10_V_address0_assign_proc : process(grp_conv_layer2_fu_298_output_10_V_address0, grp_avg_pooling_layer2_fu_396_input_10_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_10_V_address0 <= grp_avg_pooling_layer2_fu_396_input_10_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_10_V_address0 <= grp_conv_layer2_fu_298_output_10_V_address0;
        else 
            output3_10_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    output3_10_V_address1_assign_proc : process(grp_conv_layer2_fu_298_output_10_V_address1, grp_avg_pooling_layer2_fu_396_input_10_V_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_10_V_address1 <= grp_avg_pooling_layer2_fu_396_input_10_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_10_V_address1 <= grp_conv_layer2_fu_298_output_10_V_address1;
        else 
            output3_10_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    output3_10_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_output_10_V_ce0, grp_avg_pooling_layer2_fu_396_input_10_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_10_V_ce0 <= grp_avg_pooling_layer2_fu_396_input_10_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_10_V_ce0 <= grp_conv_layer2_fu_298_output_10_V_ce0;
        else 
            output3_10_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_10_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_output_10_V_ce1, grp_avg_pooling_layer2_fu_396_input_10_V_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_10_V_ce1 <= grp_avg_pooling_layer2_fu_396_input_10_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_10_V_ce1 <= grp_conv_layer2_fu_298_output_10_V_ce1;
        else 
            output3_10_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_10_V_we0_assign_proc : process(grp_conv_layer2_fu_298_output_10_V_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_10_V_we0 <= grp_conv_layer2_fu_298_output_10_V_we0;
        else 
            output3_10_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_10_V_we1_assign_proc : process(grp_conv_layer2_fu_298_output_10_V_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_10_V_we1 <= grp_conv_layer2_fu_298_output_10_V_we1;
        else 
            output3_10_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_11_V_address0_assign_proc : process(grp_conv_layer2_fu_298_output_11_V_address0, grp_avg_pooling_layer2_fu_396_input_11_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_11_V_address0 <= grp_avg_pooling_layer2_fu_396_input_11_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_11_V_address0 <= grp_conv_layer2_fu_298_output_11_V_address0;
        else 
            output3_11_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    output3_11_V_address1_assign_proc : process(grp_conv_layer2_fu_298_output_11_V_address1, grp_avg_pooling_layer2_fu_396_input_11_V_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_11_V_address1 <= grp_avg_pooling_layer2_fu_396_input_11_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_11_V_address1 <= grp_conv_layer2_fu_298_output_11_V_address1;
        else 
            output3_11_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    output3_11_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_output_11_V_ce0, grp_avg_pooling_layer2_fu_396_input_11_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_11_V_ce0 <= grp_avg_pooling_layer2_fu_396_input_11_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_11_V_ce0 <= grp_conv_layer2_fu_298_output_11_V_ce0;
        else 
            output3_11_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_11_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_output_11_V_ce1, grp_avg_pooling_layer2_fu_396_input_11_V_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_11_V_ce1 <= grp_avg_pooling_layer2_fu_396_input_11_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_11_V_ce1 <= grp_conv_layer2_fu_298_output_11_V_ce1;
        else 
            output3_11_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_11_V_we0_assign_proc : process(grp_conv_layer2_fu_298_output_11_V_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_11_V_we0 <= grp_conv_layer2_fu_298_output_11_V_we0;
        else 
            output3_11_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_11_V_we1_assign_proc : process(grp_conv_layer2_fu_298_output_11_V_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_11_V_we1 <= grp_conv_layer2_fu_298_output_11_V_we1;
        else 
            output3_11_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_1_V_address0_assign_proc : process(grp_conv_layer2_fu_298_output_1_V_address0, grp_avg_pooling_layer2_fu_396_input_1_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_1_V_address0 <= grp_avg_pooling_layer2_fu_396_input_1_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_1_V_address0 <= grp_conv_layer2_fu_298_output_1_V_address0;
        else 
            output3_1_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    output3_1_V_address1_assign_proc : process(grp_conv_layer2_fu_298_output_1_V_address1, grp_avg_pooling_layer2_fu_396_input_1_V_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_1_V_address1 <= grp_avg_pooling_layer2_fu_396_input_1_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_1_V_address1 <= grp_conv_layer2_fu_298_output_1_V_address1;
        else 
            output3_1_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    output3_1_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_output_1_V_ce0, grp_avg_pooling_layer2_fu_396_input_1_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_1_V_ce0 <= grp_avg_pooling_layer2_fu_396_input_1_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_1_V_ce0 <= grp_conv_layer2_fu_298_output_1_V_ce0;
        else 
            output3_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_1_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_output_1_V_ce1, grp_avg_pooling_layer2_fu_396_input_1_V_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_1_V_ce1 <= grp_avg_pooling_layer2_fu_396_input_1_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_1_V_ce1 <= grp_conv_layer2_fu_298_output_1_V_ce1;
        else 
            output3_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_1_V_we0_assign_proc : process(grp_conv_layer2_fu_298_output_1_V_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_1_V_we0 <= grp_conv_layer2_fu_298_output_1_V_we0;
        else 
            output3_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_1_V_we1_assign_proc : process(grp_conv_layer2_fu_298_output_1_V_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_1_V_we1 <= grp_conv_layer2_fu_298_output_1_V_we1;
        else 
            output3_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_2_V_address0_assign_proc : process(grp_conv_layer2_fu_298_output_2_V_address0, grp_avg_pooling_layer2_fu_396_input_2_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_2_V_address0 <= grp_avg_pooling_layer2_fu_396_input_2_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_2_V_address0 <= grp_conv_layer2_fu_298_output_2_V_address0;
        else 
            output3_2_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    output3_2_V_address1_assign_proc : process(grp_conv_layer2_fu_298_output_2_V_address1, grp_avg_pooling_layer2_fu_396_input_2_V_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_2_V_address1 <= grp_avg_pooling_layer2_fu_396_input_2_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_2_V_address1 <= grp_conv_layer2_fu_298_output_2_V_address1;
        else 
            output3_2_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    output3_2_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_output_2_V_ce0, grp_avg_pooling_layer2_fu_396_input_2_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_2_V_ce0 <= grp_avg_pooling_layer2_fu_396_input_2_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_2_V_ce0 <= grp_conv_layer2_fu_298_output_2_V_ce0;
        else 
            output3_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_2_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_output_2_V_ce1, grp_avg_pooling_layer2_fu_396_input_2_V_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_2_V_ce1 <= grp_avg_pooling_layer2_fu_396_input_2_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_2_V_ce1 <= grp_conv_layer2_fu_298_output_2_V_ce1;
        else 
            output3_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_2_V_we0_assign_proc : process(grp_conv_layer2_fu_298_output_2_V_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_2_V_we0 <= grp_conv_layer2_fu_298_output_2_V_we0;
        else 
            output3_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_2_V_we1_assign_proc : process(grp_conv_layer2_fu_298_output_2_V_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_2_V_we1 <= grp_conv_layer2_fu_298_output_2_V_we1;
        else 
            output3_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_3_V_address0_assign_proc : process(grp_conv_layer2_fu_298_output_3_V_address0, grp_avg_pooling_layer2_fu_396_input_3_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_3_V_address0 <= grp_avg_pooling_layer2_fu_396_input_3_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_3_V_address0 <= grp_conv_layer2_fu_298_output_3_V_address0;
        else 
            output3_3_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    output3_3_V_address1_assign_proc : process(grp_conv_layer2_fu_298_output_3_V_address1, grp_avg_pooling_layer2_fu_396_input_3_V_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_3_V_address1 <= grp_avg_pooling_layer2_fu_396_input_3_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_3_V_address1 <= grp_conv_layer2_fu_298_output_3_V_address1;
        else 
            output3_3_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    output3_3_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_output_3_V_ce0, grp_avg_pooling_layer2_fu_396_input_3_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_3_V_ce0 <= grp_avg_pooling_layer2_fu_396_input_3_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_3_V_ce0 <= grp_conv_layer2_fu_298_output_3_V_ce0;
        else 
            output3_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_3_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_output_3_V_ce1, grp_avg_pooling_layer2_fu_396_input_3_V_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_3_V_ce1 <= grp_avg_pooling_layer2_fu_396_input_3_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_3_V_ce1 <= grp_conv_layer2_fu_298_output_3_V_ce1;
        else 
            output3_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_3_V_we0_assign_proc : process(grp_conv_layer2_fu_298_output_3_V_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_3_V_we0 <= grp_conv_layer2_fu_298_output_3_V_we0;
        else 
            output3_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_3_V_we1_assign_proc : process(grp_conv_layer2_fu_298_output_3_V_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_3_V_we1 <= grp_conv_layer2_fu_298_output_3_V_we1;
        else 
            output3_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_4_V_address0_assign_proc : process(grp_conv_layer2_fu_298_output_4_V_address0, grp_avg_pooling_layer2_fu_396_input_4_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_4_V_address0 <= grp_avg_pooling_layer2_fu_396_input_4_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_4_V_address0 <= grp_conv_layer2_fu_298_output_4_V_address0;
        else 
            output3_4_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    output3_4_V_address1_assign_proc : process(grp_conv_layer2_fu_298_output_4_V_address1, grp_avg_pooling_layer2_fu_396_input_4_V_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_4_V_address1 <= grp_avg_pooling_layer2_fu_396_input_4_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_4_V_address1 <= grp_conv_layer2_fu_298_output_4_V_address1;
        else 
            output3_4_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    output3_4_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_output_4_V_ce0, grp_avg_pooling_layer2_fu_396_input_4_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_4_V_ce0 <= grp_avg_pooling_layer2_fu_396_input_4_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_4_V_ce0 <= grp_conv_layer2_fu_298_output_4_V_ce0;
        else 
            output3_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_4_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_output_4_V_ce1, grp_avg_pooling_layer2_fu_396_input_4_V_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_4_V_ce1 <= grp_avg_pooling_layer2_fu_396_input_4_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_4_V_ce1 <= grp_conv_layer2_fu_298_output_4_V_ce1;
        else 
            output3_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_4_V_we0_assign_proc : process(grp_conv_layer2_fu_298_output_4_V_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_4_V_we0 <= grp_conv_layer2_fu_298_output_4_V_we0;
        else 
            output3_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_4_V_we1_assign_proc : process(grp_conv_layer2_fu_298_output_4_V_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_4_V_we1 <= grp_conv_layer2_fu_298_output_4_V_we1;
        else 
            output3_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_5_V_address0_assign_proc : process(grp_conv_layer2_fu_298_output_5_V_address0, grp_avg_pooling_layer2_fu_396_input_5_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_5_V_address0 <= grp_avg_pooling_layer2_fu_396_input_5_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_5_V_address0 <= grp_conv_layer2_fu_298_output_5_V_address0;
        else 
            output3_5_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    output3_5_V_address1_assign_proc : process(grp_conv_layer2_fu_298_output_5_V_address1, grp_avg_pooling_layer2_fu_396_input_5_V_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_5_V_address1 <= grp_avg_pooling_layer2_fu_396_input_5_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_5_V_address1 <= grp_conv_layer2_fu_298_output_5_V_address1;
        else 
            output3_5_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    output3_5_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_output_5_V_ce0, grp_avg_pooling_layer2_fu_396_input_5_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_5_V_ce0 <= grp_avg_pooling_layer2_fu_396_input_5_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_5_V_ce0 <= grp_conv_layer2_fu_298_output_5_V_ce0;
        else 
            output3_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_5_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_output_5_V_ce1, grp_avg_pooling_layer2_fu_396_input_5_V_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_5_V_ce1 <= grp_avg_pooling_layer2_fu_396_input_5_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_5_V_ce1 <= grp_conv_layer2_fu_298_output_5_V_ce1;
        else 
            output3_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_5_V_we0_assign_proc : process(grp_conv_layer2_fu_298_output_5_V_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_5_V_we0 <= grp_conv_layer2_fu_298_output_5_V_we0;
        else 
            output3_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_5_V_we1_assign_proc : process(grp_conv_layer2_fu_298_output_5_V_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_5_V_we1 <= grp_conv_layer2_fu_298_output_5_V_we1;
        else 
            output3_5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_6_V_address0_assign_proc : process(grp_conv_layer2_fu_298_output_6_V_address0, grp_avg_pooling_layer2_fu_396_input_6_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_6_V_address0 <= grp_avg_pooling_layer2_fu_396_input_6_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_6_V_address0 <= grp_conv_layer2_fu_298_output_6_V_address0;
        else 
            output3_6_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    output3_6_V_address1_assign_proc : process(grp_conv_layer2_fu_298_output_6_V_address1, grp_avg_pooling_layer2_fu_396_input_6_V_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_6_V_address1 <= grp_avg_pooling_layer2_fu_396_input_6_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_6_V_address1 <= grp_conv_layer2_fu_298_output_6_V_address1;
        else 
            output3_6_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    output3_6_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_output_6_V_ce0, grp_avg_pooling_layer2_fu_396_input_6_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_6_V_ce0 <= grp_avg_pooling_layer2_fu_396_input_6_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_6_V_ce0 <= grp_conv_layer2_fu_298_output_6_V_ce0;
        else 
            output3_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_6_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_output_6_V_ce1, grp_avg_pooling_layer2_fu_396_input_6_V_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_6_V_ce1 <= grp_avg_pooling_layer2_fu_396_input_6_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_6_V_ce1 <= grp_conv_layer2_fu_298_output_6_V_ce1;
        else 
            output3_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_6_V_we0_assign_proc : process(grp_conv_layer2_fu_298_output_6_V_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_6_V_we0 <= grp_conv_layer2_fu_298_output_6_V_we0;
        else 
            output3_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_6_V_we1_assign_proc : process(grp_conv_layer2_fu_298_output_6_V_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_6_V_we1 <= grp_conv_layer2_fu_298_output_6_V_we1;
        else 
            output3_6_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_7_V_address0_assign_proc : process(grp_conv_layer2_fu_298_output_7_V_address0, grp_avg_pooling_layer2_fu_396_input_7_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_7_V_address0 <= grp_avg_pooling_layer2_fu_396_input_7_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_7_V_address0 <= grp_conv_layer2_fu_298_output_7_V_address0;
        else 
            output3_7_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    output3_7_V_address1_assign_proc : process(grp_conv_layer2_fu_298_output_7_V_address1, grp_avg_pooling_layer2_fu_396_input_7_V_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_7_V_address1 <= grp_avg_pooling_layer2_fu_396_input_7_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_7_V_address1 <= grp_conv_layer2_fu_298_output_7_V_address1;
        else 
            output3_7_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    output3_7_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_output_7_V_ce0, grp_avg_pooling_layer2_fu_396_input_7_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_7_V_ce0 <= grp_avg_pooling_layer2_fu_396_input_7_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_7_V_ce0 <= grp_conv_layer2_fu_298_output_7_V_ce0;
        else 
            output3_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_7_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_output_7_V_ce1, grp_avg_pooling_layer2_fu_396_input_7_V_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_7_V_ce1 <= grp_avg_pooling_layer2_fu_396_input_7_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_7_V_ce1 <= grp_conv_layer2_fu_298_output_7_V_ce1;
        else 
            output3_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_7_V_we0_assign_proc : process(grp_conv_layer2_fu_298_output_7_V_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_7_V_we0 <= grp_conv_layer2_fu_298_output_7_V_we0;
        else 
            output3_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_7_V_we1_assign_proc : process(grp_conv_layer2_fu_298_output_7_V_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_7_V_we1 <= grp_conv_layer2_fu_298_output_7_V_we1;
        else 
            output3_7_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_8_V_address0_assign_proc : process(grp_conv_layer2_fu_298_output_8_V_address0, grp_avg_pooling_layer2_fu_396_input_8_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_8_V_address0 <= grp_avg_pooling_layer2_fu_396_input_8_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_8_V_address0 <= grp_conv_layer2_fu_298_output_8_V_address0;
        else 
            output3_8_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    output3_8_V_address1_assign_proc : process(grp_conv_layer2_fu_298_output_8_V_address1, grp_avg_pooling_layer2_fu_396_input_8_V_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_8_V_address1 <= grp_avg_pooling_layer2_fu_396_input_8_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_8_V_address1 <= grp_conv_layer2_fu_298_output_8_V_address1;
        else 
            output3_8_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    output3_8_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_output_8_V_ce0, grp_avg_pooling_layer2_fu_396_input_8_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_8_V_ce0 <= grp_avg_pooling_layer2_fu_396_input_8_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_8_V_ce0 <= grp_conv_layer2_fu_298_output_8_V_ce0;
        else 
            output3_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_8_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_output_8_V_ce1, grp_avg_pooling_layer2_fu_396_input_8_V_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_8_V_ce1 <= grp_avg_pooling_layer2_fu_396_input_8_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_8_V_ce1 <= grp_conv_layer2_fu_298_output_8_V_ce1;
        else 
            output3_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_8_V_we0_assign_proc : process(grp_conv_layer2_fu_298_output_8_V_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_8_V_we0 <= grp_conv_layer2_fu_298_output_8_V_we0;
        else 
            output3_8_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_8_V_we1_assign_proc : process(grp_conv_layer2_fu_298_output_8_V_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_8_V_we1 <= grp_conv_layer2_fu_298_output_8_V_we1;
        else 
            output3_8_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_9_V_address0_assign_proc : process(grp_conv_layer2_fu_298_output_9_V_address0, grp_avg_pooling_layer2_fu_396_input_9_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_9_V_address0 <= grp_avg_pooling_layer2_fu_396_input_9_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_9_V_address0 <= grp_conv_layer2_fu_298_output_9_V_address0;
        else 
            output3_9_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    output3_9_V_address1_assign_proc : process(grp_conv_layer2_fu_298_output_9_V_address1, grp_avg_pooling_layer2_fu_396_input_9_V_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_9_V_address1 <= grp_avg_pooling_layer2_fu_396_input_9_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_9_V_address1 <= grp_conv_layer2_fu_298_output_9_V_address1;
        else 
            output3_9_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    output3_9_V_ce0_assign_proc : process(grp_conv_layer2_fu_298_output_9_V_ce0, grp_avg_pooling_layer2_fu_396_input_9_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_9_V_ce0 <= grp_avg_pooling_layer2_fu_396_input_9_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_9_V_ce0 <= grp_conv_layer2_fu_298_output_9_V_ce0;
        else 
            output3_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_9_V_ce1_assign_proc : process(grp_conv_layer2_fu_298_output_9_V_ce1, grp_avg_pooling_layer2_fu_396_input_9_V_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output3_9_V_ce1 <= grp_avg_pooling_layer2_fu_396_input_9_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_9_V_ce1 <= grp_conv_layer2_fu_298_output_9_V_ce1;
        else 
            output3_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output3_9_V_we0_assign_proc : process(grp_conv_layer2_fu_298_output_9_V_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_9_V_we0 <= grp_conv_layer2_fu_298_output_9_V_we0;
        else 
            output3_9_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output3_9_V_we1_assign_proc : process(grp_conv_layer2_fu_298_output_9_V_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output3_9_V_we1 <= grp_conv_layer2_fu_298_output_9_V_we1;
        else 
            output3_9_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    output4_V_address0_assign_proc : process(grp_avg_pooling_layer2_fu_396_output_V_address0, grp_flattening_layer_fu_443_input_V_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output4_V_address0 <= grp_flattening_layer_fu_443_input_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output4_V_address0 <= grp_avg_pooling_layer2_fu_396_output_V_address0;
        else 
            output4_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    output4_V_ce0_assign_proc : process(grp_avg_pooling_layer2_fu_396_output_V_ce0, grp_flattening_layer_fu_443_input_V_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output4_V_ce0 <= grp_flattening_layer_fu_443_input_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output4_V_ce0 <= grp_avg_pooling_layer2_fu_396_output_V_ce0;
        else 
            output4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output4_V_we0_assign_proc : process(grp_avg_pooling_layer2_fu_396_output_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output4_V_we0 <= grp_avg_pooling_layer2_fu_396_output_V_we0;
        else 
            output4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output5_V_address0_assign_proc : process(grp_dense_layer1_fu_350_input_V_address0, grp_flattening_layer_fu_443_output_V_address0, ap_CS_fsm_state12, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output5_V_address0 <= grp_flattening_layer_fu_443_output_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            output5_V_address0 <= grp_dense_layer1_fu_350_input_V_address0;
        else 
            output5_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    output5_V_ce0_assign_proc : process(grp_dense_layer1_fu_350_input_V_ce0, grp_flattening_layer_fu_443_output_V_ce0, ap_CS_fsm_state12, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output5_V_ce0 <= grp_flattening_layer_fu_443_output_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            output5_V_ce0 <= grp_dense_layer1_fu_350_input_V_ce0;
        else 
            output5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output5_V_ce1_assign_proc : process(grp_dense_layer1_fu_350_input_V_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            output5_V_ce1 <= grp_dense_layer1_fu_350_input_V_ce1;
        else 
            output5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output5_V_we0_assign_proc : process(grp_flattening_layer_fu_443_output_V_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output5_V_we0 <= grp_flattening_layer_fu_443_output_V_we0;
        else 
            output5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output6_V_address0_assign_proc : process(grp_dense_layer1_fu_350_output_V_address0, grp_dense_layer2_fu_433_input_V_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            output6_V_address0 <= grp_dense_layer2_fu_433_input_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            output6_V_address0 <= grp_dense_layer1_fu_350_output_V_address0;
        else 
            output6_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    output6_V_ce0_assign_proc : process(grp_dense_layer1_fu_350_output_V_ce0, grp_dense_layer2_fu_433_input_V_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            output6_V_ce0 <= grp_dense_layer2_fu_433_input_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            output6_V_ce0 <= grp_dense_layer1_fu_350_output_V_ce0;
        else 
            output6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output6_V_we0_assign_proc : process(grp_dense_layer1_fu_350_output_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            output6_V_we0 <= grp_dense_layer1_fu_350_output_V_we0;
        else 
            output6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output7_V_address0_assign_proc : process(grp_dense_layer3_fu_388_input_V_address0, grp_dense_layer2_fu_433_output_V_address0, ap_CS_fsm_state16, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            output7_V_address0 <= grp_dense_layer2_fu_433_output_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            output7_V_address0 <= grp_dense_layer3_fu_388_input_V_address0;
        else 
            output7_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    output7_V_ce0_assign_proc : process(grp_dense_layer3_fu_388_input_V_ce0, grp_dense_layer2_fu_433_output_V_ce0, ap_CS_fsm_state16, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            output7_V_ce0 <= grp_dense_layer2_fu_433_output_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            output7_V_ce0 <= grp_dense_layer3_fu_388_input_V_ce0;
        else 
            output7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output7_V_we0_assign_proc : process(grp_dense_layer2_fu_433_output_V_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            output7_V_we0 <= grp_dense_layer2_fu_433_output_V_we0;
        else 
            output7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output8_address0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state19, grp_dense_layer3_fu_388_output_V_address0, ap_CS_fsm_state16, tmp_fu_455_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            output8_address0 <= tmp_fu_455_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            output8_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            output8_address0 <= grp_dense_layer3_fu_388_output_V_address0;
        else 
            output8_address0 <= "XXXX";
        end if; 
    end process;


    output8_ce0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state19, grp_dense_layer3_fu_388_output_V_ce0, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            output8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            output8_ce0 <= grp_dense_layer3_fu_388_output_V_ce0;
        else 
            output8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output8_we0_assign_proc : process(grp_dense_layer3_fu_388_output_V_we0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            output8_we0 <= grp_dense_layer3_fu_388_output_V_we0;
        else 
            output8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_fu_455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_286),64));
    tmp_s_fu_460_p2 <= "1" when (signed(output8_q0) > signed(p_s_reg_264)) else "0";
end behav;
