@W: CL169 :"C:\work\IRail\PPI.IRail.SoC.FPGA\hdl\AFE_RX_SM.vhd":90:4:90:5|Pruning register RX_FIFO_Empty_s_4  
@W: CL159 :"C:\work\IRail\PPI.IRail.SoC.FPGA\hdl\AFE_RX_SM.vhd":44:4:44:16|Input RX_FIFO_Empty is unused
@W: CL159 :"C:\work\IRail\PPI.IRail.SoC.FPGA\hdl\AFE_RX_SM.vhd":48:4:48:16|Input rx_packet_end is unused

