
Spixel_V1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e70  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08004054  08004054  00005054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004080  08004080  00006010  2**0
                  CONTENTS
  4 .ARM          00000000  08004080  08004080  00006010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004080  08004080  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004080  08004080  00005080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004084  08004084  00005084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004088  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000300  20000010  08004098  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000310  08004098  00006310  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c016  00000000  00000000  00006039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b6b  00000000  00000000  0001204f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be8  00000000  00000000  00013bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000960  00000000  00000000  000147a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019d5e  00000000  00000000  00015108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000deca  00000000  00000000  0002ee66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000992f1  00000000  00000000  0003cd30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d6021  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031ac  00000000  00000000  000d6064  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  000d9210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000010 	.word	0x20000010
 8000200:	00000000 	.word	0x00000000
 8000204:	0800403c 	.word	0x0800403c

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000014 	.word	0x20000014
 8000220:	0800403c 	.word	0x0800403c

08000224 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b082      	sub	sp, #8
 8000228:	af00      	add	r7, sp, #0
 800022a:	4603      	mov	r3, r0
 800022c:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == CH1_Pin)
 800022e:	88fb      	ldrh	r3, [r7, #6]
 8000230:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000234:	d103      	bne.n	800023e <HAL_GPIO_EXTI_Callback+0x1a>
	{
		read_pwm(1);
 8000236:	2001      	movs	r0, #1
 8000238:	f000 fc78 	bl	8000b2c <read_pwm>
 800023c:	e067      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH2_Pin)
 800023e:	88fb      	ldrh	r3, [r7, #6]
 8000240:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000244:	d103      	bne.n	800024e <HAL_GPIO_EXTI_Callback+0x2a>
	{
		read_pwm(2);
 8000246:	2002      	movs	r0, #2
 8000248:	f000 fc70 	bl	8000b2c <read_pwm>
 800024c:	e05f      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH3_Pin)
 800024e:	88fb      	ldrh	r3, [r7, #6]
 8000250:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000254:	d103      	bne.n	800025e <HAL_GPIO_EXTI_Callback+0x3a>
	{
		read_pwm(3);
 8000256:	2003      	movs	r0, #3
 8000258:	f000 fc68 	bl	8000b2c <read_pwm>
 800025c:	e057      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH4_Pin)
 800025e:	88fb      	ldrh	r3, [r7, #6]
 8000260:	2b01      	cmp	r3, #1
 8000262:	d103      	bne.n	800026c <HAL_GPIO_EXTI_Callback+0x48>
	{
		read_pwm(4);
 8000264:	2004      	movs	r0, #4
 8000266:	f000 fc61 	bl	8000b2c <read_pwm>
 800026a:	e050      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH5_Pin)
 800026c:	88fb      	ldrh	r3, [r7, #6]
 800026e:	2b08      	cmp	r3, #8
 8000270:	d103      	bne.n	800027a <HAL_GPIO_EXTI_Callback+0x56>
	{
		read_pwm(5);
 8000272:	2005      	movs	r0, #5
 8000274:	f000 fc5a 	bl	8000b2c <read_pwm>
 8000278:	e049      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH6_Pin)
 800027a:	88fb      	ldrh	r3, [r7, #6]
 800027c:	2b10      	cmp	r3, #16
 800027e:	d103      	bne.n	8000288 <HAL_GPIO_EXTI_Callback+0x64>
	{
		read_pwm(6);
 8000280:	2006      	movs	r0, #6
 8000282:	f000 fc53 	bl	8000b2c <read_pwm>
 8000286:	e042      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH7_Pin)
 8000288:	88fb      	ldrh	r3, [r7, #6]
 800028a:	2b20      	cmp	r3, #32
 800028c:	d103      	bne.n	8000296 <HAL_GPIO_EXTI_Callback+0x72>
	{
		read_pwm(7);
 800028e:	2007      	movs	r0, #7
 8000290:	f000 fc4c 	bl	8000b2c <read_pwm>
 8000294:	e03b      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH8_Pin)
 8000296:	88fb      	ldrh	r3, [r7, #6]
 8000298:	2b40      	cmp	r3, #64	@ 0x40
 800029a:	d103      	bne.n	80002a4 <HAL_GPIO_EXTI_Callback+0x80>
	{
		read_pwm(8);
 800029c:	2008      	movs	r0, #8
 800029e:	f000 fc45 	bl	8000b2c <read_pwm>
 80002a2:	e034      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH9_Pin)
 80002a4:	88fb      	ldrh	r3, [r7, #6]
 80002a6:	2b80      	cmp	r3, #128	@ 0x80
 80002a8:	d103      	bne.n	80002b2 <HAL_GPIO_EXTI_Callback+0x8e>
	{
		read_pwm(9);
 80002aa:	2009      	movs	r0, #9
 80002ac:	f000 fc3e 	bl	8000b2c <read_pwm>
 80002b0:	e02d      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH10_Pin)
 80002b2:	88fb      	ldrh	r3, [r7, #6]
 80002b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80002b8:	d103      	bne.n	80002c2 <HAL_GPIO_EXTI_Callback+0x9e>
	{
		read_pwm(10);
 80002ba:	200a      	movs	r0, #10
 80002bc:	f000 fc36 	bl	8000b2c <read_pwm>
 80002c0:	e025      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH11_Pin)
 80002c2:	88fb      	ldrh	r3, [r7, #6]
 80002c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80002c8:	d103      	bne.n	80002d2 <HAL_GPIO_EXTI_Callback+0xae>
	{
		read_pwm(11);
 80002ca:	200b      	movs	r0, #11
 80002cc:	f000 fc2e 	bl	8000b2c <read_pwm>
 80002d0:	e01d      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == SS1_Pin)
 80002d2:	88fb      	ldrh	r3, [r7, #6]
 80002d4:	2b04      	cmp	r3, #4
 80002d6:	d103      	bne.n	80002e0 <HAL_GPIO_EXTI_Callback+0xbc>
	{
		read_pwm(12);
 80002d8:	200c      	movs	r0, #12
 80002da:	f000 fc27 	bl	8000b2c <read_pwm>
 80002de:	e016      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>
	}
	else if(GPIO_Pin == SS2_Pin)
 80002e0:	88fb      	ldrh	r3, [r7, #6]
 80002e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80002e6:	d103      	bne.n	80002f0 <HAL_GPIO_EXTI_Callback+0xcc>
	{
		read_pwm(13);
 80002e8:	200d      	movs	r0, #13
 80002ea:	f000 fc1f 	bl	8000b2c <read_pwm>
 80002ee:	e00e      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>
	}
	else if(GPIO_Pin == SS3_Pin)
 80002f0:	88fb      	ldrh	r3, [r7, #6]
 80002f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80002f6:	d103      	bne.n	8000300 <HAL_GPIO_EXTI_Callback+0xdc>
	{
		read_pwm(14);
 80002f8:	200e      	movs	r0, #14
 80002fa:	f000 fc17 	bl	8000b2c <read_pwm>
 80002fe:	e006      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>
	}
	else if(GPIO_Pin == SS4_Pin)
 8000300:	88fb      	ldrh	r3, [r7, #6]
 8000302:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000306:	d102      	bne.n	800030e <HAL_GPIO_EXTI_Callback+0xea>
	{
		read_pwm(15);
 8000308:	200f      	movs	r0, #15
 800030a:	f000 fc0f 	bl	8000b2c <read_pwm>
	}
	convert();
 800030e:	f001 fab3 	bl	8001878 <convert>
}
 8000312:	bf00      	nop
 8000314:	3708      	adds	r7, #8
 8000316:	46bd      	mov	sp, r7
 8000318:	bd80      	pop	{r7, pc}
	...

0800031c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000320:	f001 ff8a 	bl	8002238 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000324:	f000 f83e 	bl	80003a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000328:	f000 fa4a 	bl	80007c0 <MX_GPIO_Init>
  MX_TIM1_Init();
 800032c:	f000 f880 	bl	8000430 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000330:	f000 f8ce 	bl	80004d0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000334:	f000 f958 	bl	80005e8 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000338:	f000 fa18 	bl	800076c <MX_USART1_UART_Init>
  MX_TIM6_Init();
 800033c:	f000 f9e0 	bl	8000700 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  // TIM2 BROOM
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000340:	2104      	movs	r1, #4
 8000342:	4813      	ldr	r0, [pc, #76]	@ (8000390 <main+0x74>)
 8000344:	f002 ffd4 	bl	80032f0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000348:	2108      	movs	r1, #8
 800034a:	4811      	ldr	r0, [pc, #68]	@ (8000390 <main+0x74>)
 800034c:	f002 ffd0 	bl	80032f0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000350:	210c      	movs	r1, #12
 8000352:	480f      	ldr	r0, [pc, #60]	@ (8000390 <main+0x74>)
 8000354:	f002 ffcc 	bl	80032f0 <HAL_TIM_PWM_Start>

  //TIM3 WHEEL
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000358:	2100      	movs	r1, #0
 800035a:	480e      	ldr	r0, [pc, #56]	@ (8000394 <main+0x78>)
 800035c:	f002 ffc8 	bl	80032f0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000360:	2104      	movs	r1, #4
 8000362:	480c      	ldr	r0, [pc, #48]	@ (8000394 <main+0x78>)
 8000364:	f002 ffc4 	bl	80032f0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000368:	2108      	movs	r1, #8
 800036a:	480a      	ldr	r0, [pc, #40]	@ (8000394 <main+0x78>)
 800036c:	f002 ffc0 	bl	80032f0 <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start(&htim1);
 8000370:	4809      	ldr	r0, [pc, #36]	@ (8000398 <main+0x7c>)
 8000372:	f002 ff0d 	bl	8003190 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim6);
 8000376:	4809      	ldr	r0, [pc, #36]	@ (800039c <main+0x80>)
 8000378:	f002 ff0a 	bl	8003190 <HAL_TIM_Base_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  value_timer = htim1.Instance -> CNT;
 800037c:	4b06      	ldr	r3, [pc, #24]	@ (8000398 <main+0x7c>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000382:	4a07      	ldr	r2, [pc, #28]	@ (80003a0 <main+0x84>)
 8000384:	6013      	str	r3, [r2, #0]
	  control();
 8000386:	f001 fbf9 	bl	8001b7c <control>
	  value_timer = htim1.Instance -> CNT;
 800038a:	bf00      	nop
 800038c:	e7f6      	b.n	800037c <main+0x60>
 800038e:	bf00      	nop
 8000390:	20000078 	.word	0x20000078
 8000394:	200000c0 	.word	0x200000c0
 8000398:	20000030 	.word	0x20000030
 800039c:	20000108 	.word	0x20000108
 80003a0:	2000002c 	.word	0x2000002c

080003a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b090      	sub	sp, #64	@ 0x40
 80003a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003aa:	f107 0318 	add.w	r3, r7, #24
 80003ae:	2228      	movs	r2, #40	@ 0x28
 80003b0:	2100      	movs	r1, #0
 80003b2:	4618      	mov	r0, r3
 80003b4:	f003 fe16 	bl	8003fe4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003b8:	1d3b      	adds	r3, r7, #4
 80003ba:	2200      	movs	r2, #0
 80003bc:	601a      	str	r2, [r3, #0]
 80003be:	605a      	str	r2, [r3, #4]
 80003c0:	609a      	str	r2, [r3, #8]
 80003c2:	60da      	str	r2, [r3, #12]
 80003c4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003c6:	2301      	movs	r3, #1
 80003c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003ca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80003ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80003d0:	2300      	movs	r3, #0
 80003d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003d4:	2301      	movs	r3, #1
 80003d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003d8:	2302      	movs	r3, #2
 80003da:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80003e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003e2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80003e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003e8:	f107 0318 	add.w	r3, r7, #24
 80003ec:	4618      	mov	r0, r3
 80003ee:	f002 fa6f 	bl	80028d0 <HAL_RCC_OscConfig>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d001      	beq.n	80003fc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80003f8:	f000 fb0c 	bl	8000a14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003fc:	230f      	movs	r3, #15
 80003fe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000400:	2302      	movs	r3, #2
 8000402:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000404:	2300      	movs	r3, #0
 8000406:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000408:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800040c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800040e:	2300      	movs	r3, #0
 8000410:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000412:	1d3b      	adds	r3, r7, #4
 8000414:	2102      	movs	r1, #2
 8000416:	4618      	mov	r0, r3
 8000418:	f002 fcdc 	bl	8002dd4 <HAL_RCC_ClockConfig>
 800041c:	4603      	mov	r3, r0
 800041e:	2b00      	cmp	r3, #0
 8000420:	d001      	beq.n	8000426 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000422:	f000 faf7 	bl	8000a14 <Error_Handler>
  }
}
 8000426:	bf00      	nop
 8000428:	3740      	adds	r7, #64	@ 0x40
 800042a:	46bd      	mov	sp, r7
 800042c:	bd80      	pop	{r7, pc}
	...

08000430 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b086      	sub	sp, #24
 8000434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000436:	f107 0308 	add.w	r3, r7, #8
 800043a:	2200      	movs	r2, #0
 800043c:	601a      	str	r2, [r3, #0]
 800043e:	605a      	str	r2, [r3, #4]
 8000440:	609a      	str	r2, [r3, #8]
 8000442:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000444:	463b      	mov	r3, r7
 8000446:	2200      	movs	r2, #0
 8000448:	601a      	str	r2, [r3, #0]
 800044a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800044c:	4b1e      	ldr	r3, [pc, #120]	@ (80004c8 <MX_TIM1_Init+0x98>)
 800044e:	4a1f      	ldr	r2, [pc, #124]	@ (80004cc <MX_TIM1_Init+0x9c>)
 8000450:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000452:	4b1d      	ldr	r3, [pc, #116]	@ (80004c8 <MX_TIM1_Init+0x98>)
 8000454:	2200      	movs	r2, #0
 8000456:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000458:	4b1b      	ldr	r3, [pc, #108]	@ (80004c8 <MX_TIM1_Init+0x98>)
 800045a:	2200      	movs	r2, #0
 800045c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800045e:	4b1a      	ldr	r3, [pc, #104]	@ (80004c8 <MX_TIM1_Init+0x98>)
 8000460:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000464:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000466:	4b18      	ldr	r3, [pc, #96]	@ (80004c8 <MX_TIM1_Init+0x98>)
 8000468:	2200      	movs	r2, #0
 800046a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800046c:	4b16      	ldr	r3, [pc, #88]	@ (80004c8 <MX_TIM1_Init+0x98>)
 800046e:	2200      	movs	r2, #0
 8000470:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000472:	4b15      	ldr	r3, [pc, #84]	@ (80004c8 <MX_TIM1_Init+0x98>)
 8000474:	2200      	movs	r2, #0
 8000476:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000478:	4813      	ldr	r0, [pc, #76]	@ (80004c8 <MX_TIM1_Init+0x98>)
 800047a:	f002 fe39 	bl	80030f0 <HAL_TIM_Base_Init>
 800047e:	4603      	mov	r3, r0
 8000480:	2b00      	cmp	r3, #0
 8000482:	d001      	beq.n	8000488 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000484:	f000 fac6 	bl	8000a14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000488:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800048c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800048e:	f107 0308 	add.w	r3, r7, #8
 8000492:	4619      	mov	r1, r3
 8000494:	480c      	ldr	r0, [pc, #48]	@ (80004c8 <MX_TIM1_Init+0x98>)
 8000496:	f003 f8a7 	bl	80035e8 <HAL_TIM_ConfigClockSource>
 800049a:	4603      	mov	r3, r0
 800049c:	2b00      	cmp	r3, #0
 800049e:	d001      	beq.n	80004a4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80004a0:	f000 fab8 	bl	8000a14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004a4:	2300      	movs	r3, #0
 80004a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004a8:	2300      	movs	r3, #0
 80004aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80004ac:	463b      	mov	r3, r7
 80004ae:	4619      	mov	r1, r3
 80004b0:	4805      	ldr	r0, [pc, #20]	@ (80004c8 <MX_TIM1_Init+0x98>)
 80004b2:	f003 fc4d 	bl	8003d50 <HAL_TIMEx_MasterConfigSynchronization>
 80004b6:	4603      	mov	r3, r0
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d001      	beq.n	80004c0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80004bc:	f000 faaa 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80004c0:	bf00      	nop
 80004c2:	3718      	adds	r7, #24
 80004c4:	46bd      	mov	sp, r7
 80004c6:	bd80      	pop	{r7, pc}
 80004c8:	20000030 	.word	0x20000030
 80004cc:	40012c00 	.word	0x40012c00

080004d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b08e      	sub	sp, #56	@ 0x38
 80004d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80004da:	2200      	movs	r2, #0
 80004dc:	601a      	str	r2, [r3, #0]
 80004de:	605a      	str	r2, [r3, #4]
 80004e0:	609a      	str	r2, [r3, #8]
 80004e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004e4:	f107 0320 	add.w	r3, r7, #32
 80004e8:	2200      	movs	r2, #0
 80004ea:	601a      	str	r2, [r3, #0]
 80004ec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004ee:	1d3b      	adds	r3, r7, #4
 80004f0:	2200      	movs	r2, #0
 80004f2:	601a      	str	r2, [r3, #0]
 80004f4:	605a      	str	r2, [r3, #4]
 80004f6:	609a      	str	r2, [r3, #8]
 80004f8:	60da      	str	r2, [r3, #12]
 80004fa:	611a      	str	r2, [r3, #16]
 80004fc:	615a      	str	r2, [r3, #20]
 80004fe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000500:	4b38      	ldr	r3, [pc, #224]	@ (80005e4 <MX_TIM2_Init+0x114>)
 8000502:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000506:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 8000508:	4b36      	ldr	r3, [pc, #216]	@ (80005e4 <MX_TIM2_Init+0x114>)
 800050a:	2263      	movs	r2, #99	@ 0x63
 800050c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800050e:	4b35      	ldr	r3, [pc, #212]	@ (80005e4 <MX_TIM2_Init+0x114>)
 8000510:	2200      	movs	r2, #0
 8000512:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 14400-1;
 8000514:	4b33      	ldr	r3, [pc, #204]	@ (80005e4 <MX_TIM2_Init+0x114>)
 8000516:	f643 023f 	movw	r2, #14399	@ 0x383f
 800051a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800051c:	4b31      	ldr	r3, [pc, #196]	@ (80005e4 <MX_TIM2_Init+0x114>)
 800051e:	2200      	movs	r2, #0
 8000520:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000522:	4b30      	ldr	r3, [pc, #192]	@ (80005e4 <MX_TIM2_Init+0x114>)
 8000524:	2200      	movs	r2, #0
 8000526:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000528:	482e      	ldr	r0, [pc, #184]	@ (80005e4 <MX_TIM2_Init+0x114>)
 800052a:	f002 fde1 	bl	80030f0 <HAL_TIM_Base_Init>
 800052e:	4603      	mov	r3, r0
 8000530:	2b00      	cmp	r3, #0
 8000532:	d001      	beq.n	8000538 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000534:	f000 fa6e 	bl	8000a14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000538:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800053c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800053e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000542:	4619      	mov	r1, r3
 8000544:	4827      	ldr	r0, [pc, #156]	@ (80005e4 <MX_TIM2_Init+0x114>)
 8000546:	f003 f84f 	bl	80035e8 <HAL_TIM_ConfigClockSource>
 800054a:	4603      	mov	r3, r0
 800054c:	2b00      	cmp	r3, #0
 800054e:	d001      	beq.n	8000554 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000550:	f000 fa60 	bl	8000a14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000554:	4823      	ldr	r0, [pc, #140]	@ (80005e4 <MX_TIM2_Init+0x114>)
 8000556:	f002 fe73 	bl	8003240 <HAL_TIM_PWM_Init>
 800055a:	4603      	mov	r3, r0
 800055c:	2b00      	cmp	r3, #0
 800055e:	d001      	beq.n	8000564 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000560:	f000 fa58 	bl	8000a14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000564:	2300      	movs	r3, #0
 8000566:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000568:	2300      	movs	r3, #0
 800056a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800056c:	f107 0320 	add.w	r3, r7, #32
 8000570:	4619      	mov	r1, r3
 8000572:	481c      	ldr	r0, [pc, #112]	@ (80005e4 <MX_TIM2_Init+0x114>)
 8000574:	f003 fbec 	bl	8003d50 <HAL_TIMEx_MasterConfigSynchronization>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
 800057c:	d001      	beq.n	8000582 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800057e:	f000 fa49 	bl	8000a14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000582:	2360      	movs	r3, #96	@ 0x60
 8000584:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000586:	2300      	movs	r3, #0
 8000588:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800058a:	2300      	movs	r3, #0
 800058c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800058e:	2300      	movs	r3, #0
 8000590:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000592:	1d3b      	adds	r3, r7, #4
 8000594:	2204      	movs	r2, #4
 8000596:	4619      	mov	r1, r3
 8000598:	4812      	ldr	r0, [pc, #72]	@ (80005e4 <MX_TIM2_Init+0x114>)
 800059a:	f002 ff63 	bl	8003464 <HAL_TIM_PWM_ConfigChannel>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d001      	beq.n	80005a8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80005a4:	f000 fa36 	bl	8000a14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80005a8:	1d3b      	adds	r3, r7, #4
 80005aa:	2208      	movs	r2, #8
 80005ac:	4619      	mov	r1, r3
 80005ae:	480d      	ldr	r0, [pc, #52]	@ (80005e4 <MX_TIM2_Init+0x114>)
 80005b0:	f002 ff58 	bl	8003464 <HAL_TIM_PWM_ConfigChannel>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d001      	beq.n	80005be <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80005ba:	f000 fa2b 	bl	8000a14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80005be:	1d3b      	adds	r3, r7, #4
 80005c0:	220c      	movs	r2, #12
 80005c2:	4619      	mov	r1, r3
 80005c4:	4807      	ldr	r0, [pc, #28]	@ (80005e4 <MX_TIM2_Init+0x114>)
 80005c6:	f002 ff4d 	bl	8003464 <HAL_TIM_PWM_ConfigChannel>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d001      	beq.n	80005d4 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80005d0:	f000 fa20 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80005d4:	4803      	ldr	r0, [pc, #12]	@ (80005e4 <MX_TIM2_Init+0x114>)
 80005d6:	f001 fcd3 	bl	8001f80 <HAL_TIM_MspPostInit>

}
 80005da:	bf00      	nop
 80005dc:	3738      	adds	r7, #56	@ 0x38
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	20000078 	.word	0x20000078

080005e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b08e      	sub	sp, #56	@ 0x38
 80005ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80005f2:	2200      	movs	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
 80005f6:	605a      	str	r2, [r3, #4]
 80005f8:	609a      	str	r2, [r3, #8]
 80005fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005fc:	f107 0320 	add.w	r3, r7, #32
 8000600:	2200      	movs	r2, #0
 8000602:	601a      	str	r2, [r3, #0]
 8000604:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000606:	1d3b      	adds	r3, r7, #4
 8000608:	2200      	movs	r2, #0
 800060a:	601a      	str	r2, [r3, #0]
 800060c:	605a      	str	r2, [r3, #4]
 800060e:	609a      	str	r2, [r3, #8]
 8000610:	60da      	str	r2, [r3, #12]
 8000612:	611a      	str	r2, [r3, #16]
 8000614:	615a      	str	r2, [r3, #20]
 8000616:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000618:	4b37      	ldr	r3, [pc, #220]	@ (80006f8 <MX_TIM3_Init+0x110>)
 800061a:	4a38      	ldr	r2, [pc, #224]	@ (80006fc <MX_TIM3_Init+0x114>)
 800061c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 50-1;
 800061e:	4b36      	ldr	r3, [pc, #216]	@ (80006f8 <MX_TIM3_Init+0x110>)
 8000620:	2231      	movs	r2, #49	@ 0x31
 8000622:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000624:	4b34      	ldr	r3, [pc, #208]	@ (80006f8 <MX_TIM3_Init+0x110>)
 8000626:	2200      	movs	r2, #0
 8000628:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 28800-1;
 800062a:	4b33      	ldr	r3, [pc, #204]	@ (80006f8 <MX_TIM3_Init+0x110>)
 800062c:	f247 027f 	movw	r2, #28799	@ 0x707f
 8000630:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000632:	4b31      	ldr	r3, [pc, #196]	@ (80006f8 <MX_TIM3_Init+0x110>)
 8000634:	2200      	movs	r2, #0
 8000636:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000638:	4b2f      	ldr	r3, [pc, #188]	@ (80006f8 <MX_TIM3_Init+0x110>)
 800063a:	2200      	movs	r2, #0
 800063c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800063e:	482e      	ldr	r0, [pc, #184]	@ (80006f8 <MX_TIM3_Init+0x110>)
 8000640:	f002 fd56 	bl	80030f0 <HAL_TIM_Base_Init>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800064a:	f000 f9e3 	bl	8000a14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800064e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000652:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000654:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000658:	4619      	mov	r1, r3
 800065a:	4827      	ldr	r0, [pc, #156]	@ (80006f8 <MX_TIM3_Init+0x110>)
 800065c:	f002 ffc4 	bl	80035e8 <HAL_TIM_ConfigClockSource>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000666:	f000 f9d5 	bl	8000a14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800066a:	4823      	ldr	r0, [pc, #140]	@ (80006f8 <MX_TIM3_Init+0x110>)
 800066c:	f002 fde8 	bl	8003240 <HAL_TIM_PWM_Init>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000676:	f000 f9cd 	bl	8000a14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800067a:	2300      	movs	r3, #0
 800067c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800067e:	2300      	movs	r3, #0
 8000680:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000682:	f107 0320 	add.w	r3, r7, #32
 8000686:	4619      	mov	r1, r3
 8000688:	481b      	ldr	r0, [pc, #108]	@ (80006f8 <MX_TIM3_Init+0x110>)
 800068a:	f003 fb61 	bl	8003d50 <HAL_TIMEx_MasterConfigSynchronization>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000694:	f000 f9be 	bl	8000a14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000698:	2360      	movs	r3, #96	@ 0x60
 800069a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800069c:	2300      	movs	r3, #0
 800069e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80006a0:	2300      	movs	r3, #0
 80006a2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80006a4:	2300      	movs	r3, #0
 80006a6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80006a8:	1d3b      	adds	r3, r7, #4
 80006aa:	2200      	movs	r2, #0
 80006ac:	4619      	mov	r1, r3
 80006ae:	4812      	ldr	r0, [pc, #72]	@ (80006f8 <MX_TIM3_Init+0x110>)
 80006b0:	f002 fed8 	bl	8003464 <HAL_TIM_PWM_ConfigChannel>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80006ba:	f000 f9ab 	bl	8000a14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80006be:	1d3b      	adds	r3, r7, #4
 80006c0:	2204      	movs	r2, #4
 80006c2:	4619      	mov	r1, r3
 80006c4:	480c      	ldr	r0, [pc, #48]	@ (80006f8 <MX_TIM3_Init+0x110>)
 80006c6:	f002 fecd 	bl	8003464 <HAL_TIM_PWM_ConfigChannel>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80006d0:	f000 f9a0 	bl	8000a14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80006d4:	1d3b      	adds	r3, r7, #4
 80006d6:	2208      	movs	r2, #8
 80006d8:	4619      	mov	r1, r3
 80006da:	4807      	ldr	r0, [pc, #28]	@ (80006f8 <MX_TIM3_Init+0x110>)
 80006dc:	f002 fec2 	bl	8003464 <HAL_TIM_PWM_ConfigChannel>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 80006e6:	f000 f995 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80006ea:	4803      	ldr	r0, [pc, #12]	@ (80006f8 <MX_TIM3_Init+0x110>)
 80006ec:	f001 fc48 	bl	8001f80 <HAL_TIM_MspPostInit>

}
 80006f0:	bf00      	nop
 80006f2:	3738      	adds	r7, #56	@ 0x38
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	200000c0 	.word	0x200000c0
 80006fc:	40000400 	.word	0x40000400

08000700 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000706:	463b      	mov	r3, r7
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800070e:	4b15      	ldr	r3, [pc, #84]	@ (8000764 <MX_TIM6_Init+0x64>)
 8000710:	4a15      	ldr	r2, [pc, #84]	@ (8000768 <MX_TIM6_Init+0x68>)
 8000712:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8000714:	4b13      	ldr	r3, [pc, #76]	@ (8000764 <MX_TIM6_Init+0x64>)
 8000716:	2200      	movs	r2, #0
 8000718:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800071a:	4b12      	ldr	r3, [pc, #72]	@ (8000764 <MX_TIM6_Init+0x64>)
 800071c:	2200      	movs	r2, #0
 800071e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000720:	4b10      	ldr	r3, [pc, #64]	@ (8000764 <MX_TIM6_Init+0x64>)
 8000722:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000726:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000728:	4b0e      	ldr	r3, [pc, #56]	@ (8000764 <MX_TIM6_Init+0x64>)
 800072a:	2200      	movs	r2, #0
 800072c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800072e:	480d      	ldr	r0, [pc, #52]	@ (8000764 <MX_TIM6_Init+0x64>)
 8000730:	f002 fcde 	bl	80030f0 <HAL_TIM_Base_Init>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800073a:	f000 f96b 	bl	8000a14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800073e:	2300      	movs	r3, #0
 8000740:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000742:	2300      	movs	r3, #0
 8000744:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000746:	463b      	mov	r3, r7
 8000748:	4619      	mov	r1, r3
 800074a:	4806      	ldr	r0, [pc, #24]	@ (8000764 <MX_TIM6_Init+0x64>)
 800074c:	f003 fb00 	bl	8003d50 <HAL_TIMEx_MasterConfigSynchronization>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000756:	f000 f95d 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800075a:	bf00      	nop
 800075c:	3708      	adds	r7, #8
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	20000108 	.word	0x20000108
 8000768:	40001000 	.word	0x40001000

0800076c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000770:	4b11      	ldr	r3, [pc, #68]	@ (80007b8 <MX_USART1_UART_Init+0x4c>)
 8000772:	4a12      	ldr	r2, [pc, #72]	@ (80007bc <MX_USART1_UART_Init+0x50>)
 8000774:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000776:	4b10      	ldr	r3, [pc, #64]	@ (80007b8 <MX_USART1_UART_Init+0x4c>)
 8000778:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800077c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800077e:	4b0e      	ldr	r3, [pc, #56]	@ (80007b8 <MX_USART1_UART_Init+0x4c>)
 8000780:	2200      	movs	r2, #0
 8000782:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000784:	4b0c      	ldr	r3, [pc, #48]	@ (80007b8 <MX_USART1_UART_Init+0x4c>)
 8000786:	2200      	movs	r2, #0
 8000788:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800078a:	4b0b      	ldr	r3, [pc, #44]	@ (80007b8 <MX_USART1_UART_Init+0x4c>)
 800078c:	2200      	movs	r2, #0
 800078e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000790:	4b09      	ldr	r3, [pc, #36]	@ (80007b8 <MX_USART1_UART_Init+0x4c>)
 8000792:	220c      	movs	r2, #12
 8000794:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000796:	4b08      	ldr	r3, [pc, #32]	@ (80007b8 <MX_USART1_UART_Init+0x4c>)
 8000798:	2200      	movs	r2, #0
 800079a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800079c:	4b06      	ldr	r3, [pc, #24]	@ (80007b8 <MX_USART1_UART_Init+0x4c>)
 800079e:	2200      	movs	r2, #0
 80007a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007a2:	4805      	ldr	r0, [pc, #20]	@ (80007b8 <MX_USART1_UART_Init+0x4c>)
 80007a4:	f003 fb40 	bl	8003e28 <HAL_UART_Init>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80007ae:	f000 f931 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	20000150 	.word	0x20000150
 80007bc:	40013800 	.word	0x40013800

080007c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b08a      	sub	sp, #40	@ 0x28
 80007c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c6:	f107 0318 	add.w	r3, r7, #24
 80007ca:	2200      	movs	r2, #0
 80007cc:	601a      	str	r2, [r3, #0]
 80007ce:	605a      	str	r2, [r3, #4]
 80007d0:	609a      	str	r2, [r3, #8]
 80007d2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d4:	4b88      	ldr	r3, [pc, #544]	@ (80009f8 <MX_GPIO_Init+0x238>)
 80007d6:	699b      	ldr	r3, [r3, #24]
 80007d8:	4a87      	ldr	r2, [pc, #540]	@ (80009f8 <MX_GPIO_Init+0x238>)
 80007da:	f043 0304 	orr.w	r3, r3, #4
 80007de:	6193      	str	r3, [r2, #24]
 80007e0:	4b85      	ldr	r3, [pc, #532]	@ (80009f8 <MX_GPIO_Init+0x238>)
 80007e2:	699b      	ldr	r3, [r3, #24]
 80007e4:	f003 0304 	and.w	r3, r3, #4
 80007e8:	617b      	str	r3, [r7, #20]
 80007ea:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ec:	4b82      	ldr	r3, [pc, #520]	@ (80009f8 <MX_GPIO_Init+0x238>)
 80007ee:	699b      	ldr	r3, [r3, #24]
 80007f0:	4a81      	ldr	r2, [pc, #516]	@ (80009f8 <MX_GPIO_Init+0x238>)
 80007f2:	f043 0308 	orr.w	r3, r3, #8
 80007f6:	6193      	str	r3, [r2, #24]
 80007f8:	4b7f      	ldr	r3, [pc, #508]	@ (80009f8 <MX_GPIO_Init+0x238>)
 80007fa:	699b      	ldr	r3, [r3, #24]
 80007fc:	f003 0308 	and.w	r3, r3, #8
 8000800:	613b      	str	r3, [r7, #16]
 8000802:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000804:	4b7c      	ldr	r3, [pc, #496]	@ (80009f8 <MX_GPIO_Init+0x238>)
 8000806:	699b      	ldr	r3, [r3, #24]
 8000808:	4a7b      	ldr	r2, [pc, #492]	@ (80009f8 <MX_GPIO_Init+0x238>)
 800080a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800080e:	6193      	str	r3, [r2, #24]
 8000810:	4b79      	ldr	r3, [pc, #484]	@ (80009f8 <MX_GPIO_Init+0x238>)
 8000812:	699b      	ldr	r3, [r3, #24]
 8000814:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000818:	60fb      	str	r3, [r7, #12]
 800081a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800081c:	4b76      	ldr	r3, [pc, #472]	@ (80009f8 <MX_GPIO_Init+0x238>)
 800081e:	699b      	ldr	r3, [r3, #24]
 8000820:	4a75      	ldr	r2, [pc, #468]	@ (80009f8 <MX_GPIO_Init+0x238>)
 8000822:	f043 0320 	orr.w	r3, r3, #32
 8000826:	6193      	str	r3, [r2, #24]
 8000828:	4b73      	ldr	r3, [pc, #460]	@ (80009f8 <MX_GPIO_Init+0x238>)
 800082a:	699b      	ldr	r3, [r3, #24]
 800082c:	f003 0320 	and.w	r3, r3, #32
 8000830:	60bb      	str	r3, [r7, #8]
 8000832:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000834:	4b70      	ldr	r3, [pc, #448]	@ (80009f8 <MX_GPIO_Init+0x238>)
 8000836:	699b      	ldr	r3, [r3, #24]
 8000838:	4a6f      	ldr	r2, [pc, #444]	@ (80009f8 <MX_GPIO_Init+0x238>)
 800083a:	f043 0310 	orr.w	r3, r3, #16
 800083e:	6193      	str	r3, [r2, #24]
 8000840:	4b6d      	ldr	r3, [pc, #436]	@ (80009f8 <MX_GPIO_Init+0x238>)
 8000842:	699b      	ldr	r3, [r3, #24]
 8000844:	f003 0310 	and.w	r3, r3, #16
 8000848:	607b      	str	r3, [r7, #4]
 800084a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CAM_Pin|LIGHT_Pin|SLN_Pin|OUT_Pin, GPIO_PIN_RESET);
 800084c:	2200      	movs	r2, #0
 800084e:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000852:	486a      	ldr	r0, [pc, #424]	@ (80009fc <MX_GPIO_Init+0x23c>)
 8000854:	f002 f80b 	bl	800286e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, BRK_2B_Pin|EN_2B_Pin|F_R_2B_Pin|BRK_2A_Pin
 8000858:	2200      	movs	r2, #0
 800085a:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 800085e:	4868      	ldr	r0, [pc, #416]	@ (8000a00 <MX_GPIO_Init+0x240>)
 8000860:	f002 f805 	bl	800286e <HAL_GPIO_WritePin>
                          |EN_2A_Pin|F_R_2A_Pin|BRK_1B_Pin|EN_1B_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, F_R_1B_Pin|BRK_1A_Pin|EN_1A_Pin|F_R_1A_Pin, GPIO_PIN_RESET);
 8000864:	2200      	movs	r2, #0
 8000866:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 800086a:	4866      	ldr	r0, [pc, #408]	@ (8000a04 <MX_GPIO_Init+0x244>)
 800086c:	f001 ffff 	bl	800286e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000870:	2200      	movs	r2, #0
 8000872:	2101      	movs	r1, #1
 8000874:	4864      	ldr	r0, [pc, #400]	@ (8000a08 <MX_GPIO_Init+0x248>)
 8000876:	f001 fffa 	bl	800286e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SS1_Pin CH5_Pin CH6_Pin CH7_Pin
                           CH8_Pin CH9_Pin CH10_Pin CH11_Pin */
  GPIO_InitStruct.Pin = SS1_Pin|CH5_Pin|CH6_Pin|CH7_Pin
 800087a:	f44f 737f 	mov.w	r3, #1020	@ 0x3fc
 800087e:	61bb      	str	r3, [r7, #24]
                          |CH8_Pin|CH9_Pin|CH10_Pin|CH11_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000880:	4b62      	ldr	r3, [pc, #392]	@ (8000a0c <MX_GPIO_Init+0x24c>)
 8000882:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	2300      	movs	r3, #0
 8000886:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000888:	f107 0318 	add.w	r3, r7, #24
 800088c:	4619      	mov	r1, r3
 800088e:	485b      	ldr	r0, [pc, #364]	@ (80009fc <MX_GPIO_Init+0x23c>)
 8000890:	f001 fe42 	bl	8002518 <HAL_GPIO_Init>

  /*Configure GPIO pins : SS5_Pin SS6_Pin SS7_Pin SS8_Pin */
  GPIO_InitStruct.Pin = SS5_Pin|SS6_Pin|SS7_Pin|SS8_Pin;
 8000894:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000898:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800089a:	2300      	movs	r3, #0
 800089c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008a2:	f107 0318 	add.w	r3, r7, #24
 80008a6:	4619      	mov	r1, r3
 80008a8:	4857      	ldr	r0, [pc, #348]	@ (8000a08 <MX_GPIO_Init+0x248>)
 80008aa:	f001 fe35 	bl	8002518 <HAL_GPIO_Init>

  /*Configure GPIO pins : SS2_Pin SS3_Pin SS4_Pin */
  GPIO_InitStruct.Pin = SS2_Pin|SS3_Pin|SS4_Pin;
 80008ae:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80008b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008b4:	4b56      	ldr	r3, [pc, #344]	@ (8000a10 <MX_GPIO_Init+0x250>)
 80008b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	2300      	movs	r3, #0
 80008ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008bc:	f107 0318 	add.w	r3, r7, #24
 80008c0:	4619      	mov	r1, r3
 80008c2:	4851      	ldr	r0, [pc, #324]	@ (8000a08 <MX_GPIO_Init+0x248>)
 80008c4:	f001 fe28 	bl	8002518 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAM_Pin LIGHT_Pin SLN_Pin OUT_Pin */
  GPIO_InitStruct.Pin = CAM_Pin|LIGHT_Pin|SLN_Pin|OUT_Pin;
 80008c8:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80008cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ce:	2301      	movs	r3, #1
 80008d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	2300      	movs	r3, #0
 80008d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d6:	2302      	movs	r3, #2
 80008d8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008da:	f107 0318 	add.w	r3, r7, #24
 80008de:	4619      	mov	r1, r3
 80008e0:	4846      	ldr	r0, [pc, #280]	@ (80009fc <MX_GPIO_Init+0x23c>)
 80008e2:	f001 fe19 	bl	8002518 <HAL_GPIO_Init>

  /*Configure GPIO pins : BRK_2B_Pin EN_2B_Pin F_R_2B_Pin BRK_2A_Pin
                           EN_2A_Pin F_R_2A_Pin BRK_1B_Pin EN_1B_Pin */
  GPIO_InitStruct.Pin = BRK_2B_Pin|EN_2B_Pin|F_R_2B_Pin|BRK_2A_Pin
 80008e6:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 80008ea:	61bb      	str	r3, [r7, #24]
                          |EN_2A_Pin|F_R_2A_Pin|BRK_1B_Pin|EN_1B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ec:	2301      	movs	r3, #1
 80008ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	2300      	movs	r3, #0
 80008f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f4:	2302      	movs	r3, #2
 80008f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008f8:	f107 0318 	add.w	r3, r7, #24
 80008fc:	4619      	mov	r1, r3
 80008fe:	4840      	ldr	r0, [pc, #256]	@ (8000a00 <MX_GPIO_Init+0x240>)
 8000900:	f001 fe0a 	bl	8002518 <HAL_GPIO_Init>

  /*Configure GPIO pins : F_R_1B_Pin BRK_1A_Pin EN_1A_Pin */
  GPIO_InitStruct.Pin = F_R_1B_Pin|BRK_1A_Pin|EN_1A_Pin;
 8000904:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8000908:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090a:	2301      	movs	r3, #1
 800090c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090e:	2300      	movs	r3, #0
 8000910:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000912:	2302      	movs	r3, #2
 8000914:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000916:	f107 0318 	add.w	r3, r7, #24
 800091a:	4619      	mov	r1, r3
 800091c:	4839      	ldr	r0, [pc, #228]	@ (8000a04 <MX_GPIO_Init+0x244>)
 800091e:	f001 fdfb 	bl	8002518 <HAL_GPIO_Init>

  /*Configure GPIO pin : F_R_1A_Pin */
  GPIO_InitStruct.Pin = F_R_1A_Pin;
 8000922:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000926:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000928:	2301      	movs	r3, #1
 800092a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800092c:	2302      	movs	r3, #2
 800092e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000930:	2303      	movs	r3, #3
 8000932:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(F_R_1A_GPIO_Port, &GPIO_InitStruct);
 8000934:	f107 0318 	add.w	r3, r7, #24
 8000938:	4619      	mov	r1, r3
 800093a:	4832      	ldr	r0, [pc, #200]	@ (8000a04 <MX_GPIO_Init+0x244>)
 800093c:	f001 fdec 	bl	8002518 <HAL_GPIO_Init>

  /*Configure GPIO pins : CH1_Pin CH2_Pin CH3_Pin */
  GPIO_InitStruct.Pin = CH1_Pin|CH2_Pin|CH3_Pin;
 8000940:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000944:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000946:	4b31      	ldr	r3, [pc, #196]	@ (8000a0c <MX_GPIO_Init+0x24c>)
 8000948:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	2300      	movs	r3, #0
 800094c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800094e:	f107 0318 	add.w	r3, r7, #24
 8000952:	4619      	mov	r1, r3
 8000954:	482b      	ldr	r0, [pc, #172]	@ (8000a04 <MX_GPIO_Init+0x244>)
 8000956:	f001 fddf 	bl	8002518 <HAL_GPIO_Init>

  /*Configure GPIO pin : CH4_Pin */
  GPIO_InitStruct.Pin = CH4_Pin;
 800095a:	2301      	movs	r3, #1
 800095c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800095e:	4b2b      	ldr	r3, [pc, #172]	@ (8000a0c <MX_GPIO_Init+0x24c>)
 8000960:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8000966:	f107 0318 	add.w	r3, r7, #24
 800096a:	4619      	mov	r1, r3
 800096c:	4824      	ldr	r0, [pc, #144]	@ (8000a00 <MX_GPIO_Init+0x240>)
 800096e:	f001 fdd3 	bl	8002518 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000972:	2301      	movs	r3, #1
 8000974:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000976:	2301      	movs	r3, #1
 8000978:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097e:	2302      	movs	r3, #2
 8000980:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000982:	f107 0318 	add.w	r3, r7, #24
 8000986:	4619      	mov	r1, r3
 8000988:	481f      	ldr	r0, [pc, #124]	@ (8000a08 <MX_GPIO_Init+0x248>)
 800098a:	f001 fdc5 	bl	8002518 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800098e:	2200      	movs	r2, #0
 8000990:	2100      	movs	r1, #0
 8000992:	2006      	movs	r0, #6
 8000994:	f001 fd89 	bl	80024aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000998:	2006      	movs	r0, #6
 800099a:	f001 fda2 	bl	80024e2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800099e:	2200      	movs	r2, #0
 80009a0:	2100      	movs	r1, #0
 80009a2:	2008      	movs	r0, #8
 80009a4:	f001 fd81 	bl	80024aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80009a8:	2008      	movs	r0, #8
 80009aa:	f001 fd9a 	bl	80024e2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80009ae:	2200      	movs	r2, #0
 80009b0:	2100      	movs	r1, #0
 80009b2:	2009      	movs	r0, #9
 80009b4:	f001 fd79 	bl	80024aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80009b8:	2009      	movs	r0, #9
 80009ba:	f001 fd92 	bl	80024e2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80009be:	2200      	movs	r2, #0
 80009c0:	2100      	movs	r1, #0
 80009c2:	200a      	movs	r0, #10
 80009c4:	f001 fd71 	bl	80024aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80009c8:	200a      	movs	r0, #10
 80009ca:	f001 fd8a 	bl	80024e2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80009ce:	2200      	movs	r2, #0
 80009d0:	2100      	movs	r1, #0
 80009d2:	2017      	movs	r0, #23
 80009d4:	f001 fd69 	bl	80024aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80009d8:	2017      	movs	r0, #23
 80009da:	f001 fd82 	bl	80024e2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80009de:	2200      	movs	r2, #0
 80009e0:	2100      	movs	r1, #0
 80009e2:	2028      	movs	r0, #40	@ 0x28
 80009e4:	f001 fd61 	bl	80024aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009e8:	2028      	movs	r0, #40	@ 0x28
 80009ea:	f001 fd7a 	bl	80024e2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009ee:	bf00      	nop
 80009f0:	3728      	adds	r7, #40	@ 0x28
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	40021000 	.word	0x40021000
 80009fc:	40010c00 	.word	0x40010c00
 8000a00:	40011400 	.word	0x40011400
 8000a04:	40011000 	.word	0x40011000
 8000a08:	40011800 	.word	0x40011800
 8000a0c:	10110000 	.word	0x10110000
 8000a10:	10210000 	.word	0x10210000

08000a14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a18:	b672      	cpsid	i
}
 8000a1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a1c:	bf00      	nop
 8000a1e:	e7fd      	b.n	8000a1c <Error_Handler+0x8>

08000a20 <map>:
	 read_ss1,read_ss2,read_ss3,read_ss4;



uint16_t map(uint16_t x,uint16_t In_Max,uint16_t In_Min,uint16_t Out_Max,uint16_t Out_Min )
{
 8000a20:	b490      	push	{r4, r7}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	4604      	mov	r4, r0
 8000a28:	4608      	mov	r0, r1
 8000a2a:	4611      	mov	r1, r2
 8000a2c:	461a      	mov	r2, r3
 8000a2e:	4623      	mov	r3, r4
 8000a30:	80fb      	strh	r3, [r7, #6]
 8000a32:	4603      	mov	r3, r0
 8000a34:	80bb      	strh	r3, [r7, #4]
 8000a36:	460b      	mov	r3, r1
 8000a38:	807b      	strh	r3, [r7, #2]
 8000a3a:	4613      	mov	r3, r2
 8000a3c:	803b      	strh	r3, [r7, #0]
	return(((x-In_Min)*(Out_Max-Out_Min)/(In_Max-In_Min))+Out_Min);
 8000a3e:	88fa      	ldrh	r2, [r7, #6]
 8000a40:	887b      	ldrh	r3, [r7, #2]
 8000a42:	1ad3      	subs	r3, r2, r3
 8000a44:	8839      	ldrh	r1, [r7, #0]
 8000a46:	8a3a      	ldrh	r2, [r7, #16]
 8000a48:	1a8a      	subs	r2, r1, r2
 8000a4a:	fb03 f202 	mul.w	r2, r3, r2
 8000a4e:	88b9      	ldrh	r1, [r7, #4]
 8000a50:	887b      	ldrh	r3, [r7, #2]
 8000a52:	1acb      	subs	r3, r1, r3
 8000a54:	fb92 f3f3 	sdiv	r3, r2, r3
 8000a58:	b29a      	uxth	r2, r3
 8000a5a:	8a3b      	ldrh	r3, [r7, #16]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	b29b      	uxth	r3, r3
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	3708      	adds	r7, #8
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bc90      	pop	{r4, r7}
 8000a68:	4770      	bx	lr

08000a6a <media_filter>:

uint32_t media_filter(uint32_t* array_read, int size) {
 8000a6a:	b480      	push	{r7}
 8000a6c:	b097      	sub	sp, #92	@ 0x5c
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	6078      	str	r0, [r7, #4]
 8000a72:	6039      	str	r1, [r7, #0]


    uint32_t temp_array[15];
    for (int i = 0; i < size; i++) {
 8000a74:	2300      	movs	r3, #0
 8000a76:	657b      	str	r3, [r7, #84]	@ 0x54
 8000a78:	e00d      	b.n	8000a96 <media_filter+0x2c>
        temp_array[i] = array_read[i];
 8000a7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000a7c:	009b      	lsls	r3, r3, #2
 8000a7e:	687a      	ldr	r2, [r7, #4]
 8000a80:	4413      	add	r3, r2
 8000a82:	681a      	ldr	r2, [r3, #0]
 8000a84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000a86:	009b      	lsls	r3, r3, #2
 8000a88:	3358      	adds	r3, #88	@ 0x58
 8000a8a:	443b      	add	r3, r7
 8000a8c:	f843 2c4c 	str.w	r2, [r3, #-76]
    for (int i = 0; i < size; i++) {
 8000a90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000a92:	3301      	adds	r3, #1
 8000a94:	657b      	str	r3, [r7, #84]	@ 0x54
 8000a96:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	429a      	cmp	r2, r3
 8000a9c:	dbed      	blt.n	8000a7a <media_filter+0x10>
    }

    // Sắp xếp mảng tạm bằng Insertion Sort
    for (int i = 1; i < size; i++) {
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	653b      	str	r3, [r7, #80]	@ 0x50
 8000aa2:	e031      	b.n	8000b08 <media_filter+0x9e>
        uint32_t temp = temp_array[i];
 8000aa4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000aa6:	009b      	lsls	r3, r3, #2
 8000aa8:	3358      	adds	r3, #88	@ 0x58
 8000aaa:	443b      	add	r3, r7
 8000aac:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8000ab0:	64bb      	str	r3, [r7, #72]	@ 0x48
        int j = i - 1;
 8000ab2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000ab4:	3b01      	subs	r3, #1
 8000ab6:	64fb      	str	r3, [r7, #76]	@ 0x4c

        while (j >= 0 && temp_array[j] > temp) {
 8000ab8:	e00f      	b.n	8000ada <media_filter+0x70>
            temp_array[j + 1] = temp_array[j];
 8000aba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000abc:	1c59      	adds	r1, r3, #1
 8000abe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ac0:	009b      	lsls	r3, r3, #2
 8000ac2:	3358      	adds	r3, #88	@ 0x58
 8000ac4:	443b      	add	r3, r7
 8000ac6:	f853 2c4c 	ldr.w	r2, [r3, #-76]
 8000aca:	008b      	lsls	r3, r1, #2
 8000acc:	3358      	adds	r3, #88	@ 0x58
 8000ace:	443b      	add	r3, r7
 8000ad0:	f843 2c4c 	str.w	r2, [r3, #-76]
            j--;
 8000ad4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ad6:	3b01      	subs	r3, #1
 8000ad8:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while (j >= 0 && temp_array[j] > temp) {
 8000ada:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	db08      	blt.n	8000af2 <media_filter+0x88>
 8000ae0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ae2:	009b      	lsls	r3, r3, #2
 8000ae4:	3358      	adds	r3, #88	@ 0x58
 8000ae6:	443b      	add	r3, r7
 8000ae8:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8000aec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000aee:	429a      	cmp	r2, r3
 8000af0:	d3e3      	bcc.n	8000aba <media_filter+0x50>
        }
        temp_array[j + 1] = temp;
 8000af2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000af4:	3301      	adds	r3, #1
 8000af6:	009b      	lsls	r3, r3, #2
 8000af8:	3358      	adds	r3, #88	@ 0x58
 8000afa:	443b      	add	r3, r7
 8000afc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000afe:	f843 2c4c 	str.w	r2, [r3, #-76]
    for (int i = 1; i < size; i++) {
 8000b02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000b04:	3301      	adds	r3, #1
 8000b06:	653b      	str	r3, [r7, #80]	@ 0x50
 8000b08:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	dbc9      	blt.n	8000aa4 <media_filter+0x3a>
    }

    // Trả về giá trị trung vị
    return temp_array[size / 2];
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	0fda      	lsrs	r2, r3, #31
 8000b14:	4413      	add	r3, r2
 8000b16:	105b      	asrs	r3, r3, #1
 8000b18:	009b      	lsls	r3, r3, #2
 8000b1a:	3358      	adds	r3, #88	@ 0x58
 8000b1c:	443b      	add	r3, r7
 8000b1e:	f853 3c4c 	ldr.w	r3, [r3, #-76]
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	375c      	adds	r7, #92	@ 0x5c
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bc80      	pop	{r7}
 8000b2a:	4770      	bx	lr

08000b2c <read_pwm>:
void read_pwm(int val_ch)
	{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b0fa      	sub	sp, #488	@ 0x1e8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000b36:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8000b3a:	6018      	str	r0, [r3, #0]
		switch(val_ch)
 8000b3c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000b40:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	3b01      	subs	r3, #1
 8000b48:	2b0e      	cmp	r3, #14
 8000b4a:	f200 867b 	bhi.w	8001844 <read_pwm+0xd18>
 8000b4e:	a201      	add	r2, pc, #4	@ (adr r2, 8000b54 <read_pwm+0x28>)
 8000b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b54:	08000b91 	.word	0x08000b91
 8000b58:	08000cad 	.word	0x08000cad
 8000b5c:	08000dc9 	.word	0x08000dc9
 8000b60:	08000ee3 	.word	0x08000ee3
 8000b64:	08000fc5 	.word	0x08000fc5
 8000b68:	08001083 	.word	0x08001083
 8000b6c:	08001169 	.word	0x08001169
 8000b70:	08001225 	.word	0x08001225
 8000b74:	080012f3 	.word	0x080012f3
 8000b78:	080013f3 	.word	0x080013f3
 8000b7c:	080014fb 	.word	0x080014fb
 8000b80:	08001621 	.word	0x08001621
 8000b84:	080016a3 	.word	0x080016a3
 8000b88:	08001731 	.word	0x08001731
 8000b8c:	080017bd 	.word	0x080017bd
		{
			case 1:
				if(HAL_GPIO_ReadPin(CH1_GPIO_Port, CH1_Pin)==1)
 8000b90:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b94:	489c      	ldr	r0, [pc, #624]	@ (8000e08 <read_pwm+0x2dc>)
 8000b96:	f001 fe53 	bl	8002840 <HAL_GPIO_ReadPin>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b01      	cmp	r3, #1
 8000b9e:	d116      	bne.n	8000bce <read_pwm+0xa2>
					{
						read_1.start = htim1.Instance->CNT;
 8000ba0:	4b9a      	ldr	r3, [pc, #616]	@ (8000e0c <read_pwm+0x2e0>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ba6:	4a9a      	ldr	r2, [pc, #616]	@ (8000e10 <read_pwm+0x2e4>)
 8000ba8:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH1_Pin;
 8000baa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bae:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bb2:	4b98      	ldr	r3, [pc, #608]	@ (8000e14 <read_pwm+0x2e8>)
 8000bb4:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
						HAL_GPIO_Init(CH1_GPIO_Port, &GPIO_InitStruct);
 8000bbe:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	4890      	ldr	r0, [pc, #576]	@ (8000e08 <read_pwm+0x2dc>)
 8000bc6:	f001 fca7 	bl	8002518 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH1_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH1_GPIO_Port, &GPIO_InitStruct);
					}
			break;
 8000bca:	f000 be3b 	b.w	8001844 <read_pwm+0xd18>
						read_1.end = htim1.Instance->CNT;
 8000bce:	4b8f      	ldr	r3, [pc, #572]	@ (8000e0c <read_pwm+0x2e0>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bd4:	4a8e      	ldr	r2, [pc, #568]	@ (8000e10 <read_pwm+0x2e4>)
 8000bd6:	6053      	str	r3, [r2, #4]
						if(read_1.start > read_1.end)
 8000bd8:	4b8d      	ldr	r3, [pc, #564]	@ (8000e10 <read_pwm+0x2e4>)
 8000bda:	681a      	ldr	r2, [r3, #0]
 8000bdc:	4b8c      	ldr	r3, [pc, #560]	@ (8000e10 <read_pwm+0x2e4>)
 8000bde:	685b      	ldr	r3, [r3, #4]
 8000be0:	429a      	cmp	r2, r3
 8000be2:	d90a      	bls.n	8000bfa <read_pwm+0xce>
							read_1.out = 65535 - read_1.start + read_1.end;
 8000be4:	4b8a      	ldr	r3, [pc, #552]	@ (8000e10 <read_pwm+0x2e4>)
 8000be6:	685a      	ldr	r2, [r3, #4]
 8000be8:	4b89      	ldr	r3, [pc, #548]	@ (8000e10 <read_pwm+0x2e4>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	1ad3      	subs	r3, r2, r3
 8000bee:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000bf2:	33ff      	adds	r3, #255	@ 0xff
 8000bf4:	4a86      	ldr	r2, [pc, #536]	@ (8000e10 <read_pwm+0x2e4>)
 8000bf6:	6093      	str	r3, [r2, #8]
 8000bf8:	e006      	b.n	8000c08 <read_pwm+0xdc>
							read_1.out = read_1.end - read_1.start;
 8000bfa:	4b85      	ldr	r3, [pc, #532]	@ (8000e10 <read_pwm+0x2e4>)
 8000bfc:	685a      	ldr	r2, [r3, #4]
 8000bfe:	4b84      	ldr	r3, [pc, #528]	@ (8000e10 <read_pwm+0x2e4>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	1ad3      	subs	r3, r2, r3
 8000c04:	4a82      	ldr	r2, [pc, #520]	@ (8000e10 <read_pwm+0x2e4>)
 8000c06:	6093      	str	r3, [r2, #8]
						if(read_1.out > 61200)
 8000c08:	4b81      	ldr	r3, [pc, #516]	@ (8000e10 <read_pwm+0x2e4>)
 8000c0a:	689b      	ldr	r3, [r3, #8]
 8000c0c:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d904      	bls.n	8000c1e <read_pwm+0xf2>
							read_1.out = 61200;
 8000c14:	4b7e      	ldr	r3, [pc, #504]	@ (8000e10 <read_pwm+0x2e4>)
 8000c16:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8000c1a:	609a      	str	r2, [r3, #8]
 8000c1c:	e01a      	b.n	8000c54 <read_pwm+0x128>
						else if(read_1.out < 7000)
 8000c1e:	4b7c      	ldr	r3, [pc, #496]	@ (8000e10 <read_pwm+0x2e4>)
 8000c20:	689b      	ldr	r3, [r3, #8]
 8000c22:	f641 3257 	movw	r2, #6999	@ 0x1b57
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d804      	bhi.n	8000c34 <read_pwm+0x108>
							read_1.out = 7000;
 8000c2a:	4b79      	ldr	r3, [pc, #484]	@ (8000e10 <read_pwm+0x2e4>)
 8000c2c:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8000c30:	609a      	str	r2, [r3, #8]
 8000c32:	e00f      	b.n	8000c54 <read_pwm+0x128>
						else if(40000 <= read_1.out && read_1.out <= 45000)
 8000c34:	4b76      	ldr	r3, [pc, #472]	@ (8000e10 <read_pwm+0x2e4>)
 8000c36:	689b      	ldr	r3, [r3, #8]
 8000c38:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8000c3c:	4293      	cmp	r3, r2
 8000c3e:	d909      	bls.n	8000c54 <read_pwm+0x128>
 8000c40:	4b73      	ldr	r3, [pc, #460]	@ (8000e10 <read_pwm+0x2e4>)
 8000c42:	689b      	ldr	r3, [r3, #8]
 8000c44:	f64a 72c8 	movw	r2, #45000	@ 0xafc8
 8000c48:	4293      	cmp	r3, r2
 8000c4a:	d803      	bhi.n	8000c54 <read_pwm+0x128>
							read_1.out = 43200;
 8000c4c:	4b70      	ldr	r3, [pc, #448]	@ (8000e10 <read_pwm+0x2e4>)
 8000c4e:	f64a 02c0 	movw	r2, #43200	@ 0xa8c0
 8000c52:	609a      	str	r2, [r3, #8]
						array_read_ch1[count_ch1] = read_1.out;
 8000c54:	4b70      	ldr	r3, [pc, #448]	@ (8000e18 <read_pwm+0x2ec>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a6d      	ldr	r2, [pc, #436]	@ (8000e10 <read_pwm+0x2e4>)
 8000c5a:	6892      	ldr	r2, [r2, #8]
 8000c5c:	496f      	ldr	r1, [pc, #444]	@ (8000e1c <read_pwm+0x2f0>)
 8000c5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					    count_ch1 = (count_ch1 + 1) % size;
 8000c62:	4b6d      	ldr	r3, [pc, #436]	@ (8000e18 <read_pwm+0x2ec>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	3301      	adds	r3, #1
 8000c68:	4a6d      	ldr	r2, [pc, #436]	@ (8000e20 <read_pwm+0x2f4>)
 8000c6a:	6812      	ldr	r2, [r2, #0]
 8000c6c:	fb93 f1f2 	sdiv	r1, r3, r2
 8000c70:	fb01 f202 	mul.w	r2, r1, r2
 8000c74:	1a9b      	subs	r3, r3, r2
 8000c76:	4a68      	ldr	r2, [pc, #416]	@ (8000e18 <read_pwm+0x2ec>)
 8000c78:	6013      	str	r3, [r2, #0]
						read_1.out = media_filter(array_read_ch1,10);
 8000c7a:	210a      	movs	r1, #10
 8000c7c:	4867      	ldr	r0, [pc, #412]	@ (8000e1c <read_pwm+0x2f0>)
 8000c7e:	f7ff fef4 	bl	8000a6a <media_filter>
 8000c82:	4603      	mov	r3, r0
 8000c84:	4a62      	ldr	r2, [pc, #392]	@ (8000e10 <read_pwm+0x2e4>)
 8000c86:	6093      	str	r3, [r2, #8]
						GPIO_InitStruct.Pin = CH1_Pin;
 8000c88:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c8c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c90:	4b64      	ldr	r3, [pc, #400]	@ (8000e24 <read_pwm+0x2f8>)
 8000c92:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c96:	2300      	movs	r3, #0
 8000c98:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
						HAL_GPIO_Init(CH1_GPIO_Port, &GPIO_InitStruct);
 8000c9c:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	4859      	ldr	r0, [pc, #356]	@ (8000e08 <read_pwm+0x2dc>)
 8000ca4:	f001 fc38 	bl	8002518 <HAL_GPIO_Init>
			break;
 8000ca8:	f000 bdcc 	b.w	8001844 <read_pwm+0xd18>
			case 2:
				if(HAL_GPIO_ReadPin(CH2_GPIO_Port, CH2_Pin)==1)
 8000cac:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000cb0:	4855      	ldr	r0, [pc, #340]	@ (8000e08 <read_pwm+0x2dc>)
 8000cb2:	f001 fdc5 	bl	8002840 <HAL_GPIO_ReadPin>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	d116      	bne.n	8000cea <read_pwm+0x1be>
					{
						read_2.start = htim1.Instance->CNT;
 8000cbc:	4b53      	ldr	r3, [pc, #332]	@ (8000e0c <read_pwm+0x2e0>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cc2:	4a59      	ldr	r2, [pc, #356]	@ (8000e28 <read_pwm+0x2fc>)
 8000cc4:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH2_Pin;
 8000cc6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000cca:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cce:	4b51      	ldr	r3, [pc, #324]	@ (8000e14 <read_pwm+0x2e8>)
 8000cd0:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
						HAL_GPIO_Init(CH2_GPIO_Port, &GPIO_InitStruct);
 8000cda:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8000cde:	4619      	mov	r1, r3
 8000ce0:	4849      	ldr	r0, [pc, #292]	@ (8000e08 <read_pwm+0x2dc>)
 8000ce2:	f001 fc19 	bl	8002518 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH2_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH2_GPIO_Port, &GPIO_InitStruct);
					}
			break;
 8000ce6:	f000 bdad 	b.w	8001844 <read_pwm+0xd18>
						read_2.end = htim1.Instance->CNT;
 8000cea:	4b48      	ldr	r3, [pc, #288]	@ (8000e0c <read_pwm+0x2e0>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cf0:	4a4d      	ldr	r2, [pc, #308]	@ (8000e28 <read_pwm+0x2fc>)
 8000cf2:	6053      	str	r3, [r2, #4]
						if(read_2.start > read_2.end)
 8000cf4:	4b4c      	ldr	r3, [pc, #304]	@ (8000e28 <read_pwm+0x2fc>)
 8000cf6:	681a      	ldr	r2, [r3, #0]
 8000cf8:	4b4b      	ldr	r3, [pc, #300]	@ (8000e28 <read_pwm+0x2fc>)
 8000cfa:	685b      	ldr	r3, [r3, #4]
 8000cfc:	429a      	cmp	r2, r3
 8000cfe:	d90a      	bls.n	8000d16 <read_pwm+0x1ea>
							read_2.out = 65535 - read_2.start + read_2.end;
 8000d00:	4b49      	ldr	r3, [pc, #292]	@ (8000e28 <read_pwm+0x2fc>)
 8000d02:	685a      	ldr	r2, [r3, #4]
 8000d04:	4b48      	ldr	r3, [pc, #288]	@ (8000e28 <read_pwm+0x2fc>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	1ad3      	subs	r3, r2, r3
 8000d0a:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000d0e:	33ff      	adds	r3, #255	@ 0xff
 8000d10:	4a45      	ldr	r2, [pc, #276]	@ (8000e28 <read_pwm+0x2fc>)
 8000d12:	6093      	str	r3, [r2, #8]
 8000d14:	e006      	b.n	8000d24 <read_pwm+0x1f8>
							read_2.out = read_2.end - read_2.start;
 8000d16:	4b44      	ldr	r3, [pc, #272]	@ (8000e28 <read_pwm+0x2fc>)
 8000d18:	685a      	ldr	r2, [r3, #4]
 8000d1a:	4b43      	ldr	r3, [pc, #268]	@ (8000e28 <read_pwm+0x2fc>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	1ad3      	subs	r3, r2, r3
 8000d20:	4a41      	ldr	r2, [pc, #260]	@ (8000e28 <read_pwm+0x2fc>)
 8000d22:	6093      	str	r3, [r2, #8]
						if(read_2.out >= 61200)
 8000d24:	4b40      	ldr	r3, [pc, #256]	@ (8000e28 <read_pwm+0x2fc>)
 8000d26:	689b      	ldr	r3, [r3, #8]
 8000d28:	f64e 720f 	movw	r2, #61199	@ 0xef0f
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d904      	bls.n	8000d3a <read_pwm+0x20e>
							read_2.out = 61200;
 8000d30:	4b3d      	ldr	r3, [pc, #244]	@ (8000e28 <read_pwm+0x2fc>)
 8000d32:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8000d36:	609a      	str	r2, [r3, #8]
 8000d38:	e01a      	b.n	8000d70 <read_pwm+0x244>
						else if(read_2.out <= 7000)
 8000d3a:	4b3b      	ldr	r3, [pc, #236]	@ (8000e28 <read_pwm+0x2fc>)
 8000d3c:	689b      	ldr	r3, [r3, #8]
 8000d3e:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d804      	bhi.n	8000d50 <read_pwm+0x224>
							read_2.out = 7000;
 8000d46:	4b38      	ldr	r3, [pc, #224]	@ (8000e28 <read_pwm+0x2fc>)
 8000d48:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8000d4c:	609a      	str	r2, [r3, #8]
 8000d4e:	e00f      	b.n	8000d70 <read_pwm+0x244>
						else if(40000 < read_2.out && read_2.out < 45000)
 8000d50:	4b35      	ldr	r3, [pc, #212]	@ (8000e28 <read_pwm+0x2fc>)
 8000d52:	689b      	ldr	r3, [r3, #8]
 8000d54:	f649 4240 	movw	r2, #40000	@ 0x9c40
 8000d58:	4293      	cmp	r3, r2
 8000d5a:	d909      	bls.n	8000d70 <read_pwm+0x244>
 8000d5c:	4b32      	ldr	r3, [pc, #200]	@ (8000e28 <read_pwm+0x2fc>)
 8000d5e:	689b      	ldr	r3, [r3, #8]
 8000d60:	f64a 72c7 	movw	r2, #44999	@ 0xafc7
 8000d64:	4293      	cmp	r3, r2
 8000d66:	d803      	bhi.n	8000d70 <read_pwm+0x244>
							read_2.out = 43250;
 8000d68:	4b2f      	ldr	r3, [pc, #188]	@ (8000e28 <read_pwm+0x2fc>)
 8000d6a:	f64a 02f2 	movw	r2, #43250	@ 0xa8f2
 8000d6e:	609a      	str	r2, [r3, #8]
						array_read_ch2[count_ch2] = read_2.out;
 8000d70:	4b2e      	ldr	r3, [pc, #184]	@ (8000e2c <read_pwm+0x300>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a2c      	ldr	r2, [pc, #176]	@ (8000e28 <read_pwm+0x2fc>)
 8000d76:	6892      	ldr	r2, [r2, #8]
 8000d78:	492d      	ldr	r1, [pc, #180]	@ (8000e30 <read_pwm+0x304>)
 8000d7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					    count_ch2 = (count_ch2 + 1) % size;
 8000d7e:	4b2b      	ldr	r3, [pc, #172]	@ (8000e2c <read_pwm+0x300>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	3301      	adds	r3, #1
 8000d84:	4a26      	ldr	r2, [pc, #152]	@ (8000e20 <read_pwm+0x2f4>)
 8000d86:	6812      	ldr	r2, [r2, #0]
 8000d88:	fb93 f1f2 	sdiv	r1, r3, r2
 8000d8c:	fb01 f202 	mul.w	r2, r1, r2
 8000d90:	1a9b      	subs	r3, r3, r2
 8000d92:	4a26      	ldr	r2, [pc, #152]	@ (8000e2c <read_pwm+0x300>)
 8000d94:	6013      	str	r3, [r2, #0]
						read_2.out = media_filter(array_read_ch2,10);
 8000d96:	210a      	movs	r1, #10
 8000d98:	4825      	ldr	r0, [pc, #148]	@ (8000e30 <read_pwm+0x304>)
 8000d9a:	f7ff fe66 	bl	8000a6a <media_filter>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	4a21      	ldr	r2, [pc, #132]	@ (8000e28 <read_pwm+0x2fc>)
 8000da2:	6093      	str	r3, [r2, #8]
						GPIO_InitStruct.Pin = CH2_Pin;
 8000da4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000da8:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dac:	4b1d      	ldr	r3, [pc, #116]	@ (8000e24 <read_pwm+0x2f8>)
 8000dae:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db2:	2300      	movs	r3, #0
 8000db4:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
						HAL_GPIO_Init(CH2_GPIO_Port, &GPIO_InitStruct);
 8000db8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4812      	ldr	r0, [pc, #72]	@ (8000e08 <read_pwm+0x2dc>)
 8000dc0:	f001 fbaa 	bl	8002518 <HAL_GPIO_Init>
			break;
 8000dc4:	f000 bd3e 	b.w	8001844 <read_pwm+0xd18>
			case 3:
				if(HAL_GPIO_ReadPin(CH3_GPIO_Port, CH3_Pin)==1)
 8000dc8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000dcc:	480e      	ldr	r0, [pc, #56]	@ (8000e08 <read_pwm+0x2dc>)
 8000dce:	f001 fd37 	bl	8002840 <HAL_GPIO_ReadPin>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	d12f      	bne.n	8000e38 <read_pwm+0x30c>
					{
						read_3.start = htim1.Instance->CNT;
 8000dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000e0c <read_pwm+0x2e0>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dde:	4a15      	ldr	r2, [pc, #84]	@ (8000e34 <read_pwm+0x308>)
 8000de0:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH3_Pin;
 8000de2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000de6:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000dea:	4b0a      	ldr	r3, [pc, #40]	@ (8000e14 <read_pwm+0x2e8>)
 8000dec:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df0:	2300      	movs	r3, #0
 8000df2:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
						HAL_GPIO_Init(CH3_GPIO_Port, &GPIO_InitStruct);
 8000df6:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	4802      	ldr	r0, [pc, #8]	@ (8000e08 <read_pwm+0x2dc>)
 8000dfe:	f001 fb8b 	bl	8002518 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH3_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH3_GPIO_Port, &GPIO_InitStruct);
					}
			break;
 8000e02:	f000 bd1f 	b.w	8001844 <read_pwm+0xd18>
 8000e06:	bf00      	nop
 8000e08:	40011000 	.word	0x40011000
 8000e0c:	20000030 	.word	0x20000030
 8000e10:	2000021c 	.word	0x2000021c
 8000e14:	10210000 	.word	0x10210000
 8000e18:	200001c4 	.word	0x200001c4
 8000e1c:	200001cc 	.word	0x200001cc
 8000e20:	20000000 	.word	0x20000000
 8000e24:	10110000 	.word	0x10110000
 8000e28:	2000022c 	.word	0x2000022c
 8000e2c:	200001c8 	.word	0x200001c8
 8000e30:	200001f4 	.word	0x200001f4
 8000e34:	2000023c 	.word	0x2000023c
						read_3.end = htim1.Instance->CNT;
 8000e38:	4ba0      	ldr	r3, [pc, #640]	@ (80010bc <read_pwm+0x590>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e3e:	4aa0      	ldr	r2, [pc, #640]	@ (80010c0 <read_pwm+0x594>)
 8000e40:	6053      	str	r3, [r2, #4]
						if(read_3.start > read_3.end)
 8000e42:	4b9f      	ldr	r3, [pc, #636]	@ (80010c0 <read_pwm+0x594>)
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	4b9e      	ldr	r3, [pc, #632]	@ (80010c0 <read_pwm+0x594>)
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	d90a      	bls.n	8000e64 <read_pwm+0x338>
							read_3.out = 65535 - read_3.start + read_3.end;
 8000e4e:	4b9c      	ldr	r3, [pc, #624]	@ (80010c0 <read_pwm+0x594>)
 8000e50:	685a      	ldr	r2, [r3, #4]
 8000e52:	4b9b      	ldr	r3, [pc, #620]	@ (80010c0 <read_pwm+0x594>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	1ad3      	subs	r3, r2, r3
 8000e58:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000e5c:	33ff      	adds	r3, #255	@ 0xff
 8000e5e:	4a98      	ldr	r2, [pc, #608]	@ (80010c0 <read_pwm+0x594>)
 8000e60:	6093      	str	r3, [r2, #8]
 8000e62:	e006      	b.n	8000e72 <read_pwm+0x346>
							read_3.out = read_3.end - read_3.start;
 8000e64:	4b96      	ldr	r3, [pc, #600]	@ (80010c0 <read_pwm+0x594>)
 8000e66:	685a      	ldr	r2, [r3, #4]
 8000e68:	4b95      	ldr	r3, [pc, #596]	@ (80010c0 <read_pwm+0x594>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	1ad3      	subs	r3, r2, r3
 8000e6e:	4a94      	ldr	r2, [pc, #592]	@ (80010c0 <read_pwm+0x594>)
 8000e70:	6093      	str	r3, [r2, #8]
						if(read_3.out >= 61200)
 8000e72:	4b93      	ldr	r3, [pc, #588]	@ (80010c0 <read_pwm+0x594>)
 8000e74:	689b      	ldr	r3, [r3, #8]
 8000e76:	f64e 720f 	movw	r2, #61199	@ 0xef0f
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d904      	bls.n	8000e88 <read_pwm+0x35c>
							read_3.out = 61200;
 8000e7e:	4b90      	ldr	r3, [pc, #576]	@ (80010c0 <read_pwm+0x594>)
 8000e80:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8000e84:	609a      	str	r2, [r3, #8]
 8000e86:	e01a      	b.n	8000ebe <read_pwm+0x392>
						else if(read_3.out <= 7000)
 8000e88:	4b8d      	ldr	r3, [pc, #564]	@ (80010c0 <read_pwm+0x594>)
 8000e8a:	689b      	ldr	r3, [r3, #8]
 8000e8c:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d804      	bhi.n	8000e9e <read_pwm+0x372>
							read_3.out = 7000;
 8000e94:	4b8a      	ldr	r3, [pc, #552]	@ (80010c0 <read_pwm+0x594>)
 8000e96:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8000e9a:	609a      	str	r2, [r3, #8]
 8000e9c:	e00f      	b.n	8000ebe <read_pwm+0x392>
						else if(40000 <= read_3.out && read_3.out <= 45000)
 8000e9e:	4b88      	ldr	r3, [pc, #544]	@ (80010c0 <read_pwm+0x594>)
 8000ea0:	689b      	ldr	r3, [r3, #8]
 8000ea2:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d909      	bls.n	8000ebe <read_pwm+0x392>
 8000eaa:	4b85      	ldr	r3, [pc, #532]	@ (80010c0 <read_pwm+0x594>)
 8000eac:	689b      	ldr	r3, [r3, #8]
 8000eae:	f64a 72c8 	movw	r2, #45000	@ 0xafc8
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d803      	bhi.n	8000ebe <read_pwm+0x392>
							read_3.out = 41300;
 8000eb6:	4b82      	ldr	r3, [pc, #520]	@ (80010c0 <read_pwm+0x594>)
 8000eb8:	f24a 1254 	movw	r2, #41300	@ 0xa154
 8000ebc:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH3_Pin;
 8000ebe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ec2:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ec6:	4b7f      	ldr	r3, [pc, #508]	@ (80010c4 <read_pwm+0x598>)
 8000ec8:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
						HAL_GPIO_Init(CH3_GPIO_Port, &GPIO_InitStruct);
 8000ed2:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	487b      	ldr	r0, [pc, #492]	@ (80010c8 <read_pwm+0x59c>)
 8000eda:	f001 fb1d 	bl	8002518 <HAL_GPIO_Init>
			break;
 8000ede:	f000 bcb1 	b.w	8001844 <read_pwm+0xd18>
			case 4:
				if(HAL_GPIO_ReadPin(CH4_GPIO_Port, CH4_Pin)==1)
 8000ee2:	2101      	movs	r1, #1
 8000ee4:	4879      	ldr	r0, [pc, #484]	@ (80010cc <read_pwm+0x5a0>)
 8000ee6:	f001 fcab 	bl	8002840 <HAL_GPIO_ReadPin>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d115      	bne.n	8000f1c <read_pwm+0x3f0>
					{
						read_4.start = htim1.Instance->CNT;
 8000ef0:	4b72      	ldr	r3, [pc, #456]	@ (80010bc <read_pwm+0x590>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ef6:	4a76      	ldr	r2, [pc, #472]	@ (80010d0 <read_pwm+0x5a4>)
 8000ef8:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH4_Pin;
 8000efa:	2301      	movs	r3, #1
 8000efc:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f00:	4b74      	ldr	r3, [pc, #464]	@ (80010d4 <read_pwm+0x5a8>)
 8000f02:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	2300      	movs	r3, #0
 8000f08:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
						HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8000f0c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8000f10:	4619      	mov	r1, r3
 8000f12:	486e      	ldr	r0, [pc, #440]	@ (80010cc <read_pwm+0x5a0>)
 8000f14:	f001 fb00 	bl	8002518 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH4_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 8000f18:	f000 bc94 	b.w	8001844 <read_pwm+0xd18>
						read_4.end = htim1.Instance->CNT;
 8000f1c:	4b67      	ldr	r3, [pc, #412]	@ (80010bc <read_pwm+0x590>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f22:	4a6b      	ldr	r2, [pc, #428]	@ (80010d0 <read_pwm+0x5a4>)
 8000f24:	6053      	str	r3, [r2, #4]
						if(read_4.start > read_4.end)
 8000f26:	4b6a      	ldr	r3, [pc, #424]	@ (80010d0 <read_pwm+0x5a4>)
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	4b69      	ldr	r3, [pc, #420]	@ (80010d0 <read_pwm+0x5a4>)
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d90a      	bls.n	8000f48 <read_pwm+0x41c>
							read_4.out = 65535 - read_4.start + read_4.end;
 8000f32:	4b67      	ldr	r3, [pc, #412]	@ (80010d0 <read_pwm+0x5a4>)
 8000f34:	685a      	ldr	r2, [r3, #4]
 8000f36:	4b66      	ldr	r3, [pc, #408]	@ (80010d0 <read_pwm+0x5a4>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	1ad3      	subs	r3, r2, r3
 8000f3c:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000f40:	33ff      	adds	r3, #255	@ 0xff
 8000f42:	4a63      	ldr	r2, [pc, #396]	@ (80010d0 <read_pwm+0x5a4>)
 8000f44:	6093      	str	r3, [r2, #8]
 8000f46:	e006      	b.n	8000f56 <read_pwm+0x42a>
							read_4.out = read_4.end - read_4.start;
 8000f48:	4b61      	ldr	r3, [pc, #388]	@ (80010d0 <read_pwm+0x5a4>)
 8000f4a:	685a      	ldr	r2, [r3, #4]
 8000f4c:	4b60      	ldr	r3, [pc, #384]	@ (80010d0 <read_pwm+0x5a4>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	4a5f      	ldr	r2, [pc, #380]	@ (80010d0 <read_pwm+0x5a4>)
 8000f54:	6093      	str	r3, [r2, #8]
						if(read_4.out > 61200)
 8000f56:	4b5e      	ldr	r3, [pc, #376]	@ (80010d0 <read_pwm+0x5a4>)
 8000f58:	689b      	ldr	r3, [r3, #8]
 8000f5a:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d904      	bls.n	8000f6c <read_pwm+0x440>
							read_4.out = 61200;
 8000f62:	4b5b      	ldr	r3, [pc, #364]	@ (80010d0 <read_pwm+0x5a4>)
 8000f64:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8000f68:	609a      	str	r2, [r3, #8]
 8000f6a:	e01a      	b.n	8000fa2 <read_pwm+0x476>
						else if(read_4.out < 25000)
 8000f6c:	4b58      	ldr	r3, [pc, #352]	@ (80010d0 <read_pwm+0x5a4>)
 8000f6e:	689b      	ldr	r3, [r3, #8]
 8000f70:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d804      	bhi.n	8000f82 <read_pwm+0x456>
							read_4.out = 25000;
 8000f78:	4b55      	ldr	r3, [pc, #340]	@ (80010d0 <read_pwm+0x5a4>)
 8000f7a:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8000f7e:	609a      	str	r2, [r3, #8]
 8000f80:	e00f      	b.n	8000fa2 <read_pwm+0x476>
						else if(40000 <= read_4.out && read_4.out <= 45000)
 8000f82:	4b53      	ldr	r3, [pc, #332]	@ (80010d0 <read_pwm+0x5a4>)
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d909      	bls.n	8000fa2 <read_pwm+0x476>
 8000f8e:	4b50      	ldr	r3, [pc, #320]	@ (80010d0 <read_pwm+0x5a4>)
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	f64a 72c8 	movw	r2, #45000	@ 0xafc8
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d803      	bhi.n	8000fa2 <read_pwm+0x476>
							read_4.out = 42900;
 8000f9a:	4b4d      	ldr	r3, [pc, #308]	@ (80010d0 <read_pwm+0x5a4>)
 8000f9c:	f24a 7294 	movw	r2, #42900	@ 0xa794
 8000fa0:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH4_Pin;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fa8:	4b46      	ldr	r3, [pc, #280]	@ (80010c4 <read_pwm+0x598>)
 8000faa:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
						HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8000fb4:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4844      	ldr	r0, [pc, #272]	@ (80010cc <read_pwm+0x5a0>)
 8000fbc:	f001 faac 	bl	8002518 <HAL_GPIO_Init>
					break;
 8000fc0:	f000 bc40 	b.w	8001844 <read_pwm+0xd18>
			case 5:
				if(HAL_GPIO_ReadPin(CH5_GPIO_Port, CH5_Pin)==1)
 8000fc4:	2108      	movs	r1, #8
 8000fc6:	4844      	ldr	r0, [pc, #272]	@ (80010d8 <read_pwm+0x5ac>)
 8000fc8:	f001 fc3a 	bl	8002840 <HAL_GPIO_ReadPin>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d115      	bne.n	8000ffe <read_pwm+0x4d2>
					{
						read_5.start = htim1.Instance->CNT;
 8000fd2:	4b3a      	ldr	r3, [pc, #232]	@ (80010bc <read_pwm+0x590>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fd8:	4a40      	ldr	r2, [pc, #256]	@ (80010dc <read_pwm+0x5b0>)
 8000fda:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH5_Pin;
 8000fdc:	2308      	movs	r3, #8
 8000fde:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000fe2:	4b3c      	ldr	r3, [pc, #240]	@ (80010d4 <read_pwm+0x5a8>)
 8000fe4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
						HAL_GPIO_Init(CH5_GPIO_Port, &GPIO_InitStruct);
 8000fee:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4838      	ldr	r0, [pc, #224]	@ (80010d8 <read_pwm+0x5ac>)
 8000ff6:	f001 fa8f 	bl	8002518 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH5_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH5_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 8000ffa:	f000 bc23 	b.w	8001844 <read_pwm+0xd18>
						read_5.end = htim1.Instance->CNT;
 8000ffe:	4b2f      	ldr	r3, [pc, #188]	@ (80010bc <read_pwm+0x590>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001004:	4a35      	ldr	r2, [pc, #212]	@ (80010dc <read_pwm+0x5b0>)
 8001006:	6053      	str	r3, [r2, #4]
						if(read_5.start > read_5.end)
 8001008:	4b34      	ldr	r3, [pc, #208]	@ (80010dc <read_pwm+0x5b0>)
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	4b33      	ldr	r3, [pc, #204]	@ (80010dc <read_pwm+0x5b0>)
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	429a      	cmp	r2, r3
 8001012:	d90a      	bls.n	800102a <read_pwm+0x4fe>
							read_5.out = 65535 - read_5.start + read_5.end;
 8001014:	4b31      	ldr	r3, [pc, #196]	@ (80010dc <read_pwm+0x5b0>)
 8001016:	685a      	ldr	r2, [r3, #4]
 8001018:	4b30      	ldr	r3, [pc, #192]	@ (80010dc <read_pwm+0x5b0>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001022:	33ff      	adds	r3, #255	@ 0xff
 8001024:	4a2d      	ldr	r2, [pc, #180]	@ (80010dc <read_pwm+0x5b0>)
 8001026:	6093      	str	r3, [r2, #8]
 8001028:	e006      	b.n	8001038 <read_pwm+0x50c>
							read_5.out = read_5.end - read_5.start;
 800102a:	4b2c      	ldr	r3, [pc, #176]	@ (80010dc <read_pwm+0x5b0>)
 800102c:	685a      	ldr	r2, [r3, #4]
 800102e:	4b2b      	ldr	r3, [pc, #172]	@ (80010dc <read_pwm+0x5b0>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	1ad3      	subs	r3, r2, r3
 8001034:	4a29      	ldr	r2, [pc, #164]	@ (80010dc <read_pwm+0x5b0>)
 8001036:	6093      	str	r3, [r2, #8]
						if(read_5.out > 61200)
 8001038:	4b28      	ldr	r3, [pc, #160]	@ (80010dc <read_pwm+0x5b0>)
 800103a:	689b      	ldr	r3, [r3, #8]
 800103c:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8001040:	4293      	cmp	r3, r2
 8001042:	d904      	bls.n	800104e <read_pwm+0x522>
							read_5.out = 61200;
 8001044:	4b25      	ldr	r3, [pc, #148]	@ (80010dc <read_pwm+0x5b0>)
 8001046:	f64e 7210 	movw	r2, #61200	@ 0xef10
 800104a:	609a      	str	r2, [r3, #8]
 800104c:	e009      	b.n	8001062 <read_pwm+0x536>
						else if(read_5.out < 7000)
 800104e:	4b23      	ldr	r3, [pc, #140]	@ (80010dc <read_pwm+0x5b0>)
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	f641 3257 	movw	r2, #6999	@ 0x1b57
 8001056:	4293      	cmp	r3, r2
 8001058:	d803      	bhi.n	8001062 <read_pwm+0x536>
							read_5.out = 7000;
 800105a:	4b20      	ldr	r3, [pc, #128]	@ (80010dc <read_pwm+0x5b0>)
 800105c:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8001060:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH5_Pin;
 8001062:	2308      	movs	r3, #8
 8001064:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001068:	4b16      	ldr	r3, [pc, #88]	@ (80010c4 <read_pwm+0x598>)
 800106a:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106e:	2300      	movs	r3, #0
 8001070:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
						HAL_GPIO_Init(CH5_GPIO_Port, &GPIO_InitStruct);
 8001074:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001078:	4619      	mov	r1, r3
 800107a:	4817      	ldr	r0, [pc, #92]	@ (80010d8 <read_pwm+0x5ac>)
 800107c:	f001 fa4c 	bl	8002518 <HAL_GPIO_Init>
					break;
 8001080:	e3e0      	b.n	8001844 <read_pwm+0xd18>
			case 6:
				if(HAL_GPIO_ReadPin(CH6_GPIO_Port, CH6_Pin)==1)
 8001082:	2110      	movs	r1, #16
 8001084:	4814      	ldr	r0, [pc, #80]	@ (80010d8 <read_pwm+0x5ac>)
 8001086:	f001 fbdb 	bl	8002840 <HAL_GPIO_ReadPin>
 800108a:	4603      	mov	r3, r0
 800108c:	2b01      	cmp	r3, #1
 800108e:	d129      	bne.n	80010e4 <read_pwm+0x5b8>
					{
						read_6.start = htim1.Instance->CNT;
 8001090:	4b0a      	ldr	r3, [pc, #40]	@ (80010bc <read_pwm+0x590>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001096:	4a12      	ldr	r2, [pc, #72]	@ (80010e0 <read_pwm+0x5b4>)
 8001098:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH6_Pin;
 800109a:	2310      	movs	r3, #16
 800109c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010a0:	4b0c      	ldr	r3, [pc, #48]	@ (80010d4 <read_pwm+0x5a8>)
 80010a2:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a6:	2300      	movs	r3, #0
 80010a8:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
						HAL_GPIO_Init(CH6_GPIO_Port, &GPIO_InitStruct);
 80010ac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80010b0:	4619      	mov	r1, r3
 80010b2:	4809      	ldr	r0, [pc, #36]	@ (80010d8 <read_pwm+0x5ac>)
 80010b4:	f001 fa30 	bl	8002518 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH6_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH6_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 80010b8:	e3c4      	b.n	8001844 <read_pwm+0xd18>
 80010ba:	bf00      	nop
 80010bc:	20000030 	.word	0x20000030
 80010c0:	2000023c 	.word	0x2000023c
 80010c4:	10110000 	.word	0x10110000
 80010c8:	40011000 	.word	0x40011000
 80010cc:	40011400 	.word	0x40011400
 80010d0:	2000024c 	.word	0x2000024c
 80010d4:	10210000 	.word	0x10210000
 80010d8:	40010c00 	.word	0x40010c00
 80010dc:	2000025c 	.word	0x2000025c
 80010e0:	2000026c 	.word	0x2000026c
						read_6.end = htim1.Instance->CNT;
 80010e4:	4ba0      	ldr	r3, [pc, #640]	@ (8001368 <read_pwm+0x83c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ea:	4aa0      	ldr	r2, [pc, #640]	@ (800136c <read_pwm+0x840>)
 80010ec:	6053      	str	r3, [r2, #4]
						if(read_6.start > read_6.end)
 80010ee:	4b9f      	ldr	r3, [pc, #636]	@ (800136c <read_pwm+0x840>)
 80010f0:	681a      	ldr	r2, [r3, #0]
 80010f2:	4b9e      	ldr	r3, [pc, #632]	@ (800136c <read_pwm+0x840>)
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d90a      	bls.n	8001110 <read_pwm+0x5e4>
							read_6.out = 65535 - read_6.start + read_6.end;
 80010fa:	4b9c      	ldr	r3, [pc, #624]	@ (800136c <read_pwm+0x840>)
 80010fc:	685a      	ldr	r2, [r3, #4]
 80010fe:	4b9b      	ldr	r3, [pc, #620]	@ (800136c <read_pwm+0x840>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	1ad3      	subs	r3, r2, r3
 8001104:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001108:	33ff      	adds	r3, #255	@ 0xff
 800110a:	4a98      	ldr	r2, [pc, #608]	@ (800136c <read_pwm+0x840>)
 800110c:	6093      	str	r3, [r2, #8]
 800110e:	e006      	b.n	800111e <read_pwm+0x5f2>
							read_6.out = read_6.end - read_6.start;
 8001110:	4b96      	ldr	r3, [pc, #600]	@ (800136c <read_pwm+0x840>)
 8001112:	685a      	ldr	r2, [r3, #4]
 8001114:	4b95      	ldr	r3, [pc, #596]	@ (800136c <read_pwm+0x840>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	4a94      	ldr	r2, [pc, #592]	@ (800136c <read_pwm+0x840>)
 800111c:	6093      	str	r3, [r2, #8]
						if(read_6.out > 13700)
 800111e:	4b93      	ldr	r3, [pc, #588]	@ (800136c <read_pwm+0x840>)
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	f243 5284 	movw	r2, #13700	@ 0x3584
 8001126:	4293      	cmp	r3, r2
 8001128:	d904      	bls.n	8001134 <read_pwm+0x608>
							read_6.out = 13700;
 800112a:	4b90      	ldr	r3, [pc, #576]	@ (800136c <read_pwm+0x840>)
 800112c:	f243 5284 	movw	r2, #13700	@ 0x3584
 8001130:	609a      	str	r2, [r3, #8]
 8001132:	e009      	b.n	8001148 <read_pwm+0x61c>
						else if(read_6.out < 6900)
 8001134:	4b8d      	ldr	r3, [pc, #564]	@ (800136c <read_pwm+0x840>)
 8001136:	689b      	ldr	r3, [r3, #8]
 8001138:	f641 22f3 	movw	r2, #6899	@ 0x1af3
 800113c:	4293      	cmp	r3, r2
 800113e:	d803      	bhi.n	8001148 <read_pwm+0x61c>
							read_6.out = 6900;
 8001140:	4b8a      	ldr	r3, [pc, #552]	@ (800136c <read_pwm+0x840>)
 8001142:	f641 22f4 	movw	r2, #6900	@ 0x1af4
 8001146:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH6_Pin;
 8001148:	2310      	movs	r3, #16
 800114a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800114e:	4b88      	ldr	r3, [pc, #544]	@ (8001370 <read_pwm+0x844>)
 8001150:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001154:	2300      	movs	r3, #0
 8001156:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
						HAL_GPIO_Init(CH6_GPIO_Port, &GPIO_InitStruct);
 800115a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800115e:	4619      	mov	r1, r3
 8001160:	4884      	ldr	r0, [pc, #528]	@ (8001374 <read_pwm+0x848>)
 8001162:	f001 f9d9 	bl	8002518 <HAL_GPIO_Init>
					break;
 8001166:	e36d      	b.n	8001844 <read_pwm+0xd18>
			case 7:
					if(HAL_GPIO_ReadPin(CH7_GPIO_Port, CH7_Pin)==1)
 8001168:	2120      	movs	r1, #32
 800116a:	4882      	ldr	r0, [pc, #520]	@ (8001374 <read_pwm+0x848>)
 800116c:	f001 fb68 	bl	8002840 <HAL_GPIO_ReadPin>
 8001170:	4603      	mov	r3, r0
 8001172:	2b01      	cmp	r3, #1
 8001174:	d114      	bne.n	80011a0 <read_pwm+0x674>
					{
						read_7.start = htim1.Instance->CNT;
 8001176:	4b7c      	ldr	r3, [pc, #496]	@ (8001368 <read_pwm+0x83c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800117c:	4a7e      	ldr	r2, [pc, #504]	@ (8001378 <read_pwm+0x84c>)
 800117e:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH7_Pin;
 8001180:	2320      	movs	r3, #32
 8001182:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001186:	4b7d      	ldr	r3, [pc, #500]	@ (800137c <read_pwm+0x850>)
 8001188:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118c:	2300      	movs	r3, #0
 800118e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
						HAL_GPIO_Init(CH7_GPIO_Port, &GPIO_InitStruct);
 8001192:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001196:	4619      	mov	r1, r3
 8001198:	4876      	ldr	r0, [pc, #472]	@ (8001374 <read_pwm+0x848>)
 800119a:	f001 f9bd 	bl	8002518 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH7_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH7_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 800119e:	e351      	b.n	8001844 <read_pwm+0xd18>
						read_7.end = htim1.Instance->CNT;
 80011a0:	4b71      	ldr	r3, [pc, #452]	@ (8001368 <read_pwm+0x83c>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011a6:	4a74      	ldr	r2, [pc, #464]	@ (8001378 <read_pwm+0x84c>)
 80011a8:	6053      	str	r3, [r2, #4]
						if( read_7.start > read_7.end)
 80011aa:	4b73      	ldr	r3, [pc, #460]	@ (8001378 <read_pwm+0x84c>)
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	4b72      	ldr	r3, [pc, #456]	@ (8001378 <read_pwm+0x84c>)
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	429a      	cmp	r2, r3
 80011b4:	d90a      	bls.n	80011cc <read_pwm+0x6a0>
							read_7.out = 65535 - read_7.start + read_7.end;
 80011b6:	4b70      	ldr	r3, [pc, #448]	@ (8001378 <read_pwm+0x84c>)
 80011b8:	685a      	ldr	r2, [r3, #4]
 80011ba:	4b6f      	ldr	r3, [pc, #444]	@ (8001378 <read_pwm+0x84c>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	1ad3      	subs	r3, r2, r3
 80011c0:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80011c4:	33ff      	adds	r3, #255	@ 0xff
 80011c6:	4a6c      	ldr	r2, [pc, #432]	@ (8001378 <read_pwm+0x84c>)
 80011c8:	6093      	str	r3, [r2, #8]
 80011ca:	e006      	b.n	80011da <read_pwm+0x6ae>
							read_7.out = read_7.end - read_7.start;
 80011cc:	4b6a      	ldr	r3, [pc, #424]	@ (8001378 <read_pwm+0x84c>)
 80011ce:	685a      	ldr	r2, [r3, #4]
 80011d0:	4b69      	ldr	r3, [pc, #420]	@ (8001378 <read_pwm+0x84c>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	4a68      	ldr	r2, [pc, #416]	@ (8001378 <read_pwm+0x84c>)
 80011d8:	6093      	str	r3, [r2, #8]
						if(read_7.out > 13500)
 80011da:	4b67      	ldr	r3, [pc, #412]	@ (8001378 <read_pwm+0x84c>)
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	f243 42bc 	movw	r2, #13500	@ 0x34bc
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d904      	bls.n	80011f0 <read_pwm+0x6c4>
							read_7.out = 13500;
 80011e6:	4b64      	ldr	r3, [pc, #400]	@ (8001378 <read_pwm+0x84c>)
 80011e8:	f243 42bc 	movw	r2, #13500	@ 0x34bc
 80011ec:	609a      	str	r2, [r3, #8]
 80011ee:	e009      	b.n	8001204 <read_pwm+0x6d8>
						else if(read_7.out < 7140)
 80011f0:	4b61      	ldr	r3, [pc, #388]	@ (8001378 <read_pwm+0x84c>)
 80011f2:	689b      	ldr	r3, [r3, #8]
 80011f4:	f641 32e3 	movw	r2, #7139	@ 0x1be3
 80011f8:	4293      	cmp	r3, r2
 80011fa:	d803      	bhi.n	8001204 <read_pwm+0x6d8>
							read_7.out = 7140;
 80011fc:	4b5e      	ldr	r3, [pc, #376]	@ (8001378 <read_pwm+0x84c>)
 80011fe:	f641 32e4 	movw	r2, #7140	@ 0x1be4
 8001202:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH7_Pin;
 8001204:	2320      	movs	r3, #32
 8001206:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800120a:	4b59      	ldr	r3, [pc, #356]	@ (8001370 <read_pwm+0x844>)
 800120c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001210:	2300      	movs	r3, #0
 8001212:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
						HAL_GPIO_Init(CH7_GPIO_Port, &GPIO_InitStruct);
 8001216:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800121a:	4619      	mov	r1, r3
 800121c:	4855      	ldr	r0, [pc, #340]	@ (8001374 <read_pwm+0x848>)
 800121e:	f001 f97b 	bl	8002518 <HAL_GPIO_Init>
					break;
 8001222:	e30f      	b.n	8001844 <read_pwm+0xd18>
			case 8:
					if(HAL_GPIO_ReadPin(CH8_GPIO_Port, CH8_Pin)==1)
 8001224:	2140      	movs	r1, #64	@ 0x40
 8001226:	4853      	ldr	r0, [pc, #332]	@ (8001374 <read_pwm+0x848>)
 8001228:	f001 fb0a 	bl	8002840 <HAL_GPIO_ReadPin>
 800122c:	4603      	mov	r3, r0
 800122e:	2b01      	cmp	r3, #1
 8001230:	d114      	bne.n	800125c <read_pwm+0x730>
					{
						read_8.start = htim1.Instance->CNT;
 8001232:	4b4d      	ldr	r3, [pc, #308]	@ (8001368 <read_pwm+0x83c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001238:	4a51      	ldr	r2, [pc, #324]	@ (8001380 <read_pwm+0x854>)
 800123a:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH8_Pin;
 800123c:	2340      	movs	r3, #64	@ 0x40
 800123e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001242:	4b4e      	ldr	r3, [pc, #312]	@ (800137c <read_pwm+0x850>)
 8001244:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
						HAL_GPIO_Init(CH8_GPIO_Port, &GPIO_InitStruct);
 800124e:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8001252:	4619      	mov	r1, r3
 8001254:	4847      	ldr	r0, [pc, #284]	@ (8001374 <read_pwm+0x848>)
 8001256:	f001 f95f 	bl	8002518 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH8_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH8_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 800125a:	e2f3      	b.n	8001844 <read_pwm+0xd18>
						read_8.end = htim1.Instance->CNT;
 800125c:	4b42      	ldr	r3, [pc, #264]	@ (8001368 <read_pwm+0x83c>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001262:	4a47      	ldr	r2, [pc, #284]	@ (8001380 <read_pwm+0x854>)
 8001264:	6053      	str	r3, [r2, #4]
						if( read_8.start > read_8.end)
 8001266:	4b46      	ldr	r3, [pc, #280]	@ (8001380 <read_pwm+0x854>)
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	4b45      	ldr	r3, [pc, #276]	@ (8001380 <read_pwm+0x854>)
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	429a      	cmp	r2, r3
 8001270:	d90a      	bls.n	8001288 <read_pwm+0x75c>
							read_8.out = 65535 - read_8.start + read_8.end;
 8001272:	4b43      	ldr	r3, [pc, #268]	@ (8001380 <read_pwm+0x854>)
 8001274:	685a      	ldr	r2, [r3, #4]
 8001276:	4b42      	ldr	r3, [pc, #264]	@ (8001380 <read_pwm+0x854>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	1ad3      	subs	r3, r2, r3
 800127c:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001280:	33ff      	adds	r3, #255	@ 0xff
 8001282:	4a3f      	ldr	r2, [pc, #252]	@ (8001380 <read_pwm+0x854>)
 8001284:	6093      	str	r3, [r2, #8]
 8001286:	e006      	b.n	8001296 <read_pwm+0x76a>
							read_8.out = read_8.end - read_8.start;
 8001288:	4b3d      	ldr	r3, [pc, #244]	@ (8001380 <read_pwm+0x854>)
 800128a:	685a      	ldr	r2, [r3, #4]
 800128c:	4b3c      	ldr	r3, [pc, #240]	@ (8001380 <read_pwm+0x854>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	4a3b      	ldr	r2, [pc, #236]	@ (8001380 <read_pwm+0x854>)
 8001294:	6093      	str	r3, [r2, #8]
						if(read_8.out > 12500)
 8001296:	4b3a      	ldr	r3, [pc, #232]	@ (8001380 <read_pwm+0x854>)
 8001298:	689b      	ldr	r3, [r3, #8]
 800129a:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 800129e:	4293      	cmp	r3, r2
 80012a0:	d904      	bls.n	80012ac <read_pwm+0x780>
							read_8.out = 12500;
 80012a2:	4b37      	ldr	r3, [pc, #220]	@ (8001380 <read_pwm+0x854>)
 80012a4:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 80012a8:	609a      	str	r2, [r3, #8]
 80012aa:	e009      	b.n	80012c0 <read_pwm+0x794>
						else if(read_8.out < 6160)
 80012ac:	4b34      	ldr	r3, [pc, #208]	@ (8001380 <read_pwm+0x854>)
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	f641 020f 	movw	r2, #6159	@ 0x180f
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d803      	bhi.n	80012c0 <read_pwm+0x794>
							read_8.out = 6160;
 80012b8:	4b31      	ldr	r3, [pc, #196]	@ (8001380 <read_pwm+0x854>)
 80012ba:	f641 0210 	movw	r2, #6160	@ 0x1810
 80012be:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH8_Pin;
 80012c0:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80012c4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80012c8:	2240      	movs	r2, #64	@ 0x40
 80012ca:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012cc:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80012d0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80012d4:	4a26      	ldr	r2, [pc, #152]	@ (8001370 <read_pwm+0x844>)
 80012d6:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80012dc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80012e0:	2200      	movs	r2, #0
 80012e2:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH8_GPIO_Port, &GPIO_InitStruct);
 80012e4:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 80012e8:	4619      	mov	r1, r3
 80012ea:	4822      	ldr	r0, [pc, #136]	@ (8001374 <read_pwm+0x848>)
 80012ec:	f001 f914 	bl	8002518 <HAL_GPIO_Init>
					break;
 80012f0:	e2a8      	b.n	8001844 <read_pwm+0xd18>
			case 9:
					if(HAL_GPIO_ReadPin(CH9_GPIO_Port, CH9_Pin)==1)
 80012f2:	2180      	movs	r1, #128	@ 0x80
 80012f4:	481f      	ldr	r0, [pc, #124]	@ (8001374 <read_pwm+0x848>)
 80012f6:	f001 faa3 	bl	8002840 <HAL_GPIO_ReadPin>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	d11d      	bne.n	800133c <read_pwm+0x810>
					{
						read_9.start = htim1.Instance->CNT;
 8001300:	4b19      	ldr	r3, [pc, #100]	@ (8001368 <read_pwm+0x83c>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001306:	4a1f      	ldr	r2, [pc, #124]	@ (8001384 <read_pwm+0x858>)
 8001308:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH9_Pin;
 800130a:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800130e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001312:	2280      	movs	r2, #128	@ 0x80
 8001314:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001316:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800131a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800131e:	4a17      	ldr	r2, [pc, #92]	@ (800137c <read_pwm+0x850>)
 8001320:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001322:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001326:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800132a:	2200      	movs	r2, #0
 800132c:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH9_GPIO_Port, &GPIO_InitStruct);
 800132e:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8001332:	4619      	mov	r1, r3
 8001334:	480f      	ldr	r0, [pc, #60]	@ (8001374 <read_pwm+0x848>)
 8001336:	f001 f8ef 	bl	8002518 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH9_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH9_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 800133a:	e283      	b.n	8001844 <read_pwm+0xd18>
						read_9.end = htim1.Instance->CNT;
 800133c:	4b0a      	ldr	r3, [pc, #40]	@ (8001368 <read_pwm+0x83c>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001342:	4a10      	ldr	r2, [pc, #64]	@ (8001384 <read_pwm+0x858>)
 8001344:	6053      	str	r3, [r2, #4]
						if( read_9.start > read_9.end)
 8001346:	4b0f      	ldr	r3, [pc, #60]	@ (8001384 <read_pwm+0x858>)
 8001348:	681a      	ldr	r2, [r3, #0]
 800134a:	4b0e      	ldr	r3, [pc, #56]	@ (8001384 <read_pwm+0x858>)
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	429a      	cmp	r2, r3
 8001350:	d91a      	bls.n	8001388 <read_pwm+0x85c>
							read_9.out = 65535 - read_9.start + read_9.end;
 8001352:	4b0c      	ldr	r3, [pc, #48]	@ (8001384 <read_pwm+0x858>)
 8001354:	685a      	ldr	r2, [r3, #4]
 8001356:	4b0b      	ldr	r3, [pc, #44]	@ (8001384 <read_pwm+0x858>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001360:	33ff      	adds	r3, #255	@ 0xff
 8001362:	4a08      	ldr	r2, [pc, #32]	@ (8001384 <read_pwm+0x858>)
 8001364:	6093      	str	r3, [r2, #8]
 8001366:	e016      	b.n	8001396 <read_pwm+0x86a>
 8001368:	20000030 	.word	0x20000030
 800136c:	2000026c 	.word	0x2000026c
 8001370:	10110000 	.word	0x10110000
 8001374:	40010c00 	.word	0x40010c00
 8001378:	2000027c 	.word	0x2000027c
 800137c:	10210000 	.word	0x10210000
 8001380:	2000028c 	.word	0x2000028c
 8001384:	2000029c 	.word	0x2000029c
							read_9.out = read_9.end - read_9.start;
 8001388:	4b9e      	ldr	r3, [pc, #632]	@ (8001604 <read_pwm+0xad8>)
 800138a:	685a      	ldr	r2, [r3, #4]
 800138c:	4b9d      	ldr	r3, [pc, #628]	@ (8001604 <read_pwm+0xad8>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	4a9c      	ldr	r2, [pc, #624]	@ (8001604 <read_pwm+0xad8>)
 8001394:	6093      	str	r3, [r2, #8]
						if(read_9.out > 12500)
 8001396:	4b9b      	ldr	r3, [pc, #620]	@ (8001604 <read_pwm+0xad8>)
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 800139e:	4293      	cmp	r3, r2
 80013a0:	d904      	bls.n	80013ac <read_pwm+0x880>
							read_9.out = 12500;
 80013a2:	4b98      	ldr	r3, [pc, #608]	@ (8001604 <read_pwm+0xad8>)
 80013a4:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 80013a8:	609a      	str	r2, [r3, #8]
 80013aa:	e009      	b.n	80013c0 <read_pwm+0x894>
						else if(read_9.out < 6200)
 80013ac:	4b95      	ldr	r3, [pc, #596]	@ (8001604 <read_pwm+0xad8>)
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	f641 0237 	movw	r2, #6199	@ 0x1837
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d803      	bhi.n	80013c0 <read_pwm+0x894>
							read_9.out = 26500;
 80013b8:	4b92      	ldr	r3, [pc, #584]	@ (8001604 <read_pwm+0xad8>)
 80013ba:	f246 7284 	movw	r2, #26500	@ 0x6784
 80013be:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH9_Pin;
 80013c0:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80013c4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80013c8:	2280      	movs	r2, #128	@ 0x80
 80013ca:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013cc:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80013d0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80013d4:	4a8c      	ldr	r2, [pc, #560]	@ (8001608 <read_pwm+0xadc>)
 80013d6:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d8:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80013dc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80013e0:	2200      	movs	r2, #0
 80013e2:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH9_GPIO_Port, &GPIO_InitStruct);
 80013e4:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 80013e8:	4619      	mov	r1, r3
 80013ea:	4888      	ldr	r0, [pc, #544]	@ (800160c <read_pwm+0xae0>)
 80013ec:	f001 f894 	bl	8002518 <HAL_GPIO_Init>
					break;
 80013f0:	e228      	b.n	8001844 <read_pwm+0xd18>
			case 10:
					if(HAL_GPIO_ReadPin(CH10_GPIO_Port, CH10_Pin)==1)
 80013f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013f6:	4885      	ldr	r0, [pc, #532]	@ (800160c <read_pwm+0xae0>)
 80013f8:	f001 fa22 	bl	8002840 <HAL_GPIO_ReadPin>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d11e      	bne.n	8001440 <read_pwm+0x914>
					{
						read_10.start = htim1.Instance->CNT;
 8001402:	4b83      	ldr	r3, [pc, #524]	@ (8001610 <read_pwm+0xae4>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001408:	4a82      	ldr	r2, [pc, #520]	@ (8001614 <read_pwm+0xae8>)
 800140a:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH10_Pin;
 800140c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001410:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001414:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001418:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800141a:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800141e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001422:	4a7d      	ldr	r2, [pc, #500]	@ (8001618 <read_pwm+0xaec>)
 8001424:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001426:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800142a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800142e:	2200      	movs	r2, #0
 8001430:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH10_GPIO_Port, &GPIO_InitStruct);
 8001432:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8001436:	4619      	mov	r1, r3
 8001438:	4874      	ldr	r0, [pc, #464]	@ (800160c <read_pwm+0xae0>)
 800143a:	f001 f86d 	bl	8002518 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH10_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH10_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 800143e:	e201      	b.n	8001844 <read_pwm+0xd18>
						read_10.end = htim1.Instance->CNT;
 8001440:	4b73      	ldr	r3, [pc, #460]	@ (8001610 <read_pwm+0xae4>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001446:	4a73      	ldr	r2, [pc, #460]	@ (8001614 <read_pwm+0xae8>)
 8001448:	6053      	str	r3, [r2, #4]
						if( read_10.start > read_10.end)
 800144a:	4b72      	ldr	r3, [pc, #456]	@ (8001614 <read_pwm+0xae8>)
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	4b71      	ldr	r3, [pc, #452]	@ (8001614 <read_pwm+0xae8>)
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	429a      	cmp	r2, r3
 8001454:	d90a      	bls.n	800146c <read_pwm+0x940>
							read_10.out = 65535 - read_10.start + read_10.end;
 8001456:	4b6f      	ldr	r3, [pc, #444]	@ (8001614 <read_pwm+0xae8>)
 8001458:	685a      	ldr	r2, [r3, #4]
 800145a:	4b6e      	ldr	r3, [pc, #440]	@ (8001614 <read_pwm+0xae8>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	1ad3      	subs	r3, r2, r3
 8001460:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001464:	33ff      	adds	r3, #255	@ 0xff
 8001466:	4a6b      	ldr	r2, [pc, #428]	@ (8001614 <read_pwm+0xae8>)
 8001468:	6093      	str	r3, [r2, #8]
 800146a:	e006      	b.n	800147a <read_pwm+0x94e>
							read_10.out = read_10.end - read_10.start;
 800146c:	4b69      	ldr	r3, [pc, #420]	@ (8001614 <read_pwm+0xae8>)
 800146e:	685a      	ldr	r2, [r3, #4]
 8001470:	4b68      	ldr	r3, [pc, #416]	@ (8001614 <read_pwm+0xae8>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	4a67      	ldr	r2, [pc, #412]	@ (8001614 <read_pwm+0xae8>)
 8001478:	6093      	str	r3, [r2, #8]
						if(read_10.out > 60000)
 800147a:	4b66      	ldr	r3, [pc, #408]	@ (8001614 <read_pwm+0xae8>)
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8001482:	4293      	cmp	r3, r2
 8001484:	d904      	bls.n	8001490 <read_pwm+0x964>
							read_10.out = 60000;
 8001486:	4b63      	ldr	r3, [pc, #396]	@ (8001614 <read_pwm+0xae8>)
 8001488:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800148c:	609a      	str	r2, [r3, #8]
 800148e:	e01a      	b.n	80014c6 <read_pwm+0x99a>
						else if(read_10.out < 6200)
 8001490:	4b60      	ldr	r3, [pc, #384]	@ (8001614 <read_pwm+0xae8>)
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	f641 0237 	movw	r2, #6199	@ 0x1837
 8001498:	4293      	cmp	r3, r2
 800149a:	d804      	bhi.n	80014a6 <read_pwm+0x97a>
							read_10.out = 6200;
 800149c:	4b5d      	ldr	r3, [pc, #372]	@ (8001614 <read_pwm+0xae8>)
 800149e:	f641 0238 	movw	r2, #6200	@ 0x1838
 80014a2:	609a      	str	r2, [r3, #8]
 80014a4:	e00f      	b.n	80014c6 <read_pwm+0x99a>
						else if(41000 <= read_10.out && read_10.out <= 42000)
 80014a6:	4b5b      	ldr	r3, [pc, #364]	@ (8001614 <read_pwm+0xae8>)
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	f24a 0227 	movw	r2, #40999	@ 0xa027
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d909      	bls.n	80014c6 <read_pwm+0x99a>
 80014b2:	4b58      	ldr	r3, [pc, #352]	@ (8001614 <read_pwm+0xae8>)
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	f24a 4210 	movw	r2, #42000	@ 0xa410
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d803      	bhi.n	80014c6 <read_pwm+0x99a>
							read_10.out = 42100;
 80014be:	4b55      	ldr	r3, [pc, #340]	@ (8001614 <read_pwm+0xae8>)
 80014c0:	f24a 4274 	movw	r2, #42100	@ 0xa474
 80014c4:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH10_Pin;
 80014c6:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80014ca:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80014ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014d2:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014d4:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80014d8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80014dc:	4a4a      	ldr	r2, [pc, #296]	@ (8001608 <read_pwm+0xadc>)
 80014de:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e0:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80014e4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80014e8:	2200      	movs	r2, #0
 80014ea:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH10_GPIO_Port, &GPIO_InitStruct);
 80014ec:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80014f0:	4619      	mov	r1, r3
 80014f2:	4846      	ldr	r0, [pc, #280]	@ (800160c <read_pwm+0xae0>)
 80014f4:	f001 f810 	bl	8002518 <HAL_GPIO_Init>
					break;
 80014f8:	e1a4      	b.n	8001844 <read_pwm+0xd18>
			case 11:
					if(HAL_GPIO_ReadPin(CH11_GPIO_Port, CH11_Pin)==1)
 80014fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014fe:	4843      	ldr	r0, [pc, #268]	@ (800160c <read_pwm+0xae0>)
 8001500:	f001 f99e 	bl	8002840 <HAL_GPIO_ReadPin>
 8001504:	4603      	mov	r3, r0
 8001506:	2b01      	cmp	r3, #1
 8001508:	d11e      	bne.n	8001548 <read_pwm+0xa1c>
					{
						read_11.start = htim1.Instance->CNT;
 800150a:	4b41      	ldr	r3, [pc, #260]	@ (8001610 <read_pwm+0xae4>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001510:	4a42      	ldr	r2, [pc, #264]	@ (800161c <read_pwm+0xaf0>)
 8001512:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH11_Pin;
 8001514:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001518:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800151c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001520:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001522:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001526:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800152a:	4a3b      	ldr	r2, [pc, #236]	@ (8001618 <read_pwm+0xaec>)
 800152c:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152e:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001532:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001536:	2200      	movs	r2, #0
 8001538:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH11_GPIO_Port, &GPIO_InitStruct);
 800153a:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 800153e:	4619      	mov	r1, r3
 8001540:	4832      	ldr	r0, [pc, #200]	@ (800160c <read_pwm+0xae0>)
 8001542:	f000 ffe9 	bl	8002518 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH11_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH11_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 8001546:	e17d      	b.n	8001844 <read_pwm+0xd18>
						read_11.end = htim1.Instance->CNT;
 8001548:	4b31      	ldr	r3, [pc, #196]	@ (8001610 <read_pwm+0xae4>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800154e:	4a33      	ldr	r2, [pc, #204]	@ (800161c <read_pwm+0xaf0>)
 8001550:	6053      	str	r3, [r2, #4]
						if( read_11.start > read_11.end)
 8001552:	4b32      	ldr	r3, [pc, #200]	@ (800161c <read_pwm+0xaf0>)
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	4b31      	ldr	r3, [pc, #196]	@ (800161c <read_pwm+0xaf0>)
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	429a      	cmp	r2, r3
 800155c:	d90a      	bls.n	8001574 <read_pwm+0xa48>
							read_11.out = 65535 - read_11.start + read_11.end;
 800155e:	4b2f      	ldr	r3, [pc, #188]	@ (800161c <read_pwm+0xaf0>)
 8001560:	685a      	ldr	r2, [r3, #4]
 8001562:	4b2e      	ldr	r3, [pc, #184]	@ (800161c <read_pwm+0xaf0>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800156c:	33ff      	adds	r3, #255	@ 0xff
 800156e:	4a2b      	ldr	r2, [pc, #172]	@ (800161c <read_pwm+0xaf0>)
 8001570:	6093      	str	r3, [r2, #8]
 8001572:	e006      	b.n	8001582 <read_pwm+0xa56>
							read_11.out = read_11.end - read_11.start;
 8001574:	4b29      	ldr	r3, [pc, #164]	@ (800161c <read_pwm+0xaf0>)
 8001576:	685a      	ldr	r2, [r3, #4]
 8001578:	4b28      	ldr	r3, [pc, #160]	@ (800161c <read_pwm+0xaf0>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	4a27      	ldr	r2, [pc, #156]	@ (800161c <read_pwm+0xaf0>)
 8001580:	6093      	str	r3, [r2, #8]
						if(read_11.out > 60000)
 8001582:	4b26      	ldr	r3, [pc, #152]	@ (800161c <read_pwm+0xaf0>)
 8001584:	689b      	ldr	r3, [r3, #8]
 8001586:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800158a:	4293      	cmp	r3, r2
 800158c:	d904      	bls.n	8001598 <read_pwm+0xa6c>
							read_11.out = 60000;
 800158e:	4b23      	ldr	r3, [pc, #140]	@ (800161c <read_pwm+0xaf0>)
 8001590:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	e01a      	b.n	80015ce <read_pwm+0xaa2>
						else if(read_11.out < 6100)
 8001598:	4b20      	ldr	r3, [pc, #128]	@ (800161c <read_pwm+0xaf0>)
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	f241 72d3 	movw	r2, #6099	@ 0x17d3
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d804      	bhi.n	80015ae <read_pwm+0xa82>
							read_11.out = 6100;
 80015a4:	4b1d      	ldr	r3, [pc, #116]	@ (800161c <read_pwm+0xaf0>)
 80015a6:	f241 72d4 	movw	r2, #6100	@ 0x17d4
 80015aa:	609a      	str	r2, [r3, #8]
 80015ac:	e00f      	b.n	80015ce <read_pwm+0xaa2>
						else if(41000 <= read_11.out && read_11.out <= 42000)
 80015ae:	4b1b      	ldr	r3, [pc, #108]	@ (800161c <read_pwm+0xaf0>)
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	f24a 0227 	movw	r2, #40999	@ 0xa027
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d909      	bls.n	80015ce <read_pwm+0xaa2>
 80015ba:	4b18      	ldr	r3, [pc, #96]	@ (800161c <read_pwm+0xaf0>)
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f24a 4210 	movw	r2, #42000	@ 0xa410
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d803      	bhi.n	80015ce <read_pwm+0xaa2>
							read_11.out = 42100;
 80015c6:	4b15      	ldr	r3, [pc, #84]	@ (800161c <read_pwm+0xaf0>)
 80015c8:	f24a 4274 	movw	r2, #42100	@ 0xa474
 80015cc:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH11_Pin;
 80015ce:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80015d2:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80015d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015da:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015dc:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80015e0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80015e4:	4a08      	ldr	r2, [pc, #32]	@ (8001608 <read_pwm+0xadc>)
 80015e6:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e8:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80015ec:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80015f0:	2200      	movs	r2, #0
 80015f2:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH11_GPIO_Port, &GPIO_InitStruct);
 80015f4:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80015f8:	4619      	mov	r1, r3
 80015fa:	4804      	ldr	r0, [pc, #16]	@ (800160c <read_pwm+0xae0>)
 80015fc:	f000 ff8c 	bl	8002518 <HAL_GPIO_Init>
					break;
 8001600:	e120      	b.n	8001844 <read_pwm+0xd18>
 8001602:	bf00      	nop
 8001604:	2000029c 	.word	0x2000029c
 8001608:	10110000 	.word	0x10110000
 800160c:	40010c00 	.word	0x40010c00
 8001610:	20000030 	.word	0x20000030
 8001614:	200002ac 	.word	0x200002ac
 8001618:	10210000 	.word	0x10210000
 800161c:	200002bc 	.word	0x200002bc
			case 12:

				if(HAL_GPIO_ReadPin(SS1_GPIO_Port, SS1_Pin)==0)
 8001620:	2104      	movs	r1, #4
 8001622:	488b      	ldr	r0, [pc, #556]	@ (8001850 <read_pwm+0xd24>)
 8001624:	f001 f90c 	bl	8002840 <HAL_GPIO_ReadPin>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d120      	bne.n	8001670 <read_pwm+0xb44>
				{
					read_ss1.start = htim1.Instance -> CNT;
 800162e:	4b89      	ldr	r3, [pc, #548]	@ (8001854 <read_pwm+0xd28>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001634:	4a88      	ldr	r2, [pc, #544]	@ (8001858 <read_pwm+0xd2c>)
 8001636:	6013      	str	r3, [r2, #0]
					GPIO_InitTypeDef GPIO_InitStruct;
					GPIO_InitStruct.Pin = SS1_Pin;
 8001638:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800163c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001640:	2204      	movs	r2, #4
 8001642:	601a      	str	r2, [r3, #0]
					GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001644:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001648:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800164c:	4a83      	ldr	r2, [pc, #524]	@ (800185c <read_pwm+0xd30>)
 800164e:	605a      	str	r2, [r3, #4]
					GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001654:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001658:	2200      	movs	r2, #0
 800165a:	609a      	str	r2, [r3, #8]
					HAL_GPIO_Init(SS1_GPIO_Port, &GPIO_InitStruct);
 800165c:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001660:	4619      	mov	r1, r3
 8001662:	487b      	ldr	r0, [pc, #492]	@ (8001850 <read_pwm+0xd24>)
 8001664:	f000 ff58 	bl	8002518 <HAL_GPIO_Init>
					active =1;
 8001668:	4b7d      	ldr	r3, [pc, #500]	@ (8001860 <read_pwm+0xd34>)
 800166a:	2201      	movs	r2, #1
 800166c:	601a      	str	r2, [r3, #0]
					GPIO_InitStruct.Pin = SS1_Pin;
					GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
					GPIO_InitStruct.Pull = GPIO_NOPULL;
					HAL_GPIO_Init(SS1_GPIO_Port, &GPIO_InitStruct);
				}
				break;
 800166e:	e0e9      	b.n	8001844 <read_pwm+0xd18>
					GPIO_InitStruct.Pin = SS1_Pin;
 8001670:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001674:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001678:	2204      	movs	r2, #4
 800167a:	601a      	str	r2, [r3, #0]
					GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800167c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001680:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001684:	4a77      	ldr	r2, [pc, #476]	@ (8001864 <read_pwm+0xd38>)
 8001686:	605a      	str	r2, [r3, #4]
					GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001688:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800168c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001690:	2200      	movs	r2, #0
 8001692:	609a      	str	r2, [r3, #8]
					HAL_GPIO_Init(SS1_GPIO_Port, &GPIO_InitStruct);
 8001694:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001698:	4619      	mov	r1, r3
 800169a:	486d      	ldr	r0, [pc, #436]	@ (8001850 <read_pwm+0xd24>)
 800169c:	f000 ff3c 	bl	8002518 <HAL_GPIO_Init>
				break;
 80016a0:	e0d0      	b.n	8001844 <read_pwm+0xd18>
			case 13:

				if(HAL_GPIO_ReadPin(SS2_GPIO_Port, SS2_Pin)==0)
 80016a2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016a6:	4870      	ldr	r0, [pc, #448]	@ (8001868 <read_pwm+0xd3c>)
 80016a8:	f001 f8ca 	bl	8002840 <HAL_GPIO_ReadPin>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d124      	bne.n	80016fc <read_pwm+0xbd0>
				{
					active =1;
 80016b2:	4b6b      	ldr	r3, [pc, #428]	@ (8001860 <read_pwm+0xd34>)
 80016b4:	2201      	movs	r2, #1
 80016b6:	601a      	str	r2, [r3, #0]
					read_ss2.start = htim1.Instance -> CNT;
 80016b8:	4b66      	ldr	r3, [pc, #408]	@ (8001854 <read_pwm+0xd28>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016be:	4a6b      	ldr	r2, [pc, #428]	@ (800186c <read_pwm+0xd40>)
 80016c0:	6013      	str	r3, [r2, #0]
					GPIO_InitTypeDef GPIO_InitStruct;
					GPIO_InitStruct.Pin = SS2_Pin;
 80016c2:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80016c6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80016ca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016ce:	601a      	str	r2, [r3, #0]
					GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016d0:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80016d4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80016d8:	4a60      	ldr	r2, [pc, #384]	@ (800185c <read_pwm+0xd30>)
 80016da:	605a      	str	r2, [r3, #4]
					GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016dc:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80016e0:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80016e4:	2200      	movs	r2, #0
 80016e6:	609a      	str	r2, [r3, #8]
					HAL_GPIO_Init(SS2_GPIO_Port, &GPIO_InitStruct);
 80016e8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80016ec:	4619      	mov	r1, r3
 80016ee:	485e      	ldr	r0, [pc, #376]	@ (8001868 <read_pwm+0xd3c>)
 80016f0:	f000 ff12 	bl	8002518 <HAL_GPIO_Init>
					active =1;
 80016f4:	4b5a      	ldr	r3, [pc, #360]	@ (8001860 <read_pwm+0xd34>)
 80016f6:	2201      	movs	r2, #1
 80016f8:	601a      	str	r2, [r3, #0]
					GPIO_InitStruct.Pin = SS2_Pin;
					GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
					GPIO_InitStruct.Pull = GPIO_NOPULL;
					HAL_GPIO_Init(SS2_GPIO_Port, &GPIO_InitStruct);
				}
				break;
 80016fa:	e0a3      	b.n	8001844 <read_pwm+0xd18>
					GPIO_InitStruct.Pin = SS2_Pin;
 80016fc:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001700:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001704:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001708:	601a      	str	r2, [r3, #0]
					GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800170a:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800170e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001712:	4a54      	ldr	r2, [pc, #336]	@ (8001864 <read_pwm+0xd38>)
 8001714:	605a      	str	r2, [r3, #4]
					GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001716:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800171a:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800171e:	2200      	movs	r2, #0
 8001720:	609a      	str	r2, [r3, #8]
					HAL_GPIO_Init(SS2_GPIO_Port, &GPIO_InitStruct);
 8001722:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001726:	4619      	mov	r1, r3
 8001728:	484f      	ldr	r0, [pc, #316]	@ (8001868 <read_pwm+0xd3c>)
 800172a:	f000 fef5 	bl	8002518 <HAL_GPIO_Init>
				break;
 800172e:	e089      	b.n	8001844 <read_pwm+0xd18>
			case 14:

				if(HAL_GPIO_ReadPin(SS3_GPIO_Port, SS3_Pin)==0)
 8001730:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001734:	484c      	ldr	r0, [pc, #304]	@ (8001868 <read_pwm+0xd3c>)
 8001736:	f001 f883 	bl	8002840 <HAL_GPIO_ReadPin>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d124      	bne.n	800178a <read_pwm+0xc5e>
				{
					active = 1;
 8001740:	4b47      	ldr	r3, [pc, #284]	@ (8001860 <read_pwm+0xd34>)
 8001742:	2201      	movs	r2, #1
 8001744:	601a      	str	r2, [r3, #0]
					read_ss3.start = htim1.Instance -> CNT;
 8001746:	4b43      	ldr	r3, [pc, #268]	@ (8001854 <read_pwm+0xd28>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800174c:	4a48      	ldr	r2, [pc, #288]	@ (8001870 <read_pwm+0xd44>)
 800174e:	6013      	str	r3, [r2, #0]
					GPIO_InitTypeDef GPIO_InitStruct;
					GPIO_InitStruct.Pin = SS3_Pin;
 8001750:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001754:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001758:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800175c:	601a      	str	r2, [r3, #0]
					GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800175e:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001762:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001766:	4a3d      	ldr	r2, [pc, #244]	@ (800185c <read_pwm+0xd30>)
 8001768:	605a      	str	r2, [r3, #4]
					GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800176e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001772:	2200      	movs	r2, #0
 8001774:	609a      	str	r2, [r3, #8]
					HAL_GPIO_Init(SS3_GPIO_Port, &GPIO_InitStruct);
 8001776:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800177a:	4619      	mov	r1, r3
 800177c:	483a      	ldr	r0, [pc, #232]	@ (8001868 <read_pwm+0xd3c>)
 800177e:	f000 fecb 	bl	8002518 <HAL_GPIO_Init>
					active =1;
 8001782:	4b37      	ldr	r3, [pc, #220]	@ (8001860 <read_pwm+0xd34>)
 8001784:	2201      	movs	r2, #1
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	e018      	b.n	80017bc <read_pwm+0xc90>
				}
				else
				{

					GPIO_InitTypeDef GPIO_InitStruct;
					GPIO_InitStruct.Pin = SS3_Pin;
 800178a:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800178e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001792:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001796:	601a      	str	r2, [r3, #0]
					GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001798:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800179c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80017a0:	4a30      	ldr	r2, [pc, #192]	@ (8001864 <read_pwm+0xd38>)
 80017a2:	605a      	str	r2, [r3, #4]
					GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80017a8:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80017ac:	2200      	movs	r2, #0
 80017ae:	609a      	str	r2, [r3, #8]
					HAL_GPIO_Init(SS3_GPIO_Port, &GPIO_InitStruct);
 80017b0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017b4:	4619      	mov	r1, r3
 80017b6:	482c      	ldr	r0, [pc, #176]	@ (8001868 <read_pwm+0xd3c>)
 80017b8:	f000 feae 	bl	8002518 <HAL_GPIO_Init>
				}
			case 15:

				if(HAL_GPIO_ReadPin(SS4_GPIO_Port, SS4_Pin)==0)
 80017bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80017c0:	4829      	ldr	r0, [pc, #164]	@ (8001868 <read_pwm+0xd3c>)
 80017c2:	f001 f83d 	bl	8002840 <HAL_GPIO_ReadPin>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d121      	bne.n	8001810 <read_pwm+0xce4>
				{
					read_ss4.start = htim1.Instance -> CNT;
 80017cc:	4b21      	ldr	r3, [pc, #132]	@ (8001854 <read_pwm+0xd28>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017d2:	4a28      	ldr	r2, [pc, #160]	@ (8001874 <read_pwm+0xd48>)
 80017d4:	6013      	str	r3, [r2, #0]
					GPIO_InitTypeDef GPIO_InitStruct;
					GPIO_InitStruct.Pin = SS4_Pin;
 80017d6:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80017da:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80017de:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80017e2:	601a      	str	r2, [r3, #0]
					GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017e4:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80017e8:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80017ec:	4a1b      	ldr	r2, [pc, #108]	@ (800185c <read_pwm+0xd30>)
 80017ee:	605a      	str	r2, [r3, #4]
					GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80017f4:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80017f8:	2200      	movs	r2, #0
 80017fa:	609a      	str	r2, [r3, #8]
					HAL_GPIO_Init(SS4_GPIO_Port, &GPIO_InitStruct);
 80017fc:	f107 0318 	add.w	r3, r7, #24
 8001800:	4619      	mov	r1, r3
 8001802:	4819      	ldr	r0, [pc, #100]	@ (8001868 <read_pwm+0xd3c>)
 8001804:	f000 fe88 	bl	8002518 <HAL_GPIO_Init>
					active =1;
 8001808:	4b15      	ldr	r3, [pc, #84]	@ (8001860 <read_pwm+0xd34>)
 800180a:	2201      	movs	r2, #1
 800180c:	601a      	str	r2, [r3, #0]
					GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
					GPIO_InitStruct.Pull = GPIO_NOPULL;
					HAL_GPIO_Init(SS4_GPIO_Port, &GPIO_InitStruct);
				}
		}
	}
 800180e:	e019      	b.n	8001844 <read_pwm+0xd18>
					GPIO_InitStruct.Pin = SS4_Pin;
 8001810:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001814:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001818:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800181c:	601a      	str	r2, [r3, #0]
					GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800181e:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8001822:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001826:	4a0f      	ldr	r2, [pc, #60]	@ (8001864 <read_pwm+0xd38>)
 8001828:	605a      	str	r2, [r3, #4]
					GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182a:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800182e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001832:	2200      	movs	r2, #0
 8001834:	609a      	str	r2, [r3, #8]
					HAL_GPIO_Init(SS4_GPIO_Port, &GPIO_InitStruct);
 8001836:	f107 0308 	add.w	r3, r7, #8
 800183a:	4619      	mov	r1, r3
 800183c:	480a      	ldr	r0, [pc, #40]	@ (8001868 <read_pwm+0xd3c>)
 800183e:	f000 fe6b 	bl	8002518 <HAL_GPIO_Init>
	}
 8001842:	e7ff      	b.n	8001844 <read_pwm+0xd18>
 8001844:	bf00      	nop
 8001846:	f507 77f4 	add.w	r7, r7, #488	@ 0x1e8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	40010c00 	.word	0x40010c00
 8001854:	20000030 	.word	0x20000030
 8001858:	200002cc 	.word	0x200002cc
 800185c:	10110000 	.word	0x10110000
 8001860:	200001c0 	.word	0x200001c0
 8001864:	10210000 	.word	0x10210000
 8001868:	40011800 	.word	0x40011800
 800186c:	200002dc 	.word	0x200002dc
 8001870:	200002ec 	.word	0x200002ec
 8001874:	200002fc 	.word	0x200002fc

08001878 <convert>:

void convert(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af02      	add	r7, sp, #8
	// xoay phai
	if(read_1.out > 43200)
 800187e:	4b87      	ldr	r3, [pc, #540]	@ (8001a9c <convert+0x224>)
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	f64a 02c0 	movw	r2, #43200	@ 0xa8c0
 8001886:	4293      	cmp	r3, r2
 8001888:	d917      	bls.n	80018ba <convert+0x42>
	{
		read1_out = map(read_1.out,43200,61200,28700,0);
 800188a:	4b84      	ldr	r3, [pc, #528]	@ (8001a9c <convert+0x224>)
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	b298      	uxth	r0, r3
 8001890:	2300      	movs	r3, #0
 8001892:	9300      	str	r3, [sp, #0]
 8001894:	f247 031c 	movw	r3, #28700	@ 0x701c
 8001898:	f64e 7210 	movw	r2, #61200	@ 0xef10
 800189c:	f64a 01c0 	movw	r1, #43200	@ 0xa8c0
 80018a0:	f7ff f8be 	bl	8000a20 <map>
 80018a4:	4603      	mov	r3, r0
 80018a6:	461a      	mov	r2, r3
 80018a8:	4b7d      	ldr	r3, [pc, #500]	@ (8001aa0 <convert+0x228>)
 80018aa:	601a      	str	r2, [r3, #0]
		val = 1;
 80018ac:	4b7d      	ldr	r3, [pc, #500]	@ (8001aa4 <convert+0x22c>)
 80018ae:	2201      	movs	r2, #1
 80018b0:	601a      	str	r2, [r3, #0]
		change = 1;
 80018b2:	4b7d      	ldr	r3, [pc, #500]	@ (8001aa8 <convert+0x230>)
 80018b4:	2201      	movs	r2, #1
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	e021      	b.n	80018fe <convert+0x86>

	}
	//xoay trai
	else if(read_1.out < 43200)
 80018ba:	4b78      	ldr	r3, [pc, #480]	@ (8001a9c <convert+0x224>)
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	f64a 02bf 	movw	r2, #43199	@ 0xa8bf
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d817      	bhi.n	80018f6 <convert+0x7e>
	{
		read1_out = map(read_1.out,7000,43200,0,28700);
 80018c6:	4b75      	ldr	r3, [pc, #468]	@ (8001a9c <convert+0x224>)
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	b298      	uxth	r0, r3
 80018cc:	f247 031c 	movw	r3, #28700	@ 0x701c
 80018d0:	9300      	str	r3, [sp, #0]
 80018d2:	2300      	movs	r3, #0
 80018d4:	f64a 02c0 	movw	r2, #43200	@ 0xa8c0
 80018d8:	f641 3158 	movw	r1, #7000	@ 0x1b58
 80018dc:	f7ff f8a0 	bl	8000a20 <map>
 80018e0:	4603      	mov	r3, r0
 80018e2:	461a      	mov	r2, r3
 80018e4:	4b6e      	ldr	r3, [pc, #440]	@ (8001aa0 <convert+0x228>)
 80018e6:	601a      	str	r2, [r3, #0]
		val = 2;
 80018e8:	4b6e      	ldr	r3, [pc, #440]	@ (8001aa4 <convert+0x22c>)
 80018ea:	2202      	movs	r2, #2
 80018ec:	601a      	str	r2, [r3, #0]
		change = 2;
 80018ee:	4b6e      	ldr	r3, [pc, #440]	@ (8001aa8 <convert+0x230>)
 80018f0:	2202      	movs	r2, #2
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	e003      	b.n	80018fe <convert+0x86>
	}
	else
	{
		read1_out = 28700;
 80018f6:	4b6a      	ldr	r3, [pc, #424]	@ (8001aa0 <convert+0x228>)
 80018f8:	f247 021c 	movw	r2, #28700	@ 0x701c
 80018fc:	601a      	str	r2, [r3, #0]
	}

	//ch2 tien lui banh
	if(read_2.out > 43250)
 80018fe:	4b6b      	ldr	r3, [pc, #428]	@ (8001aac <convert+0x234>)
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	f64a 02f2 	movw	r2, #43250	@ 0xa8f2
 8001906:	4293      	cmp	r3, r2
 8001908:	d917      	bls.n	800193a <convert+0xc2>
	{
		read2_out = map(read_2.out,43250,61200,28700,0);
 800190a:	4b68      	ldr	r3, [pc, #416]	@ (8001aac <convert+0x234>)
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	b298      	uxth	r0, r3
 8001910:	2300      	movs	r3, #0
 8001912:	9300      	str	r3, [sp, #0]
 8001914:	f247 031c 	movw	r3, #28700	@ 0x701c
 8001918:	f64e 7210 	movw	r2, #61200	@ 0xef10
 800191c:	f64a 01f2 	movw	r1, #43250	@ 0xa8f2
 8001920:	f7ff f87e 	bl	8000a20 <map>
 8001924:	4603      	mov	r3, r0
 8001926:	461a      	mov	r2, r3
 8001928:	4b61      	ldr	r3, [pc, #388]	@ (8001ab0 <convert+0x238>)
 800192a:	601a      	str	r2, [r3, #0]
		val = 3;
 800192c:	4b5d      	ldr	r3, [pc, #372]	@ (8001aa4 <convert+0x22c>)
 800192e:	2203      	movs	r2, #3
 8001930:	601a      	str	r2, [r3, #0]
		change = 3;
 8001932:	4b5d      	ldr	r3, [pc, #372]	@ (8001aa8 <convert+0x230>)
 8001934:	2203      	movs	r2, #3
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	e021      	b.n	800197e <convert+0x106>

	}
	else if((read_2.out < 43250))//||((read1_out>read2_out)&&(read_2.out < 43250))
 800193a:	4b5c      	ldr	r3, [pc, #368]	@ (8001aac <convert+0x234>)
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	f64a 02f1 	movw	r2, #43249	@ 0xa8f1
 8001942:	4293      	cmp	r3, r2
 8001944:	d817      	bhi.n	8001976 <convert+0xfe>
	{
		read2_out = map(read_2.out,7000,43250,0,28700);
 8001946:	4b59      	ldr	r3, [pc, #356]	@ (8001aac <convert+0x234>)
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	b298      	uxth	r0, r3
 800194c:	f247 031c 	movw	r3, #28700	@ 0x701c
 8001950:	9300      	str	r3, [sp, #0]
 8001952:	2300      	movs	r3, #0
 8001954:	f64a 02f2 	movw	r2, #43250	@ 0xa8f2
 8001958:	f641 3158 	movw	r1, #7000	@ 0x1b58
 800195c:	f7ff f860 	bl	8000a20 <map>
 8001960:	4603      	mov	r3, r0
 8001962:	461a      	mov	r2, r3
 8001964:	4b52      	ldr	r3, [pc, #328]	@ (8001ab0 <convert+0x238>)
 8001966:	601a      	str	r2, [r3, #0]
		val = 4;
 8001968:	4b4e      	ldr	r3, [pc, #312]	@ (8001aa4 <convert+0x22c>)
 800196a:	2204      	movs	r2, #4
 800196c:	601a      	str	r2, [r3, #0]
		change = 4;
 800196e:	4b4e      	ldr	r3, [pc, #312]	@ (8001aa8 <convert+0x230>)
 8001970:	2204      	movs	r2, #4
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	e003      	b.n	800197e <convert+0x106>

	}
	else
	{
		read2_out = 28700;
 8001976:	4b4e      	ldr	r3, [pc, #312]	@ (8001ab0 <convert+0x238>)
 8001978:	f247 021c 	movw	r2, #28700	@ 0x701c
 800197c:	601a      	str	r2, [r3, #0]
	}

	//////// JOYSTIK GIUA
	if(read_1.out != 43200 && read_2.out != 43250)
 800197e:	4b47      	ldr	r3, [pc, #284]	@ (8001a9c <convert+0x224>)
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	f64a 02c0 	movw	r2, #43200	@ 0xa8c0
 8001986:	4293      	cmp	r3, r2
 8001988:	d009      	beq.n	800199e <convert+0x126>
 800198a:	4b48      	ldr	r3, [pc, #288]	@ (8001aac <convert+0x234>)
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	f64a 02f2 	movw	r2, #43250	@ 0xa8f2
 8001992:	4293      	cmp	r3, r2
 8001994:	d003      	beq.n	800199e <convert+0x126>
	{
		limit_value = 1;
 8001996:	4b47      	ldr	r3, [pc, #284]	@ (8001ab4 <convert+0x23c>)
 8001998:	2201      	movs	r2, #1
 800199a:	601a      	str	r2, [r3, #0]
 800199c:	e002      	b.n	80019a4 <convert+0x12c>
	}
	else
	{
		limit_value = 0;
 800199e:	4b45      	ldr	r3, [pc, #276]	@ (8001ab4 <convert+0x23c>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
	}
	if(limit_value == 1)
 80019a4:	4b43      	ldr	r3, [pc, #268]	@ (8001ab4 <convert+0x23c>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d173      	bne.n	8001a94 <convert+0x21c>
	{
		if((val ==4)&&(read_1.out>read_2.out)&&(read_1.out<55000))//(read_1.out > 43200)
 80019ac:	4b3d      	ldr	r3, [pc, #244]	@ (8001aa4 <convert+0x22c>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2b04      	cmp	r3, #4
 80019b2:	d10f      	bne.n	80019d4 <convert+0x15c>
 80019b4:	4b39      	ldr	r3, [pc, #228]	@ (8001a9c <convert+0x224>)
 80019b6:	689a      	ldr	r2, [r3, #8]
 80019b8:	4b3c      	ldr	r3, [pc, #240]	@ (8001aac <convert+0x234>)
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d909      	bls.n	80019d4 <convert+0x15c>
 80019c0:	4b36      	ldr	r3, [pc, #216]	@ (8001a9c <convert+0x224>)
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	f24d 62d7 	movw	r2, #54999	@ 0xd6d7
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d803      	bhi.n	80019d4 <convert+0x15c>
		{
			val =4;
 80019cc:	4b35      	ldr	r3, [pc, #212]	@ (8001aa4 <convert+0x22c>)
 80019ce:	2204      	movs	r2, #4
 80019d0:	601a      	str	r2, [r3, #0]
 80019d2:	e01f      	b.n	8001a14 <convert+0x19c>
		}
		else if((read_1.out < read_2.out)&&(read_1.out<10000))//(read_1.out < 43200)
 80019d4:	4b31      	ldr	r3, [pc, #196]	@ (8001a9c <convert+0x224>)
 80019d6:	689a      	ldr	r2, [r3, #8]
 80019d8:	4b34      	ldr	r3, [pc, #208]	@ (8001aac <convert+0x234>)
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	429a      	cmp	r2, r3
 80019de:	d209      	bcs.n	80019f4 <convert+0x17c>
 80019e0:	4b2e      	ldr	r3, [pc, #184]	@ (8001a9c <convert+0x224>)
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	f242 720f 	movw	r2, #9999	@ 0x270f
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d803      	bhi.n	80019f4 <convert+0x17c>
		{
			val = 2;
 80019ec:	4b2d      	ldr	r3, [pc, #180]	@ (8001aa4 <convert+0x22c>)
 80019ee:	2202      	movs	r2, #2
 80019f0:	601a      	str	r2, [r3, #0]
 80019f2:	e00f      	b.n	8001a14 <convert+0x19c>
		}
		else if((read_1.out>read_2.out)&&(change = 1))//(read_1.out > 43200)
 80019f4:	4b29      	ldr	r3, [pc, #164]	@ (8001a9c <convert+0x224>)
 80019f6:	689a      	ldr	r2, [r3, #8]
 80019f8:	4b2c      	ldr	r3, [pc, #176]	@ (8001aac <convert+0x234>)
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d906      	bls.n	8001a0e <convert+0x196>
 8001a00:	4b29      	ldr	r3, [pc, #164]	@ (8001aa8 <convert+0x230>)
 8001a02:	2201      	movs	r2, #1
 8001a04:	601a      	str	r2, [r3, #0]
		{
			val = 1;
 8001a06:	4b27      	ldr	r3, [pc, #156]	@ (8001aa4 <convert+0x22c>)
 8001a08:	2201      	movs	r2, #1
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	e002      	b.n	8001a14 <convert+0x19c>
		}
		else
		{
			val=3;
 8001a0e:	4b25      	ldr	r3, [pc, #148]	@ (8001aa4 <convert+0x22c>)
 8001a10:	2203      	movs	r2, #3
 8001a12:	601a      	str	r2, [r3, #0]
		{
			read2_out = 28700;
			val = 1;
		}
		*/
		if(read_1.out == 7000 && read_2.out==7000)
 8001a14:	4b21      	ldr	r3, [pc, #132]	@ (8001a9c <convert+0x224>)
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d109      	bne.n	8001a34 <convert+0x1bc>
 8001a20:	4b22      	ldr	r3, [pc, #136]	@ (8001aac <convert+0x234>)
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d103      	bne.n	8001a34 <convert+0x1bc>
		{
			val =17;
 8001a2c:	4b1d      	ldr	r3, [pc, #116]	@ (8001aa4 <convert+0x22c>)
 8001a2e:	2211      	movs	r2, #17
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	e02f      	b.n	8001a94 <convert+0x21c>
		}
		else if(read_1.out == 61200 && read_2.out == 7000)
 8001a34:	4b19      	ldr	r3, [pc, #100]	@ (8001a9c <convert+0x224>)
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d109      	bne.n	8001a54 <convert+0x1dc>
 8001a40:	4b1a      	ldr	r3, [pc, #104]	@ (8001aac <convert+0x234>)
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d103      	bne.n	8001a54 <convert+0x1dc>
		{
			val = 18;
 8001a4c:	4b15      	ldr	r3, [pc, #84]	@ (8001aa4 <convert+0x22c>)
 8001a4e:	2212      	movs	r2, #18
 8001a50:	601a      	str	r2, [r3, #0]
 8001a52:	e01f      	b.n	8001a94 <convert+0x21c>
		}
		else if (read_1.out == 7000 && read_2.out ==61200)
 8001a54:	4b11      	ldr	r3, [pc, #68]	@ (8001a9c <convert+0x224>)
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d109      	bne.n	8001a74 <convert+0x1fc>
 8001a60:	4b12      	ldr	r3, [pc, #72]	@ (8001aac <convert+0x234>)
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d103      	bne.n	8001a74 <convert+0x1fc>
		{
			val = 19;
 8001a6c:	4b0d      	ldr	r3, [pc, #52]	@ (8001aa4 <convert+0x22c>)
 8001a6e:	2213      	movs	r2, #19
 8001a70:	601a      	str	r2, [r3, #0]
 8001a72:	e00f      	b.n	8001a94 <convert+0x21c>
		}
		else if (read_1.out == 61200 && read_2.out ==61200)
 8001a74:	4b09      	ldr	r3, [pc, #36]	@ (8001a9c <convert+0x224>)
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d109      	bne.n	8001a94 <convert+0x21c>
 8001a80:	4b0a      	ldr	r3, [pc, #40]	@ (8001aac <convert+0x234>)
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d103      	bne.n	8001a94 <convert+0x21c>
		{
			val = 20;
 8001a8c:	4b05      	ldr	r3, [pc, #20]	@ (8001aa4 <convert+0x22c>)
 8001a8e:	2214      	movs	r2, #20
 8001a90:	601a      	str	r2, [r3, #0]
		}
	}
		//////////////////++++++end+++++/////////////////

}
 8001a92:	e7ff      	b.n	8001a94 <convert+0x21c>
 8001a94:	bf00      	nop
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	2000021c 	.word	0x2000021c
 8001aa0:	20000198 	.word	0x20000198
 8001aa4:	200001b0 	.word	0x200001b0
 8001aa8:	200001bc 	.word	0x200001bc
 8001aac:	2000022c 	.word	0x2000022c
 8001ab0:	2000019c 	.word	0x2000019c
 8001ab4:	200001b4 	.word	0x200001b4

08001ab8 <direction>:
void direction(int running,uint32_t speed_CCR1,uint32_t speed_CCR2)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	607a      	str	r2, [r7, #4]
	//tien
	if(running == 1)
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d111      	bne.n	8001aee <direction+0x36>
	{
		TIM3 -> CCR1 = speed_CCR1; // DC TRAI
 8001aca:	4a2a      	ldr	r2, [pc, #168]	@ (8001b74 <direction+0xbc>)
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	6353      	str	r3, [r2, #52]	@ 0x34
		TIM3 -> CCR2 = speed_CCR2; // DC PHAI
 8001ad0:	4a28      	ldr	r2, [pc, #160]	@ (8001b74 <direction+0xbc>)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6393      	str	r3, [r2, #56]	@ 0x38
		HAL_GPIO_WritePin(F_R_1A_GPIO_Port, F_R_1A_Pin, RESET);
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001adc:	4826      	ldr	r0, [pc, #152]	@ (8001b78 <direction+0xc0>)
 8001ade:	f000 fec6 	bl	800286e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_R_1B_GPIO_Port, F_R_1B_Pin, SET);
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	2140      	movs	r1, #64	@ 0x40
 8001ae6:	4824      	ldr	r0, [pc, #144]	@ (8001b78 <direction+0xc0>)
 8001ae8:	f000 fec1 	bl	800286e <HAL_GPIO_WritePin>
		TIM3 -> CCR1 = speed_CCR1; // DC TRAI
		TIM3 -> CCR2 = speed_CCR2; // DC PHAI
		HAL_GPIO_WritePin(F_R_1A_GPIO_Port, F_R_1A_Pin, SET);
		HAL_GPIO_WritePin(F_R_1B_GPIO_Port, F_R_1B_Pin, SET);
	}
}
 8001aec:	e03d      	b.n	8001b6a <direction+0xb2>
	else if(running == 2)
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d111      	bne.n	8001b18 <direction+0x60>
		TIM3 -> CCR1 = speed_CCR1; // DC TRAI
 8001af4:	4a1f      	ldr	r2, [pc, #124]	@ (8001b74 <direction+0xbc>)
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	6353      	str	r3, [r2, #52]	@ 0x34
		TIM3 -> CCR2 = speed_CCR2; // DC PHAI
 8001afa:	4a1e      	ldr	r2, [pc, #120]	@ (8001b74 <direction+0xbc>)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6393      	str	r3, [r2, #56]	@ 0x38
		HAL_GPIO_WritePin(F_R_1A_GPIO_Port, F_R_1A_Pin, SET);
 8001b00:	2201      	movs	r2, #1
 8001b02:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b06:	481c      	ldr	r0, [pc, #112]	@ (8001b78 <direction+0xc0>)
 8001b08:	f000 feb1 	bl	800286e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_R_1B_GPIO_Port, F_R_1B_Pin, RESET);
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	2140      	movs	r1, #64	@ 0x40
 8001b10:	4819      	ldr	r0, [pc, #100]	@ (8001b78 <direction+0xc0>)
 8001b12:	f000 feac 	bl	800286e <HAL_GPIO_WritePin>
}
 8001b16:	e028      	b.n	8001b6a <direction+0xb2>
	else if(running == 3)
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	2b03      	cmp	r3, #3
 8001b1c:	d111      	bne.n	8001b42 <direction+0x8a>
		TIM3 -> CCR1 = speed_CCR1; // DC TRAI
 8001b1e:	4a15      	ldr	r2, [pc, #84]	@ (8001b74 <direction+0xbc>)
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	6353      	str	r3, [r2, #52]	@ 0x34
		TIM3 -> CCR2 = speed_CCR2; // DC PHAI
 8001b24:	4a13      	ldr	r2, [pc, #76]	@ (8001b74 <direction+0xbc>)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6393      	str	r3, [r2, #56]	@ 0x38
		HAL_GPIO_WritePin(F_R_1A_GPIO_Port, F_R_1A_Pin, RESET);
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b30:	4811      	ldr	r0, [pc, #68]	@ (8001b78 <direction+0xc0>)
 8001b32:	f000 fe9c 	bl	800286e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_R_1B_GPIO_Port, F_R_1B_Pin, RESET);
 8001b36:	2200      	movs	r2, #0
 8001b38:	2140      	movs	r1, #64	@ 0x40
 8001b3a:	480f      	ldr	r0, [pc, #60]	@ (8001b78 <direction+0xc0>)
 8001b3c:	f000 fe97 	bl	800286e <HAL_GPIO_WritePin>
}
 8001b40:	e013      	b.n	8001b6a <direction+0xb2>
	else if(running == 4)
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	2b04      	cmp	r3, #4
 8001b46:	d110      	bne.n	8001b6a <direction+0xb2>
		TIM3 -> CCR1 = speed_CCR1; // DC TRAI
 8001b48:	4a0a      	ldr	r2, [pc, #40]	@ (8001b74 <direction+0xbc>)
 8001b4a:	68bb      	ldr	r3, [r7, #8]
 8001b4c:	6353      	str	r3, [r2, #52]	@ 0x34
		TIM3 -> CCR2 = speed_CCR2; // DC PHAI
 8001b4e:	4a09      	ldr	r2, [pc, #36]	@ (8001b74 <direction+0xbc>)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6393      	str	r3, [r2, #56]	@ 0x38
		HAL_GPIO_WritePin(F_R_1A_GPIO_Port, F_R_1A_Pin, SET);
 8001b54:	2201      	movs	r2, #1
 8001b56:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b5a:	4807      	ldr	r0, [pc, #28]	@ (8001b78 <direction+0xc0>)
 8001b5c:	f000 fe87 	bl	800286e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_R_1B_GPIO_Port, F_R_1B_Pin, SET);
 8001b60:	2201      	movs	r2, #1
 8001b62:	2140      	movs	r1, #64	@ 0x40
 8001b64:	4804      	ldr	r0, [pc, #16]	@ (8001b78 <direction+0xc0>)
 8001b66:	f000 fe82 	bl	800286e <HAL_GPIO_WritePin>
}
 8001b6a:	bf00      	nop
 8001b6c:	3710      	adds	r7, #16
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	40000400 	.word	0x40000400
 8001b78:	40011000 	.word	0x40011000

08001b7c <control>:
		}
	}
}

void control(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
	Read_ss1 = HAL_GPIO_ReadPin(SS1_GPIO_Port, SS1_Pin);
 8001b80:	2104      	movs	r1, #4
 8001b82:	48ab      	ldr	r0, [pc, #684]	@ (8001e30 <control+0x2b4>)
 8001b84:	f000 fe5c 	bl	8002840 <HAL_GPIO_ReadPin>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	4ba9      	ldr	r3, [pc, #676]	@ (8001e34 <control+0x2b8>)
 8001b8e:	601a      	str	r2, [r3, #0]
	Read_ss2 = HAL_GPIO_ReadPin(SS2_GPIO_Port, SS2_Pin);
 8001b90:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b94:	48a8      	ldr	r0, [pc, #672]	@ (8001e38 <control+0x2bc>)
 8001b96:	f000 fe53 	bl	8002840 <HAL_GPIO_ReadPin>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	4ba7      	ldr	r3, [pc, #668]	@ (8001e3c <control+0x2c0>)
 8001ba0:	601a      	str	r2, [r3, #0]
	Read_ss3 = HAL_GPIO_ReadPin(SS3_GPIO_Port, SS3_Pin);
 8001ba2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ba6:	48a4      	ldr	r0, [pc, #656]	@ (8001e38 <control+0x2bc>)
 8001ba8:	f000 fe4a 	bl	8002840 <HAL_GPIO_ReadPin>
 8001bac:	4603      	mov	r3, r0
 8001bae:	461a      	mov	r2, r3
 8001bb0:	4ba3      	ldr	r3, [pc, #652]	@ (8001e40 <control+0x2c4>)
 8001bb2:	601a      	str	r2, [r3, #0]
	Read_ss4 = HAL_GPIO_ReadPin(SS4_GPIO_Port, SS4_Pin);
 8001bb4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001bb8:	489f      	ldr	r0, [pc, #636]	@ (8001e38 <control+0x2bc>)
 8001bba:	f000 fe41 	bl	8002840 <HAL_GPIO_ReadPin>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	4ba0      	ldr	r3, [pc, #640]	@ (8001e44 <control+0x2c8>)
 8001bc4:	601a      	str	r2, [r3, #0]
	if(read_1.out>7500&&read_1.out<10500&&read_2.out>27500&&read_2.out<29800)
 8001bc6:	4ba0      	ldr	r3, [pc, #640]	@ (8001e48 <control+0x2cc>)
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f641 524c 	movw	r2, #7500	@ 0x1d4c
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d95b      	bls.n	8001c8a <control+0x10e>
 8001bd2:	4b9d      	ldr	r3, [pc, #628]	@ (8001e48 <control+0x2cc>)
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	f642 1203 	movw	r2, #10499	@ 0x2903
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d855      	bhi.n	8001c8a <control+0x10e>
 8001bde:	4b9b      	ldr	r3, [pc, #620]	@ (8001e4c <control+0x2d0>)
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f646 326c 	movw	r2, #27500	@ 0x6b6c
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d94f      	bls.n	8001c8a <control+0x10e>
 8001bea:	4b98      	ldr	r3, [pc, #608]	@ (8001e4c <control+0x2d0>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f247 4267 	movw	r2, #29799	@ 0x7467
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d849      	bhi.n	8001c8a <control+0x10e>
	{
		run =0;
 8001bf6:	4b96      	ldr	r3, [pc, #600]	@ (8001e50 <control+0x2d4>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, RESET);
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	2180      	movs	r1, #128	@ 0x80
 8001c00:	4894      	ldr	r0, [pc, #592]	@ (8001e54 <control+0x2d8>)
 8001c02:	f000 fe34 	bl	800286e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, RESET);
 8001c06:	2200      	movs	r2, #0
 8001c08:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c0c:	4892      	ldr	r0, [pc, #584]	@ (8001e58 <control+0x2dc>)
 8001c0e:	f000 fe2e 	bl	800286e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BRK_2A_GPIO_Port, BRK_2A_Pin, RESET);
 8001c12:	2200      	movs	r2, #0
 8001c14:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001c18:	488f      	ldr	r0, [pc, #572]	@ (8001e58 <control+0x2dc>)
 8001c1a:	f000 fe28 	bl	800286e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BRK_2B_GPIO_Port, BRK_2B_Pin, RESET);
 8001c1e:	2200      	movs	r2, #0
 8001c20:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c24:	488c      	ldr	r0, [pc, #560]	@ (8001e58 <control+0x2dc>)
 8001c26:	f000 fe22 	bl	800286e <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(EN_1A_GPIO_Port, EN_1A_Pin, RESET);
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c30:	4888      	ldr	r0, [pc, #544]	@ (8001e54 <control+0x2d8>)
 8001c32:	f000 fe1c 	bl	800286e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_1B_GPIO_Port, EN_1B_Pin, RESET);
 8001c36:	2200      	movs	r2, #0
 8001c38:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c3c:	4886      	ldr	r0, [pc, #536]	@ (8001e58 <control+0x2dc>)
 8001c3e:	f000 fe16 	bl	800286e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_2A_GPIO_Port, EN_2A_Pin, RESET);
 8001c42:	2200      	movs	r2, #0
 8001c44:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c48:	4883      	ldr	r0, [pc, #524]	@ (8001e58 <control+0x2dc>)
 8001c4a:	f000 fe10 	bl	800286e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_2B_GPIO_Port, EN_2B_Pin, RESET);
 8001c4e:	2200      	movs	r2, #0
 8001c50:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c54:	4880      	ldr	r0, [pc, #512]	@ (8001e58 <control+0x2dc>)
 8001c56:	f000 fe0a 	bl	800286e <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, SET);
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	2180      	movs	r1, #128	@ 0x80
 8001c5e:	487d      	ldr	r0, [pc, #500]	@ (8001e54 <control+0x2d8>)
 8001c60:	f000 fe05 	bl	800286e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, SET);
 8001c64:	2201      	movs	r2, #1
 8001c66:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c6a:	487b      	ldr	r0, [pc, #492]	@ (8001e58 <control+0x2dc>)
 8001c6c:	f000 fdff 	bl	800286e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BRK_2A_GPIO_Port, BRK_2A_Pin, SET);
 8001c70:	2201      	movs	r2, #1
 8001c72:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001c76:	4878      	ldr	r0, [pc, #480]	@ (8001e58 <control+0x2dc>)
 8001c78:	f000 fdf9 	bl	800286e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BRK_2B_GPIO_Port, BRK_2B_Pin, SET);
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c82:	4875      	ldr	r0, [pc, #468]	@ (8001e58 <control+0x2dc>)
 8001c84:	f000 fdf3 	bl	800286e <HAL_GPIO_WritePin>
 8001c88:	e0d0      	b.n	8001e2c <control+0x2b0>
	}
	else
	{
		if (Read_ss1 ==1 && Read_ss2 ==1 && Read_ss3 ==1 && Read_ss4==1)
 8001c8a:	4b6a      	ldr	r3, [pc, #424]	@ (8001e34 <control+0x2b8>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	f040 80c7 	bne.w	8001e22 <control+0x2a6>
 8001c94:	4b69      	ldr	r3, [pc, #420]	@ (8001e3c <control+0x2c0>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	f040 80c2 	bne.w	8001e22 <control+0x2a6>
 8001c9e:	4b68      	ldr	r3, [pc, #416]	@ (8001e40 <control+0x2c4>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	f040 80bd 	bne.w	8001e22 <control+0x2a6>
 8001ca8:	4b66      	ldr	r3, [pc, #408]	@ (8001e44 <control+0x2c8>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	f040 80b8 	bne.w	8001e22 <control+0x2a6>
		{
			run =1;
 8001cb2:	4b67      	ldr	r3, [pc, #412]	@ (8001e50 <control+0x2d4>)
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(EN_1A_GPIO_Port, EN_1A_Pin, SET);
 8001cb8:	2201      	movs	r2, #1
 8001cba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001cbe:	4865      	ldr	r0, [pc, #404]	@ (8001e54 <control+0x2d8>)
 8001cc0:	f000 fdd5 	bl	800286e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_1B_GPIO_Port, EN_1B_Pin, SET);
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001cca:	4863      	ldr	r0, [pc, #396]	@ (8001e58 <control+0x2dc>)
 8001ccc:	f000 fdcf 	bl	800286e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_2A_GPIO_Port, EN_2A_Pin, SET);
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001cd6:	4860      	ldr	r0, [pc, #384]	@ (8001e58 <control+0x2dc>)
 8001cd8:	f000 fdc9 	bl	800286e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_2B_GPIO_Port, EN_2B_Pin, SET);
 8001cdc:	2201      	movs	r2, #1
 8001cde:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ce2:	485d      	ldr	r0, [pc, #372]	@ (8001e58 <control+0x2dc>)
 8001ce4:	f000 fdc3 	bl	800286e <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, SET);
 8001ce8:	2201      	movs	r2, #1
 8001cea:	2180      	movs	r1, #128	@ 0x80
 8001cec:	4859      	ldr	r0, [pc, #356]	@ (8001e54 <control+0x2d8>)
 8001cee:	f000 fdbe 	bl	800286e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, SET);
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001cf8:	4857      	ldr	r0, [pc, #348]	@ (8001e58 <control+0x2dc>)
 8001cfa:	f000 fdb8 	bl	800286e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BRK_2A_GPIO_Port, BRK_2A_Pin, SET);
 8001cfe:	2201      	movs	r2, #1
 8001d00:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001d04:	4854      	ldr	r0, [pc, #336]	@ (8001e58 <control+0x2dc>)
 8001d06:	f000 fdb2 	bl	800286e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BRK_2B_GPIO_Port, BRK_2B_Pin, SET);
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d10:	4851      	ldr	r0, [pc, #324]	@ (8001e58 <control+0x2dc>)
 8001d12:	f000 fdac 	bl	800286e <HAL_GPIO_WritePin>

			switch (val)
 8001d16:	4b51      	ldr	r3, [pc, #324]	@ (8001e5c <control+0x2e0>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	3b01      	subs	r3, #1
 8001d1c:	2b13      	cmp	r3, #19
 8001d1e:	f200 8085 	bhi.w	8001e2c <control+0x2b0>
 8001d22:	a201      	add	r2, pc, #4	@ (adr r2, 8001d28 <control+0x1ac>)
 8001d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d28:	08001d79 	.word	0x08001d79
 8001d2c:	08001d8b 	.word	0x08001d8b
 8001d30:	08001d9d 	.word	0x08001d9d
 8001d34:	08001db5 	.word	0x08001db5
 8001d38:	08001e2d 	.word	0x08001e2d
 8001d3c:	08001e2d 	.word	0x08001e2d
 8001d40:	08001e2d 	.word	0x08001e2d
 8001d44:	08001e2d 	.word	0x08001e2d
 8001d48:	08001e2d 	.word	0x08001e2d
 8001d4c:	08001e2d 	.word	0x08001e2d
 8001d50:	08001e2d 	.word	0x08001e2d
 8001d54:	08001e2d 	.word	0x08001e2d
 8001d58:	08001e2d 	.word	0x08001e2d
 8001d5c:	08001e2d 	.word	0x08001e2d
 8001d60:	08001e2d 	.word	0x08001e2d
 8001d64:	08001e2d 	.word	0x08001e2d
 8001d68:	08001dc7 	.word	0x08001dc7
 8001d6c:	08001ddf 	.word	0x08001ddf
 8001d70:	08001df7 	.word	0x08001df7
 8001d74:	08001e09 	.word	0x08001e09
			{
				case 1:
					direction(4,read1_out,read1_out);
 8001d78:	4b39      	ldr	r3, [pc, #228]	@ (8001e60 <control+0x2e4>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a38      	ldr	r2, [pc, #224]	@ (8001e60 <control+0x2e4>)
 8001d7e:	6812      	ldr	r2, [r2, #0]
 8001d80:	4619      	mov	r1, r3
 8001d82:	2004      	movs	r0, #4
 8001d84:	f7ff fe98 	bl	8001ab8 <direction>
					break;
 8001d88:	e04a      	b.n	8001e20 <control+0x2a4>
				case 2:
					direction(3,read1_out,read1_out);
 8001d8a:	4b35      	ldr	r3, [pc, #212]	@ (8001e60 <control+0x2e4>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a34      	ldr	r2, [pc, #208]	@ (8001e60 <control+0x2e4>)
 8001d90:	6812      	ldr	r2, [r2, #0]
 8001d92:	4619      	mov	r1, r3
 8001d94:	2003      	movs	r0, #3
 8001d96:	f7ff fe8f 	bl	8001ab8 <direction>
					break;
 8001d9a:	e041      	b.n	8001e20 <control+0x2a4>
				case 3:
					direction(2,read2_out+13000,read2_out);
 8001d9c:	4b31      	ldr	r3, [pc, #196]	@ (8001e64 <control+0x2e8>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f503 534b 	add.w	r3, r3, #12992	@ 0x32c0
 8001da4:	3308      	adds	r3, #8
 8001da6:	4a2f      	ldr	r2, [pc, #188]	@ (8001e64 <control+0x2e8>)
 8001da8:	6812      	ldr	r2, [r2, #0]
 8001daa:	4619      	mov	r1, r3
 8001dac:	2002      	movs	r0, #2
 8001dae:	f7ff fe83 	bl	8001ab8 <direction>
					break;
 8001db2:	e035      	b.n	8001e20 <control+0x2a4>
				case 4:
					direction(1,read2_out,read2_out);
 8001db4:	4b2b      	ldr	r3, [pc, #172]	@ (8001e64 <control+0x2e8>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a2a      	ldr	r2, [pc, #168]	@ (8001e64 <control+0x2e8>)
 8001dba:	6812      	ldr	r2, [r2, #0]
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	2001      	movs	r0, #1
 8001dc0:	f7ff fe7a 	bl	8001ab8 <direction>
					break;
 8001dc4:	e02c      	b.n	8001e20 <control+0x2a4>
				case 17:
					direction(1,read2_out,read2_out+18000);
 8001dc6:	4b27      	ldr	r3, [pc, #156]	@ (8001e64 <control+0x2e8>)
 8001dc8:	6819      	ldr	r1, [r3, #0]
 8001dca:	4b26      	ldr	r3, [pc, #152]	@ (8001e64 <control+0x2e8>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f503 438c 	add.w	r3, r3, #17920	@ 0x4600
 8001dd2:	3350      	adds	r3, #80	@ 0x50
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	2001      	movs	r0, #1
 8001dd8:	f7ff fe6e 	bl	8001ab8 <direction>
					break;
 8001ddc:	e020      	b.n	8001e20 <control+0x2a4>
				case 18:
					direction(1,read2_out+18000,read2_out);
 8001dde:	4b21      	ldr	r3, [pc, #132]	@ (8001e64 <control+0x2e8>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f503 438c 	add.w	r3, r3, #17920	@ 0x4600
 8001de6:	3350      	adds	r3, #80	@ 0x50
 8001de8:	4a1e      	ldr	r2, [pc, #120]	@ (8001e64 <control+0x2e8>)
 8001dea:	6812      	ldr	r2, [r2, #0]
 8001dec:	4619      	mov	r1, r3
 8001dee:	2001      	movs	r0, #1
 8001df0:	f7ff fe62 	bl	8001ab8 <direction>
					break;
 8001df4:	e014      	b.n	8001e20 <control+0x2a4>
				case 19:
					direction(2,read2_out,read2_out);
 8001df6:	4b1b      	ldr	r3, [pc, #108]	@ (8001e64 <control+0x2e8>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a1a      	ldr	r2, [pc, #104]	@ (8001e64 <control+0x2e8>)
 8001dfc:	6812      	ldr	r2, [r2, #0]
 8001dfe:	4619      	mov	r1, r3
 8001e00:	2002      	movs	r0, #2
 8001e02:	f7ff fe59 	bl	8001ab8 <direction>
					break;
 8001e06:	e00b      	b.n	8001e20 <control+0x2a4>
				case 20:
					direction(2,read2_out+20000,read2_out);
 8001e08:	4b16      	ldr	r3, [pc, #88]	@ (8001e64 <control+0x2e8>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f503 439c 	add.w	r3, r3, #19968	@ 0x4e00
 8001e10:	3320      	adds	r3, #32
 8001e12:	4a14      	ldr	r2, [pc, #80]	@ (8001e64 <control+0x2e8>)
 8001e14:	6812      	ldr	r2, [r2, #0]
 8001e16:	4619      	mov	r1, r3
 8001e18:	2002      	movs	r0, #2
 8001e1a:	f7ff fe4d 	bl	8001ab8 <direction>
					break;
 8001e1e:	bf00      	nop
			switch (val)
 8001e20:	e004      	b.n	8001e2c <control+0x2b0>
			}

		}
		else
		{
			active  =1;
 8001e22:	4b11      	ldr	r3, [pc, #68]	@ (8001e68 <control+0x2ec>)
 8001e24:	2201      	movs	r2, #1
 8001e26:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001e28:	bf00      	nop
 8001e2a:	e7ff      	b.n	8001e2c <control+0x2b0>
 8001e2c:	bf00      	nop
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	40010c00 	.word	0x40010c00
 8001e34:	200001a0 	.word	0x200001a0
 8001e38:	40011800 	.word	0x40011800
 8001e3c:	200001a4 	.word	0x200001a4
 8001e40:	200001a8 	.word	0x200001a8
 8001e44:	200001ac 	.word	0x200001ac
 8001e48:	2000021c 	.word	0x2000021c
 8001e4c:	2000022c 	.word	0x2000022c
 8001e50:	200001b8 	.word	0x200001b8
 8001e54:	40011000 	.word	0x40011000
 8001e58:	40011400 	.word	0x40011400
 8001e5c:	200001b0 	.word	0x200001b0
 8001e60:	20000198 	.word	0x20000198
 8001e64:	2000019c 	.word	0x2000019c
 8001e68:	200001c0 	.word	0x200001c0

08001e6c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b085      	sub	sp, #20
 8001e70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e72:	4b15      	ldr	r3, [pc, #84]	@ (8001ec8 <HAL_MspInit+0x5c>)
 8001e74:	699b      	ldr	r3, [r3, #24]
 8001e76:	4a14      	ldr	r2, [pc, #80]	@ (8001ec8 <HAL_MspInit+0x5c>)
 8001e78:	f043 0301 	orr.w	r3, r3, #1
 8001e7c:	6193      	str	r3, [r2, #24]
 8001e7e:	4b12      	ldr	r3, [pc, #72]	@ (8001ec8 <HAL_MspInit+0x5c>)
 8001e80:	699b      	ldr	r3, [r3, #24]
 8001e82:	f003 0301 	and.w	r3, r3, #1
 8001e86:	60bb      	str	r3, [r7, #8]
 8001e88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ec8 <HAL_MspInit+0x5c>)
 8001e8c:	69db      	ldr	r3, [r3, #28]
 8001e8e:	4a0e      	ldr	r2, [pc, #56]	@ (8001ec8 <HAL_MspInit+0x5c>)
 8001e90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e94:	61d3      	str	r3, [r2, #28]
 8001e96:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec8 <HAL_MspInit+0x5c>)
 8001e98:	69db      	ldr	r3, [r3, #28]
 8001e9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e9e:	607b      	str	r3, [r7, #4]
 8001ea0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ea2:	4b0a      	ldr	r3, [pc, #40]	@ (8001ecc <HAL_MspInit+0x60>)
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001eae:	60fb      	str	r3, [r7, #12]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001eb6:	60fb      	str	r3, [r7, #12]
 8001eb8:	4a04      	ldr	r2, [pc, #16]	@ (8001ecc <HAL_MspInit+0x60>)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ebe:	bf00      	nop
 8001ec0:	3714      	adds	r7, #20
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr
 8001ec8:	40021000 	.word	0x40021000
 8001ecc:	40010000 	.word	0x40010000

08001ed0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b087      	sub	sp, #28
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a24      	ldr	r2, [pc, #144]	@ (8001f70 <HAL_TIM_Base_MspInit+0xa0>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d10c      	bne.n	8001efc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ee2:	4b24      	ldr	r3, [pc, #144]	@ (8001f74 <HAL_TIM_Base_MspInit+0xa4>)
 8001ee4:	699b      	ldr	r3, [r3, #24]
 8001ee6:	4a23      	ldr	r2, [pc, #140]	@ (8001f74 <HAL_TIM_Base_MspInit+0xa4>)
 8001ee8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001eec:	6193      	str	r3, [r2, #24]
 8001eee:	4b21      	ldr	r3, [pc, #132]	@ (8001f74 <HAL_TIM_Base_MspInit+0xa4>)
 8001ef0:	699b      	ldr	r3, [r3, #24]
 8001ef2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ef6:	617b      	str	r3, [r7, #20]
 8001ef8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001efa:	e034      	b.n	8001f66 <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM2)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f04:	d10c      	bne.n	8001f20 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f06:	4b1b      	ldr	r3, [pc, #108]	@ (8001f74 <HAL_TIM_Base_MspInit+0xa4>)
 8001f08:	69db      	ldr	r3, [r3, #28]
 8001f0a:	4a1a      	ldr	r2, [pc, #104]	@ (8001f74 <HAL_TIM_Base_MspInit+0xa4>)
 8001f0c:	f043 0301 	orr.w	r3, r3, #1
 8001f10:	61d3      	str	r3, [r2, #28]
 8001f12:	4b18      	ldr	r3, [pc, #96]	@ (8001f74 <HAL_TIM_Base_MspInit+0xa4>)
 8001f14:	69db      	ldr	r3, [r3, #28]
 8001f16:	f003 0301 	and.w	r3, r3, #1
 8001f1a:	613b      	str	r3, [r7, #16]
 8001f1c:	693b      	ldr	r3, [r7, #16]
}
 8001f1e:	e022      	b.n	8001f66 <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM3)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a14      	ldr	r2, [pc, #80]	@ (8001f78 <HAL_TIM_Base_MspInit+0xa8>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d10c      	bne.n	8001f44 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f2a:	4b12      	ldr	r3, [pc, #72]	@ (8001f74 <HAL_TIM_Base_MspInit+0xa4>)
 8001f2c:	69db      	ldr	r3, [r3, #28]
 8001f2e:	4a11      	ldr	r2, [pc, #68]	@ (8001f74 <HAL_TIM_Base_MspInit+0xa4>)
 8001f30:	f043 0302 	orr.w	r3, r3, #2
 8001f34:	61d3      	str	r3, [r2, #28]
 8001f36:	4b0f      	ldr	r3, [pc, #60]	@ (8001f74 <HAL_TIM_Base_MspInit+0xa4>)
 8001f38:	69db      	ldr	r3, [r3, #28]
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	68fb      	ldr	r3, [r7, #12]
}
 8001f42:	e010      	b.n	8001f66 <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM6)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a0c      	ldr	r2, [pc, #48]	@ (8001f7c <HAL_TIM_Base_MspInit+0xac>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d10b      	bne.n	8001f66 <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001f4e:	4b09      	ldr	r3, [pc, #36]	@ (8001f74 <HAL_TIM_Base_MspInit+0xa4>)
 8001f50:	69db      	ldr	r3, [r3, #28]
 8001f52:	4a08      	ldr	r2, [pc, #32]	@ (8001f74 <HAL_TIM_Base_MspInit+0xa4>)
 8001f54:	f043 0310 	orr.w	r3, r3, #16
 8001f58:	61d3      	str	r3, [r2, #28]
 8001f5a:	4b06      	ldr	r3, [pc, #24]	@ (8001f74 <HAL_TIM_Base_MspInit+0xa4>)
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	f003 0310 	and.w	r3, r3, #16
 8001f62:	60bb      	str	r3, [r7, #8]
 8001f64:	68bb      	ldr	r3, [r7, #8]
}
 8001f66:	bf00      	nop
 8001f68:	371c      	adds	r7, #28
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bc80      	pop	{r7}
 8001f6e:	4770      	bx	lr
 8001f70:	40012c00 	.word	0x40012c00
 8001f74:	40021000 	.word	0x40021000
 8001f78:	40000400 	.word	0x40000400
 8001f7c:	40001000 	.word	0x40001000

08001f80 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b08a      	sub	sp, #40	@ 0x28
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f88:	f107 0318 	add.w	r3, r7, #24
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	605a      	str	r2, [r3, #4]
 8001f92:	609a      	str	r2, [r3, #8]
 8001f94:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f9e:	d118      	bne.n	8001fd2 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fa0:	4b28      	ldr	r3, [pc, #160]	@ (8002044 <HAL_TIM_MspPostInit+0xc4>)
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	4a27      	ldr	r2, [pc, #156]	@ (8002044 <HAL_TIM_MspPostInit+0xc4>)
 8001fa6:	f043 0304 	orr.w	r3, r3, #4
 8001faa:	6193      	str	r3, [r2, #24]
 8001fac:	4b25      	ldr	r3, [pc, #148]	@ (8002044 <HAL_TIM_MspPostInit+0xc4>)
 8001fae:	699b      	ldr	r3, [r3, #24]
 8001fb0:	f003 0304 	and.w	r3, r3, #4
 8001fb4:	617b      	str	r3, [r7, #20]
 8001fb6:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001fb8:	230e      	movs	r3, #14
 8001fba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc0:	2302      	movs	r3, #2
 8001fc2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc4:	f107 0318 	add.w	r3, r7, #24
 8001fc8:	4619      	mov	r1, r3
 8001fca:	481f      	ldr	r0, [pc, #124]	@ (8002048 <HAL_TIM_MspPostInit+0xc8>)
 8001fcc:	f000 faa4 	bl	8002518 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001fd0:	e034      	b.n	800203c <HAL_TIM_MspPostInit+0xbc>
  else if(htim->Instance==TIM3)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a1d      	ldr	r2, [pc, #116]	@ (800204c <HAL_TIM_MspPostInit+0xcc>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d12f      	bne.n	800203c <HAL_TIM_MspPostInit+0xbc>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fdc:	4b19      	ldr	r3, [pc, #100]	@ (8002044 <HAL_TIM_MspPostInit+0xc4>)
 8001fde:	699b      	ldr	r3, [r3, #24]
 8001fe0:	4a18      	ldr	r2, [pc, #96]	@ (8002044 <HAL_TIM_MspPostInit+0xc4>)
 8001fe2:	f043 0304 	orr.w	r3, r3, #4
 8001fe6:	6193      	str	r3, [r2, #24]
 8001fe8:	4b16      	ldr	r3, [pc, #88]	@ (8002044 <HAL_TIM_MspPostInit+0xc4>)
 8001fea:	699b      	ldr	r3, [r3, #24]
 8001fec:	f003 0304 	and.w	r3, r3, #4
 8001ff0:	613b      	str	r3, [r7, #16]
 8001ff2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ff4:	4b13      	ldr	r3, [pc, #76]	@ (8002044 <HAL_TIM_MspPostInit+0xc4>)
 8001ff6:	699b      	ldr	r3, [r3, #24]
 8001ff8:	4a12      	ldr	r2, [pc, #72]	@ (8002044 <HAL_TIM_MspPostInit+0xc4>)
 8001ffa:	f043 0308 	orr.w	r3, r3, #8
 8001ffe:	6193      	str	r3, [r2, #24]
 8002000:	4b10      	ldr	r3, [pc, #64]	@ (8002044 <HAL_TIM_MspPostInit+0xc4>)
 8002002:	699b      	ldr	r3, [r3, #24]
 8002004:	f003 0308 	and.w	r3, r3, #8
 8002008:	60fb      	str	r3, [r7, #12]
 800200a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800200c:	23c0      	movs	r3, #192	@ 0xc0
 800200e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002010:	2302      	movs	r3, #2
 8002012:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002014:	2302      	movs	r3, #2
 8002016:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002018:	f107 0318 	add.w	r3, r7, #24
 800201c:	4619      	mov	r1, r3
 800201e:	480a      	ldr	r0, [pc, #40]	@ (8002048 <HAL_TIM_MspPostInit+0xc8>)
 8002020:	f000 fa7a 	bl	8002518 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002024:	2301      	movs	r3, #1
 8002026:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002028:	2302      	movs	r3, #2
 800202a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800202c:	2302      	movs	r3, #2
 800202e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002030:	f107 0318 	add.w	r3, r7, #24
 8002034:	4619      	mov	r1, r3
 8002036:	4806      	ldr	r0, [pc, #24]	@ (8002050 <HAL_TIM_MspPostInit+0xd0>)
 8002038:	f000 fa6e 	bl	8002518 <HAL_GPIO_Init>
}
 800203c:	bf00      	nop
 800203e:	3728      	adds	r7, #40	@ 0x28
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	40021000 	.word	0x40021000
 8002048:	40010800 	.word	0x40010800
 800204c:	40000400 	.word	0x40000400
 8002050:	40010c00 	.word	0x40010c00

08002054 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b088      	sub	sp, #32
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205c:	f107 0310 	add.w	r3, r7, #16
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a1c      	ldr	r2, [pc, #112]	@ (80020e0 <HAL_UART_MspInit+0x8c>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d131      	bne.n	80020d8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002074:	4b1b      	ldr	r3, [pc, #108]	@ (80020e4 <HAL_UART_MspInit+0x90>)
 8002076:	699b      	ldr	r3, [r3, #24]
 8002078:	4a1a      	ldr	r2, [pc, #104]	@ (80020e4 <HAL_UART_MspInit+0x90>)
 800207a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800207e:	6193      	str	r3, [r2, #24]
 8002080:	4b18      	ldr	r3, [pc, #96]	@ (80020e4 <HAL_UART_MspInit+0x90>)
 8002082:	699b      	ldr	r3, [r3, #24]
 8002084:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002088:	60fb      	str	r3, [r7, #12]
 800208a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800208c:	4b15      	ldr	r3, [pc, #84]	@ (80020e4 <HAL_UART_MspInit+0x90>)
 800208e:	699b      	ldr	r3, [r3, #24]
 8002090:	4a14      	ldr	r2, [pc, #80]	@ (80020e4 <HAL_UART_MspInit+0x90>)
 8002092:	f043 0304 	orr.w	r3, r3, #4
 8002096:	6193      	str	r3, [r2, #24]
 8002098:	4b12      	ldr	r3, [pc, #72]	@ (80020e4 <HAL_UART_MspInit+0x90>)
 800209a:	699b      	ldr	r3, [r3, #24]
 800209c:	f003 0304 	and.w	r3, r3, #4
 80020a0:	60bb      	str	r3, [r7, #8]
 80020a2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80020a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020aa:	2302      	movs	r3, #2
 80020ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020ae:	2303      	movs	r3, #3
 80020b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b2:	f107 0310 	add.w	r3, r7, #16
 80020b6:	4619      	mov	r1, r3
 80020b8:	480b      	ldr	r0, [pc, #44]	@ (80020e8 <HAL_UART_MspInit+0x94>)
 80020ba:	f000 fa2d 	bl	8002518 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80020be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020c4:	2300      	movs	r3, #0
 80020c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c8:	2300      	movs	r3, #0
 80020ca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020cc:	f107 0310 	add.w	r3, r7, #16
 80020d0:	4619      	mov	r1, r3
 80020d2:	4805      	ldr	r0, [pc, #20]	@ (80020e8 <HAL_UART_MspInit+0x94>)
 80020d4:	f000 fa20 	bl	8002518 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80020d8:	bf00      	nop
 80020da:	3720      	adds	r7, #32
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	40013800 	.word	0x40013800
 80020e4:	40021000 	.word	0x40021000
 80020e8:	40010800 	.word	0x40010800

080020ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020f0:	bf00      	nop
 80020f2:	e7fd      	b.n	80020f0 <NMI_Handler+0x4>

080020f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020f8:	bf00      	nop
 80020fa:	e7fd      	b.n	80020f8 <HardFault_Handler+0x4>

080020fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002100:	bf00      	nop
 8002102:	e7fd      	b.n	8002100 <MemManage_Handler+0x4>

08002104 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002108:	bf00      	nop
 800210a:	e7fd      	b.n	8002108 <BusFault_Handler+0x4>

0800210c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002110:	bf00      	nop
 8002112:	e7fd      	b.n	8002110 <UsageFault_Handler+0x4>

08002114 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002118:	bf00      	nop
 800211a:	46bd      	mov	sp, r7
 800211c:	bc80      	pop	{r7}
 800211e:	4770      	bx	lr

08002120 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002124:	bf00      	nop
 8002126:	46bd      	mov	sp, r7
 8002128:	bc80      	pop	{r7}
 800212a:	4770      	bx	lr

0800212c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002130:	bf00      	nop
 8002132:	46bd      	mov	sp, r7
 8002134:	bc80      	pop	{r7}
 8002136:	4770      	bx	lr

08002138 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800213c:	f000 f8c2 	bl	80022c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002140:	bf00      	nop
 8002142:	bd80      	pop	{r7, pc}

08002144 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH4_Pin);
 8002148:	2001      	movs	r0, #1
 800214a:	f000 fba9 	bl	80028a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800214e:	bf00      	nop
 8002150:	bd80      	pop	{r7, pc}

08002152 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002152:	b580      	push	{r7, lr}
 8002154:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SS1_Pin);
 8002156:	2004      	movs	r0, #4
 8002158:	f000 fba2 	bl	80028a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800215c:	bf00      	nop
 800215e:	bd80      	pop	{r7, pc}

08002160 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH5_Pin);
 8002164:	2008      	movs	r0, #8
 8002166:	f000 fb9b 	bl	80028a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800216a:	bf00      	nop
 800216c:	bd80      	pop	{r7, pc}

0800216e <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800216e:	b580      	push	{r7, lr}
 8002170:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH6_Pin);
 8002172:	2010      	movs	r0, #16
 8002174:	f000 fb94 	bl	80028a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002178:	bf00      	nop
 800217a:	bd80      	pop	{r7, pc}

0800217c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH7_Pin);
 8002180:	2020      	movs	r0, #32
 8002182:	f000 fb8d 	bl	80028a0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH8_Pin);
 8002186:	2040      	movs	r0, #64	@ 0x40
 8002188:	f000 fb8a 	bl	80028a0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH9_Pin);
 800218c:	2080      	movs	r0, #128	@ 0x80
 800218e:	f000 fb87 	bl	80028a0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH10_Pin);
 8002192:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002196:	f000 fb83 	bl	80028a0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH11_Pin);
 800219a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800219e:	f000 fb7f 	bl	80028a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80021a6:	b580      	push	{r7, lr}
 80021a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH1_Pin);
 80021aa:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80021ae:	f000 fb77 	bl	80028a0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH2_Pin);
 80021b2:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80021b6:	f000 fb73 	bl	80028a0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH3_Pin);
 80021ba:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80021be:	f000 fb6f 	bl	80028a0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SS2_Pin);
 80021c2:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80021c6:	f000 fb6b 	bl	80028a0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SS3_Pin);
 80021ca:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80021ce:	f000 fb67 	bl	80028a0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SS4_Pin);
 80021d2:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80021d6:	f000 fb63 	bl	80028a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80021da:	bf00      	nop
 80021dc:	bd80      	pop	{r7, pc}

080021de <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80021de:	b480      	push	{r7}
 80021e0:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021e2:	bf00      	nop
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bc80      	pop	{r7}
 80021e8:	4770      	bx	lr
	...

080021ec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80021ec:	f7ff fff7 	bl	80021de <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021f0:	480b      	ldr	r0, [pc, #44]	@ (8002220 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80021f2:	490c      	ldr	r1, [pc, #48]	@ (8002224 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80021f4:	4a0c      	ldr	r2, [pc, #48]	@ (8002228 <LoopFillZerobss+0x16>)
  movs r3, #0
 80021f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021f8:	e002      	b.n	8002200 <LoopCopyDataInit>

080021fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021fe:	3304      	adds	r3, #4

08002200 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002200:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002202:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002204:	d3f9      	bcc.n	80021fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002206:	4a09      	ldr	r2, [pc, #36]	@ (800222c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002208:	4c09      	ldr	r4, [pc, #36]	@ (8002230 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800220a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800220c:	e001      	b.n	8002212 <LoopFillZerobss>

0800220e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800220e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002210:	3204      	adds	r2, #4

08002212 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002212:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002214:	d3fb      	bcc.n	800220e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002216:	f001 feed 	bl	8003ff4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800221a:	f7fe f87f 	bl	800031c <main>
  bx lr
 800221e:	4770      	bx	lr
  ldr r0, =_sdata
 8002220:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002224:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8002228:	08004088 	.word	0x08004088
  ldr r2, =_sbss
 800222c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002230:	20000310 	.word	0x20000310

08002234 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002234:	e7fe      	b.n	8002234 <ADC1_2_IRQHandler>
	...

08002238 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800223c:	4b08      	ldr	r3, [pc, #32]	@ (8002260 <HAL_Init+0x28>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a07      	ldr	r2, [pc, #28]	@ (8002260 <HAL_Init+0x28>)
 8002242:	f043 0310 	orr.w	r3, r3, #16
 8002246:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002248:	2003      	movs	r0, #3
 800224a:	f000 f923 	bl	8002494 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800224e:	200f      	movs	r0, #15
 8002250:	f000 f808 	bl	8002264 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002254:	f7ff fe0a 	bl	8001e6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002258:	2300      	movs	r3, #0
}
 800225a:	4618      	mov	r0, r3
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	40022000 	.word	0x40022000

08002264 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800226c:	4b12      	ldr	r3, [pc, #72]	@ (80022b8 <HAL_InitTick+0x54>)
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	4b12      	ldr	r3, [pc, #72]	@ (80022bc <HAL_InitTick+0x58>)
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	4619      	mov	r1, r3
 8002276:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800227a:	fbb3 f3f1 	udiv	r3, r3, r1
 800227e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002282:	4618      	mov	r0, r3
 8002284:	f000 f93b 	bl	80024fe <HAL_SYSTICK_Config>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e00e      	b.n	80022b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2b0f      	cmp	r3, #15
 8002296:	d80a      	bhi.n	80022ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002298:	2200      	movs	r2, #0
 800229a:	6879      	ldr	r1, [r7, #4]
 800229c:	f04f 30ff 	mov.w	r0, #4294967295
 80022a0:	f000 f903 	bl	80024aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022a4:	4a06      	ldr	r2, [pc, #24]	@ (80022c0 <HAL_InitTick+0x5c>)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022aa:	2300      	movs	r3, #0
 80022ac:	e000      	b.n	80022b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3708      	adds	r7, #8
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	20000004 	.word	0x20000004
 80022bc:	2000000c 	.word	0x2000000c
 80022c0:	20000008 	.word	0x20000008

080022c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022c8:	4b05      	ldr	r3, [pc, #20]	@ (80022e0 <HAL_IncTick+0x1c>)
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	461a      	mov	r2, r3
 80022ce:	4b05      	ldr	r3, [pc, #20]	@ (80022e4 <HAL_IncTick+0x20>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4413      	add	r3, r2
 80022d4:	4a03      	ldr	r2, [pc, #12]	@ (80022e4 <HAL_IncTick+0x20>)
 80022d6:	6013      	str	r3, [r2, #0]
}
 80022d8:	bf00      	nop
 80022da:	46bd      	mov	sp, r7
 80022dc:	bc80      	pop	{r7}
 80022de:	4770      	bx	lr
 80022e0:	2000000c 	.word	0x2000000c
 80022e4:	2000030c 	.word	0x2000030c

080022e8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  return uwTick;
 80022ec:	4b02      	ldr	r3, [pc, #8]	@ (80022f8 <HAL_GetTick+0x10>)
 80022ee:	681b      	ldr	r3, [r3, #0]
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bc80      	pop	{r7}
 80022f6:	4770      	bx	lr
 80022f8:	2000030c 	.word	0x2000030c

080022fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	f003 0307 	and.w	r3, r3, #7
 800230a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800230c:	4b0c      	ldr	r3, [pc, #48]	@ (8002340 <__NVIC_SetPriorityGrouping+0x44>)
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002312:	68ba      	ldr	r2, [r7, #8]
 8002314:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002318:	4013      	ands	r3, r2
 800231a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002324:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002328:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800232c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800232e:	4a04      	ldr	r2, [pc, #16]	@ (8002340 <__NVIC_SetPriorityGrouping+0x44>)
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	60d3      	str	r3, [r2, #12]
}
 8002334:	bf00      	nop
 8002336:	3714      	adds	r7, #20
 8002338:	46bd      	mov	sp, r7
 800233a:	bc80      	pop	{r7}
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	e000ed00 	.word	0xe000ed00

08002344 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002348:	4b04      	ldr	r3, [pc, #16]	@ (800235c <__NVIC_GetPriorityGrouping+0x18>)
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	0a1b      	lsrs	r3, r3, #8
 800234e:	f003 0307 	and.w	r3, r3, #7
}
 8002352:	4618      	mov	r0, r3
 8002354:	46bd      	mov	sp, r7
 8002356:	bc80      	pop	{r7}
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	e000ed00 	.word	0xe000ed00

08002360 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	4603      	mov	r3, r0
 8002368:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800236a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236e:	2b00      	cmp	r3, #0
 8002370:	db0b      	blt.n	800238a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002372:	79fb      	ldrb	r3, [r7, #7]
 8002374:	f003 021f 	and.w	r2, r3, #31
 8002378:	4906      	ldr	r1, [pc, #24]	@ (8002394 <__NVIC_EnableIRQ+0x34>)
 800237a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800237e:	095b      	lsrs	r3, r3, #5
 8002380:	2001      	movs	r0, #1
 8002382:	fa00 f202 	lsl.w	r2, r0, r2
 8002386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800238a:	bf00      	nop
 800238c:	370c      	adds	r7, #12
 800238e:	46bd      	mov	sp, r7
 8002390:	bc80      	pop	{r7}
 8002392:	4770      	bx	lr
 8002394:	e000e100 	.word	0xe000e100

08002398 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	4603      	mov	r3, r0
 80023a0:	6039      	str	r1, [r7, #0]
 80023a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	db0a      	blt.n	80023c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	b2da      	uxtb	r2, r3
 80023b0:	490c      	ldr	r1, [pc, #48]	@ (80023e4 <__NVIC_SetPriority+0x4c>)
 80023b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b6:	0112      	lsls	r2, r2, #4
 80023b8:	b2d2      	uxtb	r2, r2
 80023ba:	440b      	add	r3, r1
 80023bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023c0:	e00a      	b.n	80023d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	b2da      	uxtb	r2, r3
 80023c6:	4908      	ldr	r1, [pc, #32]	@ (80023e8 <__NVIC_SetPriority+0x50>)
 80023c8:	79fb      	ldrb	r3, [r7, #7]
 80023ca:	f003 030f 	and.w	r3, r3, #15
 80023ce:	3b04      	subs	r3, #4
 80023d0:	0112      	lsls	r2, r2, #4
 80023d2:	b2d2      	uxtb	r2, r2
 80023d4:	440b      	add	r3, r1
 80023d6:	761a      	strb	r2, [r3, #24]
}
 80023d8:	bf00      	nop
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	bc80      	pop	{r7}
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	e000e100 	.word	0xe000e100
 80023e8:	e000ed00 	.word	0xe000ed00

080023ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b089      	sub	sp, #36	@ 0x24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	60f8      	str	r0, [r7, #12]
 80023f4:	60b9      	str	r1, [r7, #8]
 80023f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f003 0307 	and.w	r3, r3, #7
 80023fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	f1c3 0307 	rsb	r3, r3, #7
 8002406:	2b04      	cmp	r3, #4
 8002408:	bf28      	it	cs
 800240a:	2304      	movcs	r3, #4
 800240c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	3304      	adds	r3, #4
 8002412:	2b06      	cmp	r3, #6
 8002414:	d902      	bls.n	800241c <NVIC_EncodePriority+0x30>
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	3b03      	subs	r3, #3
 800241a:	e000      	b.n	800241e <NVIC_EncodePriority+0x32>
 800241c:	2300      	movs	r3, #0
 800241e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002420:	f04f 32ff 	mov.w	r2, #4294967295
 8002424:	69bb      	ldr	r3, [r7, #24]
 8002426:	fa02 f303 	lsl.w	r3, r2, r3
 800242a:	43da      	mvns	r2, r3
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	401a      	ands	r2, r3
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002434:	f04f 31ff 	mov.w	r1, #4294967295
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	fa01 f303 	lsl.w	r3, r1, r3
 800243e:	43d9      	mvns	r1, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002444:	4313      	orrs	r3, r2
         );
}
 8002446:	4618      	mov	r0, r3
 8002448:	3724      	adds	r7, #36	@ 0x24
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr

08002450 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	3b01      	subs	r3, #1
 800245c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002460:	d301      	bcc.n	8002466 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002462:	2301      	movs	r3, #1
 8002464:	e00f      	b.n	8002486 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002466:	4a0a      	ldr	r2, [pc, #40]	@ (8002490 <SysTick_Config+0x40>)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	3b01      	subs	r3, #1
 800246c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800246e:	210f      	movs	r1, #15
 8002470:	f04f 30ff 	mov.w	r0, #4294967295
 8002474:	f7ff ff90 	bl	8002398 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002478:	4b05      	ldr	r3, [pc, #20]	@ (8002490 <SysTick_Config+0x40>)
 800247a:	2200      	movs	r2, #0
 800247c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800247e:	4b04      	ldr	r3, [pc, #16]	@ (8002490 <SysTick_Config+0x40>)
 8002480:	2207      	movs	r2, #7
 8002482:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002484:	2300      	movs	r3, #0
}
 8002486:	4618      	mov	r0, r3
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	e000e010 	.word	0xe000e010

08002494 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f7ff ff2d 	bl	80022fc <__NVIC_SetPriorityGrouping>
}
 80024a2:	bf00      	nop
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b086      	sub	sp, #24
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	4603      	mov	r3, r0
 80024b2:	60b9      	str	r1, [r7, #8]
 80024b4:	607a      	str	r2, [r7, #4]
 80024b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024b8:	2300      	movs	r3, #0
 80024ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024bc:	f7ff ff42 	bl	8002344 <__NVIC_GetPriorityGrouping>
 80024c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024c2:	687a      	ldr	r2, [r7, #4]
 80024c4:	68b9      	ldr	r1, [r7, #8]
 80024c6:	6978      	ldr	r0, [r7, #20]
 80024c8:	f7ff ff90 	bl	80023ec <NVIC_EncodePriority>
 80024cc:	4602      	mov	r2, r0
 80024ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024d2:	4611      	mov	r1, r2
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff ff5f 	bl	8002398 <__NVIC_SetPriority>
}
 80024da:	bf00      	nop
 80024dc:	3718      	adds	r7, #24
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b082      	sub	sp, #8
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	4603      	mov	r3, r0
 80024ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff ff35 	bl	8002360 <__NVIC_EnableIRQ>
}
 80024f6:	bf00      	nop
 80024f8:	3708      	adds	r7, #8
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}

080024fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024fe:	b580      	push	{r7, lr}
 8002500:	b082      	sub	sp, #8
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f7ff ffa2 	bl	8002450 <SysTick_Config>
 800250c:	4603      	mov	r3, r0
}
 800250e:	4618      	mov	r0, r3
 8002510:	3708      	adds	r7, #8
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
	...

08002518 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002518:	b480      	push	{r7}
 800251a:	b08b      	sub	sp, #44	@ 0x2c
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002522:	2300      	movs	r3, #0
 8002524:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002526:	2300      	movs	r3, #0
 8002528:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800252a:	e179      	b.n	8002820 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800252c:	2201      	movs	r2, #1
 800252e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002530:	fa02 f303 	lsl.w	r3, r2, r3
 8002534:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	69fa      	ldr	r2, [r7, #28]
 800253c:	4013      	ands	r3, r2
 800253e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002540:	69ba      	ldr	r2, [r7, #24]
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	429a      	cmp	r2, r3
 8002546:	f040 8168 	bne.w	800281a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	4a96      	ldr	r2, [pc, #600]	@ (80027a8 <HAL_GPIO_Init+0x290>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d05e      	beq.n	8002612 <HAL_GPIO_Init+0xfa>
 8002554:	4a94      	ldr	r2, [pc, #592]	@ (80027a8 <HAL_GPIO_Init+0x290>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d875      	bhi.n	8002646 <HAL_GPIO_Init+0x12e>
 800255a:	4a94      	ldr	r2, [pc, #592]	@ (80027ac <HAL_GPIO_Init+0x294>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d058      	beq.n	8002612 <HAL_GPIO_Init+0xfa>
 8002560:	4a92      	ldr	r2, [pc, #584]	@ (80027ac <HAL_GPIO_Init+0x294>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d86f      	bhi.n	8002646 <HAL_GPIO_Init+0x12e>
 8002566:	4a92      	ldr	r2, [pc, #584]	@ (80027b0 <HAL_GPIO_Init+0x298>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d052      	beq.n	8002612 <HAL_GPIO_Init+0xfa>
 800256c:	4a90      	ldr	r2, [pc, #576]	@ (80027b0 <HAL_GPIO_Init+0x298>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d869      	bhi.n	8002646 <HAL_GPIO_Init+0x12e>
 8002572:	4a90      	ldr	r2, [pc, #576]	@ (80027b4 <HAL_GPIO_Init+0x29c>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d04c      	beq.n	8002612 <HAL_GPIO_Init+0xfa>
 8002578:	4a8e      	ldr	r2, [pc, #568]	@ (80027b4 <HAL_GPIO_Init+0x29c>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d863      	bhi.n	8002646 <HAL_GPIO_Init+0x12e>
 800257e:	4a8e      	ldr	r2, [pc, #568]	@ (80027b8 <HAL_GPIO_Init+0x2a0>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d046      	beq.n	8002612 <HAL_GPIO_Init+0xfa>
 8002584:	4a8c      	ldr	r2, [pc, #560]	@ (80027b8 <HAL_GPIO_Init+0x2a0>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d85d      	bhi.n	8002646 <HAL_GPIO_Init+0x12e>
 800258a:	2b12      	cmp	r3, #18
 800258c:	d82a      	bhi.n	80025e4 <HAL_GPIO_Init+0xcc>
 800258e:	2b12      	cmp	r3, #18
 8002590:	d859      	bhi.n	8002646 <HAL_GPIO_Init+0x12e>
 8002592:	a201      	add	r2, pc, #4	@ (adr r2, 8002598 <HAL_GPIO_Init+0x80>)
 8002594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002598:	08002613 	.word	0x08002613
 800259c:	080025ed 	.word	0x080025ed
 80025a0:	080025ff 	.word	0x080025ff
 80025a4:	08002641 	.word	0x08002641
 80025a8:	08002647 	.word	0x08002647
 80025ac:	08002647 	.word	0x08002647
 80025b0:	08002647 	.word	0x08002647
 80025b4:	08002647 	.word	0x08002647
 80025b8:	08002647 	.word	0x08002647
 80025bc:	08002647 	.word	0x08002647
 80025c0:	08002647 	.word	0x08002647
 80025c4:	08002647 	.word	0x08002647
 80025c8:	08002647 	.word	0x08002647
 80025cc:	08002647 	.word	0x08002647
 80025d0:	08002647 	.word	0x08002647
 80025d4:	08002647 	.word	0x08002647
 80025d8:	08002647 	.word	0x08002647
 80025dc:	080025f5 	.word	0x080025f5
 80025e0:	08002609 	.word	0x08002609
 80025e4:	4a75      	ldr	r2, [pc, #468]	@ (80027bc <HAL_GPIO_Init+0x2a4>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d013      	beq.n	8002612 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80025ea:	e02c      	b.n	8002646 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	623b      	str	r3, [r7, #32]
          break;
 80025f2:	e029      	b.n	8002648 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	3304      	adds	r3, #4
 80025fa:	623b      	str	r3, [r7, #32]
          break;
 80025fc:	e024      	b.n	8002648 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	3308      	adds	r3, #8
 8002604:	623b      	str	r3, [r7, #32]
          break;
 8002606:	e01f      	b.n	8002648 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	330c      	adds	r3, #12
 800260e:	623b      	str	r3, [r7, #32]
          break;
 8002610:	e01a      	b.n	8002648 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d102      	bne.n	8002620 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800261a:	2304      	movs	r3, #4
 800261c:	623b      	str	r3, [r7, #32]
          break;
 800261e:	e013      	b.n	8002648 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	2b01      	cmp	r3, #1
 8002626:	d105      	bne.n	8002634 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002628:	2308      	movs	r3, #8
 800262a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	69fa      	ldr	r2, [r7, #28]
 8002630:	611a      	str	r2, [r3, #16]
          break;
 8002632:	e009      	b.n	8002648 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002634:	2308      	movs	r3, #8
 8002636:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	69fa      	ldr	r2, [r7, #28]
 800263c:	615a      	str	r2, [r3, #20]
          break;
 800263e:	e003      	b.n	8002648 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002640:	2300      	movs	r3, #0
 8002642:	623b      	str	r3, [r7, #32]
          break;
 8002644:	e000      	b.n	8002648 <HAL_GPIO_Init+0x130>
          break;
 8002646:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	2bff      	cmp	r3, #255	@ 0xff
 800264c:	d801      	bhi.n	8002652 <HAL_GPIO_Init+0x13a>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	e001      	b.n	8002656 <HAL_GPIO_Init+0x13e>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	3304      	adds	r3, #4
 8002656:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	2bff      	cmp	r3, #255	@ 0xff
 800265c:	d802      	bhi.n	8002664 <HAL_GPIO_Init+0x14c>
 800265e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	e002      	b.n	800266a <HAL_GPIO_Init+0x152>
 8002664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002666:	3b08      	subs	r3, #8
 8002668:	009b      	lsls	r3, r3, #2
 800266a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	210f      	movs	r1, #15
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	fa01 f303 	lsl.w	r3, r1, r3
 8002678:	43db      	mvns	r3, r3
 800267a:	401a      	ands	r2, r3
 800267c:	6a39      	ldr	r1, [r7, #32]
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	fa01 f303 	lsl.w	r3, r1, r3
 8002684:	431a      	orrs	r2, r3
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002692:	2b00      	cmp	r3, #0
 8002694:	f000 80c1 	beq.w	800281a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002698:	4b49      	ldr	r3, [pc, #292]	@ (80027c0 <HAL_GPIO_Init+0x2a8>)
 800269a:	699b      	ldr	r3, [r3, #24]
 800269c:	4a48      	ldr	r2, [pc, #288]	@ (80027c0 <HAL_GPIO_Init+0x2a8>)
 800269e:	f043 0301 	orr.w	r3, r3, #1
 80026a2:	6193      	str	r3, [r2, #24]
 80026a4:	4b46      	ldr	r3, [pc, #280]	@ (80027c0 <HAL_GPIO_Init+0x2a8>)
 80026a6:	699b      	ldr	r3, [r3, #24]
 80026a8:	f003 0301 	and.w	r3, r3, #1
 80026ac:	60bb      	str	r3, [r7, #8]
 80026ae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80026b0:	4a44      	ldr	r2, [pc, #272]	@ (80027c4 <HAL_GPIO_Init+0x2ac>)
 80026b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b4:	089b      	lsrs	r3, r3, #2
 80026b6:	3302      	adds	r3, #2
 80026b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026bc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80026be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c0:	f003 0303 	and.w	r3, r3, #3
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	220f      	movs	r2, #15
 80026c8:	fa02 f303 	lsl.w	r3, r2, r3
 80026cc:	43db      	mvns	r3, r3
 80026ce:	68fa      	ldr	r2, [r7, #12]
 80026d0:	4013      	ands	r3, r2
 80026d2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	4a3c      	ldr	r2, [pc, #240]	@ (80027c8 <HAL_GPIO_Init+0x2b0>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d01f      	beq.n	800271c <HAL_GPIO_Init+0x204>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	4a3b      	ldr	r2, [pc, #236]	@ (80027cc <HAL_GPIO_Init+0x2b4>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d019      	beq.n	8002718 <HAL_GPIO_Init+0x200>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	4a3a      	ldr	r2, [pc, #232]	@ (80027d0 <HAL_GPIO_Init+0x2b8>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d013      	beq.n	8002714 <HAL_GPIO_Init+0x1fc>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	4a39      	ldr	r2, [pc, #228]	@ (80027d4 <HAL_GPIO_Init+0x2bc>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d00d      	beq.n	8002710 <HAL_GPIO_Init+0x1f8>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	4a38      	ldr	r2, [pc, #224]	@ (80027d8 <HAL_GPIO_Init+0x2c0>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d007      	beq.n	800270c <HAL_GPIO_Init+0x1f4>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	4a37      	ldr	r2, [pc, #220]	@ (80027dc <HAL_GPIO_Init+0x2c4>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d101      	bne.n	8002708 <HAL_GPIO_Init+0x1f0>
 8002704:	2305      	movs	r3, #5
 8002706:	e00a      	b.n	800271e <HAL_GPIO_Init+0x206>
 8002708:	2306      	movs	r3, #6
 800270a:	e008      	b.n	800271e <HAL_GPIO_Init+0x206>
 800270c:	2304      	movs	r3, #4
 800270e:	e006      	b.n	800271e <HAL_GPIO_Init+0x206>
 8002710:	2303      	movs	r3, #3
 8002712:	e004      	b.n	800271e <HAL_GPIO_Init+0x206>
 8002714:	2302      	movs	r3, #2
 8002716:	e002      	b.n	800271e <HAL_GPIO_Init+0x206>
 8002718:	2301      	movs	r3, #1
 800271a:	e000      	b.n	800271e <HAL_GPIO_Init+0x206>
 800271c:	2300      	movs	r3, #0
 800271e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002720:	f002 0203 	and.w	r2, r2, #3
 8002724:	0092      	lsls	r2, r2, #2
 8002726:	4093      	lsls	r3, r2
 8002728:	68fa      	ldr	r2, [r7, #12]
 800272a:	4313      	orrs	r3, r2
 800272c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800272e:	4925      	ldr	r1, [pc, #148]	@ (80027c4 <HAL_GPIO_Init+0x2ac>)
 8002730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002732:	089b      	lsrs	r3, r3, #2
 8002734:	3302      	adds	r3, #2
 8002736:	68fa      	ldr	r2, [r7, #12]
 8002738:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d006      	beq.n	8002756 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002748:	4b25      	ldr	r3, [pc, #148]	@ (80027e0 <HAL_GPIO_Init+0x2c8>)
 800274a:	689a      	ldr	r2, [r3, #8]
 800274c:	4924      	ldr	r1, [pc, #144]	@ (80027e0 <HAL_GPIO_Init+0x2c8>)
 800274e:	69bb      	ldr	r3, [r7, #24]
 8002750:	4313      	orrs	r3, r2
 8002752:	608b      	str	r3, [r1, #8]
 8002754:	e006      	b.n	8002764 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002756:	4b22      	ldr	r3, [pc, #136]	@ (80027e0 <HAL_GPIO_Init+0x2c8>)
 8002758:	689a      	ldr	r2, [r3, #8]
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	43db      	mvns	r3, r3
 800275e:	4920      	ldr	r1, [pc, #128]	@ (80027e0 <HAL_GPIO_Init+0x2c8>)
 8002760:	4013      	ands	r3, r2
 8002762:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800276c:	2b00      	cmp	r3, #0
 800276e:	d006      	beq.n	800277e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002770:	4b1b      	ldr	r3, [pc, #108]	@ (80027e0 <HAL_GPIO_Init+0x2c8>)
 8002772:	68da      	ldr	r2, [r3, #12]
 8002774:	491a      	ldr	r1, [pc, #104]	@ (80027e0 <HAL_GPIO_Init+0x2c8>)
 8002776:	69bb      	ldr	r3, [r7, #24]
 8002778:	4313      	orrs	r3, r2
 800277a:	60cb      	str	r3, [r1, #12]
 800277c:	e006      	b.n	800278c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800277e:	4b18      	ldr	r3, [pc, #96]	@ (80027e0 <HAL_GPIO_Init+0x2c8>)
 8002780:	68da      	ldr	r2, [r3, #12]
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	43db      	mvns	r3, r3
 8002786:	4916      	ldr	r1, [pc, #88]	@ (80027e0 <HAL_GPIO_Init+0x2c8>)
 8002788:	4013      	ands	r3, r2
 800278a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002794:	2b00      	cmp	r3, #0
 8002796:	d025      	beq.n	80027e4 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002798:	4b11      	ldr	r3, [pc, #68]	@ (80027e0 <HAL_GPIO_Init+0x2c8>)
 800279a:	685a      	ldr	r2, [r3, #4]
 800279c:	4910      	ldr	r1, [pc, #64]	@ (80027e0 <HAL_GPIO_Init+0x2c8>)
 800279e:	69bb      	ldr	r3, [r7, #24]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	604b      	str	r3, [r1, #4]
 80027a4:	e025      	b.n	80027f2 <HAL_GPIO_Init+0x2da>
 80027a6:	bf00      	nop
 80027a8:	10320000 	.word	0x10320000
 80027ac:	10310000 	.word	0x10310000
 80027b0:	10220000 	.word	0x10220000
 80027b4:	10210000 	.word	0x10210000
 80027b8:	10120000 	.word	0x10120000
 80027bc:	10110000 	.word	0x10110000
 80027c0:	40021000 	.word	0x40021000
 80027c4:	40010000 	.word	0x40010000
 80027c8:	40010800 	.word	0x40010800
 80027cc:	40010c00 	.word	0x40010c00
 80027d0:	40011000 	.word	0x40011000
 80027d4:	40011400 	.word	0x40011400
 80027d8:	40011800 	.word	0x40011800
 80027dc:	40011c00 	.word	0x40011c00
 80027e0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80027e4:	4b15      	ldr	r3, [pc, #84]	@ (800283c <HAL_GPIO_Init+0x324>)
 80027e6:	685a      	ldr	r2, [r3, #4]
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	43db      	mvns	r3, r3
 80027ec:	4913      	ldr	r1, [pc, #76]	@ (800283c <HAL_GPIO_Init+0x324>)
 80027ee:	4013      	ands	r3, r2
 80027f0:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d006      	beq.n	800280c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80027fe:	4b0f      	ldr	r3, [pc, #60]	@ (800283c <HAL_GPIO_Init+0x324>)
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	490e      	ldr	r1, [pc, #56]	@ (800283c <HAL_GPIO_Init+0x324>)
 8002804:	69bb      	ldr	r3, [r7, #24]
 8002806:	4313      	orrs	r3, r2
 8002808:	600b      	str	r3, [r1, #0]
 800280a:	e006      	b.n	800281a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800280c:	4b0b      	ldr	r3, [pc, #44]	@ (800283c <HAL_GPIO_Init+0x324>)
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	43db      	mvns	r3, r3
 8002814:	4909      	ldr	r1, [pc, #36]	@ (800283c <HAL_GPIO_Init+0x324>)
 8002816:	4013      	ands	r3, r2
 8002818:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800281a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800281c:	3301      	adds	r3, #1
 800281e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002826:	fa22 f303 	lsr.w	r3, r2, r3
 800282a:	2b00      	cmp	r3, #0
 800282c:	f47f ae7e 	bne.w	800252c <HAL_GPIO_Init+0x14>
  }
}
 8002830:	bf00      	nop
 8002832:	bf00      	nop
 8002834:	372c      	adds	r7, #44	@ 0x2c
 8002836:	46bd      	mov	sp, r7
 8002838:	bc80      	pop	{r7}
 800283a:	4770      	bx	lr
 800283c:	40010400 	.word	0x40010400

08002840 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002840:	b480      	push	{r7}
 8002842:	b085      	sub	sp, #20
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	460b      	mov	r3, r1
 800284a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689a      	ldr	r2, [r3, #8]
 8002850:	887b      	ldrh	r3, [r7, #2]
 8002852:	4013      	ands	r3, r2
 8002854:	2b00      	cmp	r3, #0
 8002856:	d002      	beq.n	800285e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002858:	2301      	movs	r3, #1
 800285a:	73fb      	strb	r3, [r7, #15]
 800285c:	e001      	b.n	8002862 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800285e:	2300      	movs	r3, #0
 8002860:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002862:	7bfb      	ldrb	r3, [r7, #15]
}
 8002864:	4618      	mov	r0, r3
 8002866:	3714      	adds	r7, #20
 8002868:	46bd      	mov	sp, r7
 800286a:	bc80      	pop	{r7}
 800286c:	4770      	bx	lr

0800286e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800286e:	b480      	push	{r7}
 8002870:	b083      	sub	sp, #12
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
 8002876:	460b      	mov	r3, r1
 8002878:	807b      	strh	r3, [r7, #2]
 800287a:	4613      	mov	r3, r2
 800287c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800287e:	787b      	ldrb	r3, [r7, #1]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d003      	beq.n	800288c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002884:	887a      	ldrh	r2, [r7, #2]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800288a:	e003      	b.n	8002894 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800288c:	887b      	ldrh	r3, [r7, #2]
 800288e:	041a      	lsls	r2, r3, #16
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	611a      	str	r2, [r3, #16]
}
 8002894:	bf00      	nop
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	bc80      	pop	{r7}
 800289c:	4770      	bx	lr
	...

080028a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80028aa:	4b08      	ldr	r3, [pc, #32]	@ (80028cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80028ac:	695a      	ldr	r2, [r3, #20]
 80028ae:	88fb      	ldrh	r3, [r7, #6]
 80028b0:	4013      	ands	r3, r2
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d006      	beq.n	80028c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80028b6:	4a05      	ldr	r2, [pc, #20]	@ (80028cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80028b8:	88fb      	ldrh	r3, [r7, #6]
 80028ba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80028bc:	88fb      	ldrh	r3, [r7, #6]
 80028be:	4618      	mov	r0, r3
 80028c0:	f7fd fcb0 	bl	8000224 <HAL_GPIO_EXTI_Callback>
  }
}
 80028c4:	bf00      	nop
 80028c6:	3708      	adds	r7, #8
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	40010400 	.word	0x40010400

080028d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b086      	sub	sp, #24
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d101      	bne.n	80028e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e272      	b.n	8002dc8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 0301 	and.w	r3, r3, #1
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	f000 8087 	beq.w	80029fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80028f0:	4b92      	ldr	r3, [pc, #584]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f003 030c 	and.w	r3, r3, #12
 80028f8:	2b04      	cmp	r3, #4
 80028fa:	d00c      	beq.n	8002916 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80028fc:	4b8f      	ldr	r3, [pc, #572]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f003 030c 	and.w	r3, r3, #12
 8002904:	2b08      	cmp	r3, #8
 8002906:	d112      	bne.n	800292e <HAL_RCC_OscConfig+0x5e>
 8002908:	4b8c      	ldr	r3, [pc, #560]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002910:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002914:	d10b      	bne.n	800292e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002916:	4b89      	ldr	r3, [pc, #548]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d06c      	beq.n	80029fc <HAL_RCC_OscConfig+0x12c>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d168      	bne.n	80029fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e24c      	b.n	8002dc8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002936:	d106      	bne.n	8002946 <HAL_RCC_OscConfig+0x76>
 8002938:	4b80      	ldr	r3, [pc, #512]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a7f      	ldr	r2, [pc, #508]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 800293e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002942:	6013      	str	r3, [r2, #0]
 8002944:	e02e      	b.n	80029a4 <HAL_RCC_OscConfig+0xd4>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d10c      	bne.n	8002968 <HAL_RCC_OscConfig+0x98>
 800294e:	4b7b      	ldr	r3, [pc, #492]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a7a      	ldr	r2, [pc, #488]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002954:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002958:	6013      	str	r3, [r2, #0]
 800295a:	4b78      	ldr	r3, [pc, #480]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a77      	ldr	r2, [pc, #476]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002960:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002964:	6013      	str	r3, [r2, #0]
 8002966:	e01d      	b.n	80029a4 <HAL_RCC_OscConfig+0xd4>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002970:	d10c      	bne.n	800298c <HAL_RCC_OscConfig+0xbc>
 8002972:	4b72      	ldr	r3, [pc, #456]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a71      	ldr	r2, [pc, #452]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002978:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800297c:	6013      	str	r3, [r2, #0]
 800297e:	4b6f      	ldr	r3, [pc, #444]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a6e      	ldr	r2, [pc, #440]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002984:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002988:	6013      	str	r3, [r2, #0]
 800298a:	e00b      	b.n	80029a4 <HAL_RCC_OscConfig+0xd4>
 800298c:	4b6b      	ldr	r3, [pc, #428]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a6a      	ldr	r2, [pc, #424]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002992:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002996:	6013      	str	r3, [r2, #0]
 8002998:	4b68      	ldr	r3, [pc, #416]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a67      	ldr	r2, [pc, #412]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 800299e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029a2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d013      	beq.n	80029d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ac:	f7ff fc9c 	bl	80022e8 <HAL_GetTick>
 80029b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029b2:	e008      	b.n	80029c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029b4:	f7ff fc98 	bl	80022e8 <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	2b64      	cmp	r3, #100	@ 0x64
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e200      	b.n	8002dc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029c6:	4b5d      	ldr	r3, [pc, #372]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d0f0      	beq.n	80029b4 <HAL_RCC_OscConfig+0xe4>
 80029d2:	e014      	b.n	80029fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029d4:	f7ff fc88 	bl	80022e8 <HAL_GetTick>
 80029d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029da:	e008      	b.n	80029ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029dc:	f7ff fc84 	bl	80022e8 <HAL_GetTick>
 80029e0:	4602      	mov	r2, r0
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	2b64      	cmp	r3, #100	@ 0x64
 80029e8:	d901      	bls.n	80029ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e1ec      	b.n	8002dc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029ee:	4b53      	ldr	r3, [pc, #332]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d1f0      	bne.n	80029dc <HAL_RCC_OscConfig+0x10c>
 80029fa:	e000      	b.n	80029fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 0302 	and.w	r3, r3, #2
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d063      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a0a:	4b4c      	ldr	r3, [pc, #304]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	f003 030c 	and.w	r3, r3, #12
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d00b      	beq.n	8002a2e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002a16:	4b49      	ldr	r3, [pc, #292]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	f003 030c 	and.w	r3, r3, #12
 8002a1e:	2b08      	cmp	r3, #8
 8002a20:	d11c      	bne.n	8002a5c <HAL_RCC_OscConfig+0x18c>
 8002a22:	4b46      	ldr	r3, [pc, #280]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d116      	bne.n	8002a5c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a2e:	4b43      	ldr	r3, [pc, #268]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0302 	and.w	r3, r3, #2
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d005      	beq.n	8002a46 <HAL_RCC_OscConfig+0x176>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	691b      	ldr	r3, [r3, #16]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d001      	beq.n	8002a46 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e1c0      	b.n	8002dc8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a46:	4b3d      	ldr	r3, [pc, #244]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	695b      	ldr	r3, [r3, #20]
 8002a52:	00db      	lsls	r3, r3, #3
 8002a54:	4939      	ldr	r1, [pc, #228]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002a56:	4313      	orrs	r3, r2
 8002a58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a5a:	e03a      	b.n	8002ad2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	691b      	ldr	r3, [r3, #16]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d020      	beq.n	8002aa6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a64:	4b36      	ldr	r3, [pc, #216]	@ (8002b40 <HAL_RCC_OscConfig+0x270>)
 8002a66:	2201      	movs	r2, #1
 8002a68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a6a:	f7ff fc3d 	bl	80022e8 <HAL_GetTick>
 8002a6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a70:	e008      	b.n	8002a84 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a72:	f7ff fc39 	bl	80022e8 <HAL_GetTick>
 8002a76:	4602      	mov	r2, r0
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	d901      	bls.n	8002a84 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e1a1      	b.n	8002dc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a84:	4b2d      	ldr	r3, [pc, #180]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0302 	and.w	r3, r3, #2
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d0f0      	beq.n	8002a72 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a90:	4b2a      	ldr	r3, [pc, #168]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	695b      	ldr	r3, [r3, #20]
 8002a9c:	00db      	lsls	r3, r3, #3
 8002a9e:	4927      	ldr	r1, [pc, #156]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	600b      	str	r3, [r1, #0]
 8002aa4:	e015      	b.n	8002ad2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002aa6:	4b26      	ldr	r3, [pc, #152]	@ (8002b40 <HAL_RCC_OscConfig+0x270>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aac:	f7ff fc1c 	bl	80022e8 <HAL_GetTick>
 8002ab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ab2:	e008      	b.n	8002ac6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ab4:	f7ff fc18 	bl	80022e8 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d901      	bls.n	8002ac6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e180      	b.n	8002dc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ac6:	4b1d      	ldr	r3, [pc, #116]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 0302 	and.w	r3, r3, #2
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d1f0      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0308 	and.w	r3, r3, #8
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d03a      	beq.n	8002b54 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	699b      	ldr	r3, [r3, #24]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d019      	beq.n	8002b1a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ae6:	4b17      	ldr	r3, [pc, #92]	@ (8002b44 <HAL_RCC_OscConfig+0x274>)
 8002ae8:	2201      	movs	r2, #1
 8002aea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aec:	f7ff fbfc 	bl	80022e8 <HAL_GetTick>
 8002af0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002af2:	e008      	b.n	8002b06 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002af4:	f7ff fbf8 	bl	80022e8 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e160      	b.n	8002dc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b06:	4b0d      	ldr	r3, [pc, #52]	@ (8002b3c <HAL_RCC_OscConfig+0x26c>)
 8002b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b0a:	f003 0302 	and.w	r3, r3, #2
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d0f0      	beq.n	8002af4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002b12:	2001      	movs	r0, #1
 8002b14:	f000 face 	bl	80030b4 <RCC_Delay>
 8002b18:	e01c      	b.n	8002b54 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b1a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b44 <HAL_RCC_OscConfig+0x274>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b20:	f7ff fbe2 	bl	80022e8 <HAL_GetTick>
 8002b24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b26:	e00f      	b.n	8002b48 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b28:	f7ff fbde 	bl	80022e8 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d908      	bls.n	8002b48 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e146      	b.n	8002dc8 <HAL_RCC_OscConfig+0x4f8>
 8002b3a:	bf00      	nop
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	42420000 	.word	0x42420000
 8002b44:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b48:	4b92      	ldr	r3, [pc, #584]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4c:	f003 0302 	and.w	r3, r3, #2
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d1e9      	bne.n	8002b28 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0304 	and.w	r3, r3, #4
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	f000 80a6 	beq.w	8002cae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b62:	2300      	movs	r3, #0
 8002b64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b66:	4b8b      	ldr	r3, [pc, #556]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002b68:	69db      	ldr	r3, [r3, #28]
 8002b6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d10d      	bne.n	8002b8e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b72:	4b88      	ldr	r3, [pc, #544]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002b74:	69db      	ldr	r3, [r3, #28]
 8002b76:	4a87      	ldr	r2, [pc, #540]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002b78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b7c:	61d3      	str	r3, [r2, #28]
 8002b7e:	4b85      	ldr	r3, [pc, #532]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002b80:	69db      	ldr	r3, [r3, #28]
 8002b82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b86:	60bb      	str	r3, [r7, #8]
 8002b88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b8e:	4b82      	ldr	r3, [pc, #520]	@ (8002d98 <HAL_RCC_OscConfig+0x4c8>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d118      	bne.n	8002bcc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b9a:	4b7f      	ldr	r3, [pc, #508]	@ (8002d98 <HAL_RCC_OscConfig+0x4c8>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a7e      	ldr	r2, [pc, #504]	@ (8002d98 <HAL_RCC_OscConfig+0x4c8>)
 8002ba0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ba4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ba6:	f7ff fb9f 	bl	80022e8 <HAL_GetTick>
 8002baa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bac:	e008      	b.n	8002bc0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bae:	f7ff fb9b 	bl	80022e8 <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	2b64      	cmp	r3, #100	@ 0x64
 8002bba:	d901      	bls.n	8002bc0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e103      	b.n	8002dc8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bc0:	4b75      	ldr	r3, [pc, #468]	@ (8002d98 <HAL_RCC_OscConfig+0x4c8>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d0f0      	beq.n	8002bae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d106      	bne.n	8002be2 <HAL_RCC_OscConfig+0x312>
 8002bd4:	4b6f      	ldr	r3, [pc, #444]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002bd6:	6a1b      	ldr	r3, [r3, #32]
 8002bd8:	4a6e      	ldr	r2, [pc, #440]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002bda:	f043 0301 	orr.w	r3, r3, #1
 8002bde:	6213      	str	r3, [r2, #32]
 8002be0:	e02d      	b.n	8002c3e <HAL_RCC_OscConfig+0x36e>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d10c      	bne.n	8002c04 <HAL_RCC_OscConfig+0x334>
 8002bea:	4b6a      	ldr	r3, [pc, #424]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002bec:	6a1b      	ldr	r3, [r3, #32]
 8002bee:	4a69      	ldr	r2, [pc, #420]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002bf0:	f023 0301 	bic.w	r3, r3, #1
 8002bf4:	6213      	str	r3, [r2, #32]
 8002bf6:	4b67      	ldr	r3, [pc, #412]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002bf8:	6a1b      	ldr	r3, [r3, #32]
 8002bfa:	4a66      	ldr	r2, [pc, #408]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002bfc:	f023 0304 	bic.w	r3, r3, #4
 8002c00:	6213      	str	r3, [r2, #32]
 8002c02:	e01c      	b.n	8002c3e <HAL_RCC_OscConfig+0x36e>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	2b05      	cmp	r3, #5
 8002c0a:	d10c      	bne.n	8002c26 <HAL_RCC_OscConfig+0x356>
 8002c0c:	4b61      	ldr	r3, [pc, #388]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002c0e:	6a1b      	ldr	r3, [r3, #32]
 8002c10:	4a60      	ldr	r2, [pc, #384]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002c12:	f043 0304 	orr.w	r3, r3, #4
 8002c16:	6213      	str	r3, [r2, #32]
 8002c18:	4b5e      	ldr	r3, [pc, #376]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002c1a:	6a1b      	ldr	r3, [r3, #32]
 8002c1c:	4a5d      	ldr	r2, [pc, #372]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002c1e:	f043 0301 	orr.w	r3, r3, #1
 8002c22:	6213      	str	r3, [r2, #32]
 8002c24:	e00b      	b.n	8002c3e <HAL_RCC_OscConfig+0x36e>
 8002c26:	4b5b      	ldr	r3, [pc, #364]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002c28:	6a1b      	ldr	r3, [r3, #32]
 8002c2a:	4a5a      	ldr	r2, [pc, #360]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002c2c:	f023 0301 	bic.w	r3, r3, #1
 8002c30:	6213      	str	r3, [r2, #32]
 8002c32:	4b58      	ldr	r3, [pc, #352]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002c34:	6a1b      	ldr	r3, [r3, #32]
 8002c36:	4a57      	ldr	r2, [pc, #348]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002c38:	f023 0304 	bic.w	r3, r3, #4
 8002c3c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d015      	beq.n	8002c72 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c46:	f7ff fb4f 	bl	80022e8 <HAL_GetTick>
 8002c4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c4c:	e00a      	b.n	8002c64 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c4e:	f7ff fb4b 	bl	80022e8 <HAL_GetTick>
 8002c52:	4602      	mov	r2, r0
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d901      	bls.n	8002c64 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002c60:	2303      	movs	r3, #3
 8002c62:	e0b1      	b.n	8002dc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c64:	4b4b      	ldr	r3, [pc, #300]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002c66:	6a1b      	ldr	r3, [r3, #32]
 8002c68:	f003 0302 	and.w	r3, r3, #2
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d0ee      	beq.n	8002c4e <HAL_RCC_OscConfig+0x37e>
 8002c70:	e014      	b.n	8002c9c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c72:	f7ff fb39 	bl	80022e8 <HAL_GetTick>
 8002c76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c78:	e00a      	b.n	8002c90 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c7a:	f7ff fb35 	bl	80022e8 <HAL_GetTick>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d901      	bls.n	8002c90 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e09b      	b.n	8002dc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c90:	4b40      	ldr	r3, [pc, #256]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002c92:	6a1b      	ldr	r3, [r3, #32]
 8002c94:	f003 0302 	and.w	r3, r3, #2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d1ee      	bne.n	8002c7a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002c9c:	7dfb      	ldrb	r3, [r7, #23]
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d105      	bne.n	8002cae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ca2:	4b3c      	ldr	r3, [pc, #240]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002ca4:	69db      	ldr	r3, [r3, #28]
 8002ca6:	4a3b      	ldr	r2, [pc, #236]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002ca8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	69db      	ldr	r3, [r3, #28]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	f000 8087 	beq.w	8002dc6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cb8:	4b36      	ldr	r3, [pc, #216]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f003 030c 	and.w	r3, r3, #12
 8002cc0:	2b08      	cmp	r3, #8
 8002cc2:	d061      	beq.n	8002d88 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	69db      	ldr	r3, [r3, #28]
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d146      	bne.n	8002d5a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ccc:	4b33      	ldr	r3, [pc, #204]	@ (8002d9c <HAL_RCC_OscConfig+0x4cc>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd2:	f7ff fb09 	bl	80022e8 <HAL_GetTick>
 8002cd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cd8:	e008      	b.n	8002cec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cda:	f7ff fb05 	bl	80022e8 <HAL_GetTick>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d901      	bls.n	8002cec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	e06d      	b.n	8002dc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cec:	4b29      	ldr	r3, [pc, #164]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d1f0      	bne.n	8002cda <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6a1b      	ldr	r3, [r3, #32]
 8002cfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d00:	d108      	bne.n	8002d14 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002d02:	4b24      	ldr	r3, [pc, #144]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	4921      	ldr	r1, [pc, #132]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002d10:	4313      	orrs	r3, r2
 8002d12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d14:	4b1f      	ldr	r3, [pc, #124]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6a19      	ldr	r1, [r3, #32]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d24:	430b      	orrs	r3, r1
 8002d26:	491b      	ldr	r1, [pc, #108]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8002d9c <HAL_RCC_OscConfig+0x4cc>)
 8002d2e:	2201      	movs	r2, #1
 8002d30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d32:	f7ff fad9 	bl	80022e8 <HAL_GetTick>
 8002d36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d38:	e008      	b.n	8002d4c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d3a:	f7ff fad5 	bl	80022e8 <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d901      	bls.n	8002d4c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	e03d      	b.n	8002dc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d4c:	4b11      	ldr	r3, [pc, #68]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d0f0      	beq.n	8002d3a <HAL_RCC_OscConfig+0x46a>
 8002d58:	e035      	b.n	8002dc6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d5a:	4b10      	ldr	r3, [pc, #64]	@ (8002d9c <HAL_RCC_OscConfig+0x4cc>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d60:	f7ff fac2 	bl	80022e8 <HAL_GetTick>
 8002d64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d66:	e008      	b.n	8002d7a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d68:	f7ff fabe 	bl	80022e8 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d901      	bls.n	8002d7a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e026      	b.n	8002dc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d7a:	4b06      	ldr	r3, [pc, #24]	@ (8002d94 <HAL_RCC_OscConfig+0x4c4>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1f0      	bne.n	8002d68 <HAL_RCC_OscConfig+0x498>
 8002d86:	e01e      	b.n	8002dc6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	69db      	ldr	r3, [r3, #28]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d107      	bne.n	8002da0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e019      	b.n	8002dc8 <HAL_RCC_OscConfig+0x4f8>
 8002d94:	40021000 	.word	0x40021000
 8002d98:	40007000 	.word	0x40007000
 8002d9c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002da0:	4b0b      	ldr	r3, [pc, #44]	@ (8002dd0 <HAL_RCC_OscConfig+0x500>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6a1b      	ldr	r3, [r3, #32]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d106      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d001      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e000      	b.n	8002dc8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002dc6:	2300      	movs	r3, #0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3718      	adds	r7, #24
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	40021000 	.word	0x40021000

08002dd4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d101      	bne.n	8002de8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e0d0      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002de8:	4b6a      	ldr	r3, [pc, #424]	@ (8002f94 <HAL_RCC_ClockConfig+0x1c0>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0307 	and.w	r3, r3, #7
 8002df0:	683a      	ldr	r2, [r7, #0]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d910      	bls.n	8002e18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002df6:	4b67      	ldr	r3, [pc, #412]	@ (8002f94 <HAL_RCC_ClockConfig+0x1c0>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f023 0207 	bic.w	r2, r3, #7
 8002dfe:	4965      	ldr	r1, [pc, #404]	@ (8002f94 <HAL_RCC_ClockConfig+0x1c0>)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e06:	4b63      	ldr	r3, [pc, #396]	@ (8002f94 <HAL_RCC_ClockConfig+0x1c0>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 0307 	and.w	r3, r3, #7
 8002e0e:	683a      	ldr	r2, [r7, #0]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d001      	beq.n	8002e18 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e0b8      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 0302 	and.w	r3, r3, #2
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d020      	beq.n	8002e66 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0304 	and.w	r3, r3, #4
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d005      	beq.n	8002e3c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e30:	4b59      	ldr	r3, [pc, #356]	@ (8002f98 <HAL_RCC_ClockConfig+0x1c4>)
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	4a58      	ldr	r2, [pc, #352]	@ (8002f98 <HAL_RCC_ClockConfig+0x1c4>)
 8002e36:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e3a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0308 	and.w	r3, r3, #8
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d005      	beq.n	8002e54 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e48:	4b53      	ldr	r3, [pc, #332]	@ (8002f98 <HAL_RCC_ClockConfig+0x1c4>)
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	4a52      	ldr	r2, [pc, #328]	@ (8002f98 <HAL_RCC_ClockConfig+0x1c4>)
 8002e4e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002e52:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e54:	4b50      	ldr	r3, [pc, #320]	@ (8002f98 <HAL_RCC_ClockConfig+0x1c4>)
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	494d      	ldr	r1, [pc, #308]	@ (8002f98 <HAL_RCC_ClockConfig+0x1c4>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d040      	beq.n	8002ef4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d107      	bne.n	8002e8a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e7a:	4b47      	ldr	r3, [pc, #284]	@ (8002f98 <HAL_RCC_ClockConfig+0x1c4>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d115      	bne.n	8002eb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e07f      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d107      	bne.n	8002ea2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e92:	4b41      	ldr	r3, [pc, #260]	@ (8002f98 <HAL_RCC_ClockConfig+0x1c4>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d109      	bne.n	8002eb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e073      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ea2:	4b3d      	ldr	r3, [pc, #244]	@ (8002f98 <HAL_RCC_ClockConfig+0x1c4>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d101      	bne.n	8002eb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e06b      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002eb2:	4b39      	ldr	r3, [pc, #228]	@ (8002f98 <HAL_RCC_ClockConfig+0x1c4>)
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f023 0203 	bic.w	r2, r3, #3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	4936      	ldr	r1, [pc, #216]	@ (8002f98 <HAL_RCC_ClockConfig+0x1c4>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ec4:	f7ff fa10 	bl	80022e8 <HAL_GetTick>
 8002ec8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eca:	e00a      	b.n	8002ee2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ecc:	f7ff fa0c 	bl	80022e8 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d901      	bls.n	8002ee2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e053      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ee2:	4b2d      	ldr	r3, [pc, #180]	@ (8002f98 <HAL_RCC_ClockConfig+0x1c4>)
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f003 020c 	and.w	r2, r3, #12
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d1eb      	bne.n	8002ecc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ef4:	4b27      	ldr	r3, [pc, #156]	@ (8002f94 <HAL_RCC_ClockConfig+0x1c0>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0307 	and.w	r3, r3, #7
 8002efc:	683a      	ldr	r2, [r7, #0]
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d210      	bcs.n	8002f24 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f02:	4b24      	ldr	r3, [pc, #144]	@ (8002f94 <HAL_RCC_ClockConfig+0x1c0>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f023 0207 	bic.w	r2, r3, #7
 8002f0a:	4922      	ldr	r1, [pc, #136]	@ (8002f94 <HAL_RCC_ClockConfig+0x1c0>)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f12:	4b20      	ldr	r3, [pc, #128]	@ (8002f94 <HAL_RCC_ClockConfig+0x1c0>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0307 	and.w	r3, r3, #7
 8002f1a:	683a      	ldr	r2, [r7, #0]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d001      	beq.n	8002f24 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e032      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0304 	and.w	r3, r3, #4
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d008      	beq.n	8002f42 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f30:	4b19      	ldr	r3, [pc, #100]	@ (8002f98 <HAL_RCC_ClockConfig+0x1c4>)
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	4916      	ldr	r1, [pc, #88]	@ (8002f98 <HAL_RCC_ClockConfig+0x1c4>)
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0308 	and.w	r3, r3, #8
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d009      	beq.n	8002f62 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002f4e:	4b12      	ldr	r3, [pc, #72]	@ (8002f98 <HAL_RCC_ClockConfig+0x1c4>)
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	691b      	ldr	r3, [r3, #16]
 8002f5a:	00db      	lsls	r3, r3, #3
 8002f5c:	490e      	ldr	r1, [pc, #56]	@ (8002f98 <HAL_RCC_ClockConfig+0x1c4>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f62:	f000 f821 	bl	8002fa8 <HAL_RCC_GetSysClockFreq>
 8002f66:	4602      	mov	r2, r0
 8002f68:	4b0b      	ldr	r3, [pc, #44]	@ (8002f98 <HAL_RCC_ClockConfig+0x1c4>)
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	091b      	lsrs	r3, r3, #4
 8002f6e:	f003 030f 	and.w	r3, r3, #15
 8002f72:	490a      	ldr	r1, [pc, #40]	@ (8002f9c <HAL_RCC_ClockConfig+0x1c8>)
 8002f74:	5ccb      	ldrb	r3, [r1, r3]
 8002f76:	fa22 f303 	lsr.w	r3, r2, r3
 8002f7a:	4a09      	ldr	r2, [pc, #36]	@ (8002fa0 <HAL_RCC_ClockConfig+0x1cc>)
 8002f7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002f7e:	4b09      	ldr	r3, [pc, #36]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1d0>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4618      	mov	r0, r3
 8002f84:	f7ff f96e 	bl	8002264 <HAL_InitTick>

  return HAL_OK;
 8002f88:	2300      	movs	r3, #0
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3710      	adds	r7, #16
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	40022000 	.word	0x40022000
 8002f98:	40021000 	.word	0x40021000
 8002f9c:	08004054 	.word	0x08004054
 8002fa0:	20000004 	.word	0x20000004
 8002fa4:	20000008 	.word	0x20000008

08002fa8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b087      	sub	sp, #28
 8002fac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	60fb      	str	r3, [r7, #12]
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	60bb      	str	r3, [r7, #8]
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	617b      	str	r3, [r7, #20]
 8002fba:	2300      	movs	r3, #0
 8002fbc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002fc2:	4b1e      	ldr	r3, [pc, #120]	@ (800303c <HAL_RCC_GetSysClockFreq+0x94>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	f003 030c 	and.w	r3, r3, #12
 8002fce:	2b04      	cmp	r3, #4
 8002fd0:	d002      	beq.n	8002fd8 <HAL_RCC_GetSysClockFreq+0x30>
 8002fd2:	2b08      	cmp	r3, #8
 8002fd4:	d003      	beq.n	8002fde <HAL_RCC_GetSysClockFreq+0x36>
 8002fd6:	e027      	b.n	8003028 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002fd8:	4b19      	ldr	r3, [pc, #100]	@ (8003040 <HAL_RCC_GetSysClockFreq+0x98>)
 8002fda:	613b      	str	r3, [r7, #16]
      break;
 8002fdc:	e027      	b.n	800302e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	0c9b      	lsrs	r3, r3, #18
 8002fe2:	f003 030f 	and.w	r3, r3, #15
 8002fe6:	4a17      	ldr	r2, [pc, #92]	@ (8003044 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002fe8:	5cd3      	ldrb	r3, [r2, r3]
 8002fea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d010      	beq.n	8003018 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002ff6:	4b11      	ldr	r3, [pc, #68]	@ (800303c <HAL_RCC_GetSysClockFreq+0x94>)
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	0c5b      	lsrs	r3, r3, #17
 8002ffc:	f003 0301 	and.w	r3, r3, #1
 8003000:	4a11      	ldr	r2, [pc, #68]	@ (8003048 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003002:	5cd3      	ldrb	r3, [r2, r3]
 8003004:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4a0d      	ldr	r2, [pc, #52]	@ (8003040 <HAL_RCC_GetSysClockFreq+0x98>)
 800300a:	fb03 f202 	mul.w	r2, r3, r2
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	fbb2 f3f3 	udiv	r3, r2, r3
 8003014:	617b      	str	r3, [r7, #20]
 8003016:	e004      	b.n	8003022 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	4a0c      	ldr	r2, [pc, #48]	@ (800304c <HAL_RCC_GetSysClockFreq+0xa4>)
 800301c:	fb02 f303 	mul.w	r3, r2, r3
 8003020:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	613b      	str	r3, [r7, #16]
      break;
 8003026:	e002      	b.n	800302e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003028:	4b05      	ldr	r3, [pc, #20]	@ (8003040 <HAL_RCC_GetSysClockFreq+0x98>)
 800302a:	613b      	str	r3, [r7, #16]
      break;
 800302c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800302e:	693b      	ldr	r3, [r7, #16]
}
 8003030:	4618      	mov	r0, r3
 8003032:	371c      	adds	r7, #28
 8003034:	46bd      	mov	sp, r7
 8003036:	bc80      	pop	{r7}
 8003038:	4770      	bx	lr
 800303a:	bf00      	nop
 800303c:	40021000 	.word	0x40021000
 8003040:	007a1200 	.word	0x007a1200
 8003044:	0800406c 	.word	0x0800406c
 8003048:	0800407c 	.word	0x0800407c
 800304c:	003d0900 	.word	0x003d0900

08003050 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003054:	4b02      	ldr	r3, [pc, #8]	@ (8003060 <HAL_RCC_GetHCLKFreq+0x10>)
 8003056:	681b      	ldr	r3, [r3, #0]
}
 8003058:	4618      	mov	r0, r3
 800305a:	46bd      	mov	sp, r7
 800305c:	bc80      	pop	{r7}
 800305e:	4770      	bx	lr
 8003060:	20000004 	.word	0x20000004

08003064 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003068:	f7ff fff2 	bl	8003050 <HAL_RCC_GetHCLKFreq>
 800306c:	4602      	mov	r2, r0
 800306e:	4b05      	ldr	r3, [pc, #20]	@ (8003084 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	0a1b      	lsrs	r3, r3, #8
 8003074:	f003 0307 	and.w	r3, r3, #7
 8003078:	4903      	ldr	r1, [pc, #12]	@ (8003088 <HAL_RCC_GetPCLK1Freq+0x24>)
 800307a:	5ccb      	ldrb	r3, [r1, r3]
 800307c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003080:	4618      	mov	r0, r3
 8003082:	bd80      	pop	{r7, pc}
 8003084:	40021000 	.word	0x40021000
 8003088:	08004064 	.word	0x08004064

0800308c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003090:	f7ff ffde 	bl	8003050 <HAL_RCC_GetHCLKFreq>
 8003094:	4602      	mov	r2, r0
 8003096:	4b05      	ldr	r3, [pc, #20]	@ (80030ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	0adb      	lsrs	r3, r3, #11
 800309c:	f003 0307 	and.w	r3, r3, #7
 80030a0:	4903      	ldr	r1, [pc, #12]	@ (80030b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030a2:	5ccb      	ldrb	r3, [r1, r3]
 80030a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	40021000 	.word	0x40021000
 80030b0:	08004064 	.word	0x08004064

080030b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b085      	sub	sp, #20
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80030bc:	4b0a      	ldr	r3, [pc, #40]	@ (80030e8 <RCC_Delay+0x34>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a0a      	ldr	r2, [pc, #40]	@ (80030ec <RCC_Delay+0x38>)
 80030c2:	fba2 2303 	umull	r2, r3, r2, r3
 80030c6:	0a5b      	lsrs	r3, r3, #9
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	fb02 f303 	mul.w	r3, r2, r3
 80030ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80030d0:	bf00      	nop
  }
  while (Delay --);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	1e5a      	subs	r2, r3, #1
 80030d6:	60fa      	str	r2, [r7, #12]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d1f9      	bne.n	80030d0 <RCC_Delay+0x1c>
}
 80030dc:	bf00      	nop
 80030de:	bf00      	nop
 80030e0:	3714      	adds	r7, #20
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bc80      	pop	{r7}
 80030e6:	4770      	bx	lr
 80030e8:	20000004 	.word	0x20000004
 80030ec:	10624dd3 	.word	0x10624dd3

080030f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d101      	bne.n	8003102 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e041      	b.n	8003186 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003108:	b2db      	uxtb	r3, r3
 800310a:	2b00      	cmp	r3, #0
 800310c:	d106      	bne.n	800311c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f7fe feda 	bl	8001ed0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2202      	movs	r2, #2
 8003120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	3304      	adds	r3, #4
 800312c:	4619      	mov	r1, r3
 800312e:	4610      	mov	r0, r2
 8003130:	f000 fb22 	bl	8003778 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2201      	movs	r2, #1
 8003140:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2201      	movs	r2, #1
 8003148:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2201      	movs	r2, #1
 8003150:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2201      	movs	r2, #1
 8003160:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2201      	movs	r2, #1
 8003168:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3708      	adds	r7, #8
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
	...

08003190 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003190:	b480      	push	{r7}
 8003192:	b085      	sub	sp, #20
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d001      	beq.n	80031a8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e03c      	b.n	8003222 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2202      	movs	r2, #2
 80031ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a1d      	ldr	r2, [pc, #116]	@ (800322c <HAL_TIM_Base_Start+0x9c>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d018      	beq.n	80031ec <HAL_TIM_Base_Start+0x5c>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a1c      	ldr	r2, [pc, #112]	@ (8003230 <HAL_TIM_Base_Start+0xa0>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d013      	beq.n	80031ec <HAL_TIM_Base_Start+0x5c>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031cc:	d00e      	beq.n	80031ec <HAL_TIM_Base_Start+0x5c>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a18      	ldr	r2, [pc, #96]	@ (8003234 <HAL_TIM_Base_Start+0xa4>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d009      	beq.n	80031ec <HAL_TIM_Base_Start+0x5c>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a16      	ldr	r2, [pc, #88]	@ (8003238 <HAL_TIM_Base_Start+0xa8>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d004      	beq.n	80031ec <HAL_TIM_Base_Start+0x5c>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a15      	ldr	r2, [pc, #84]	@ (800323c <HAL_TIM_Base_Start+0xac>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d111      	bne.n	8003210 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	f003 0307 	and.w	r3, r3, #7
 80031f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2b06      	cmp	r3, #6
 80031fc:	d010      	beq.n	8003220 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f042 0201 	orr.w	r2, r2, #1
 800320c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800320e:	e007      	b.n	8003220 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f042 0201 	orr.w	r2, r2, #1
 800321e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003220:	2300      	movs	r3, #0
}
 8003222:	4618      	mov	r0, r3
 8003224:	3714      	adds	r7, #20
 8003226:	46bd      	mov	sp, r7
 8003228:	bc80      	pop	{r7}
 800322a:	4770      	bx	lr
 800322c:	40012c00 	.word	0x40012c00
 8003230:	40013400 	.word	0x40013400
 8003234:	40000400 	.word	0x40000400
 8003238:	40000800 	.word	0x40000800
 800323c:	40000c00 	.word	0x40000c00

08003240 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d101      	bne.n	8003252 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e041      	b.n	80032d6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d106      	bne.n	800326c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 f839 	bl	80032de <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2202      	movs	r2, #2
 8003270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	3304      	adds	r3, #4
 800327c:	4619      	mov	r1, r3
 800327e:	4610      	mov	r0, r2
 8003280:	f000 fa7a 	bl	8003778 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2201      	movs	r2, #1
 8003298:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2201      	movs	r2, #1
 80032a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3708      	adds	r7, #8
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}

080032de <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80032de:	b480      	push	{r7}
 80032e0:	b083      	sub	sp, #12
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80032e6:	bf00      	nop
 80032e8:	370c      	adds	r7, #12
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bc80      	pop	{r7}
 80032ee:	4770      	bx	lr

080032f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d109      	bne.n	8003314 <HAL_TIM_PWM_Start+0x24>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003306:	b2db      	uxtb	r3, r3
 8003308:	2b01      	cmp	r3, #1
 800330a:	bf14      	ite	ne
 800330c:	2301      	movne	r3, #1
 800330e:	2300      	moveq	r3, #0
 8003310:	b2db      	uxtb	r3, r3
 8003312:	e022      	b.n	800335a <HAL_TIM_PWM_Start+0x6a>
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	2b04      	cmp	r3, #4
 8003318:	d109      	bne.n	800332e <HAL_TIM_PWM_Start+0x3e>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b01      	cmp	r3, #1
 8003324:	bf14      	ite	ne
 8003326:	2301      	movne	r3, #1
 8003328:	2300      	moveq	r3, #0
 800332a:	b2db      	uxtb	r3, r3
 800332c:	e015      	b.n	800335a <HAL_TIM_PWM_Start+0x6a>
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	2b08      	cmp	r3, #8
 8003332:	d109      	bne.n	8003348 <HAL_TIM_PWM_Start+0x58>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800333a:	b2db      	uxtb	r3, r3
 800333c:	2b01      	cmp	r3, #1
 800333e:	bf14      	ite	ne
 8003340:	2301      	movne	r3, #1
 8003342:	2300      	moveq	r3, #0
 8003344:	b2db      	uxtb	r3, r3
 8003346:	e008      	b.n	800335a <HAL_TIM_PWM_Start+0x6a>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800334e:	b2db      	uxtb	r3, r3
 8003350:	2b01      	cmp	r3, #1
 8003352:	bf14      	ite	ne
 8003354:	2301      	movne	r3, #1
 8003356:	2300      	moveq	r3, #0
 8003358:	b2db      	uxtb	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e072      	b.n	8003448 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d104      	bne.n	8003372 <HAL_TIM_PWM_Start+0x82>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2202      	movs	r2, #2
 800336c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003370:	e013      	b.n	800339a <HAL_TIM_PWM_Start+0xaa>
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	2b04      	cmp	r3, #4
 8003376:	d104      	bne.n	8003382 <HAL_TIM_PWM_Start+0x92>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2202      	movs	r2, #2
 800337c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003380:	e00b      	b.n	800339a <HAL_TIM_PWM_Start+0xaa>
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	2b08      	cmp	r3, #8
 8003386:	d104      	bne.n	8003392 <HAL_TIM_PWM_Start+0xa2>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2202      	movs	r2, #2
 800338c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003390:	e003      	b.n	800339a <HAL_TIM_PWM_Start+0xaa>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2202      	movs	r2, #2
 8003396:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	2201      	movs	r2, #1
 80033a0:	6839      	ldr	r1, [r7, #0]
 80033a2:	4618      	mov	r0, r3
 80033a4:	f000 fcb0 	bl	8003d08 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a28      	ldr	r2, [pc, #160]	@ (8003450 <HAL_TIM_PWM_Start+0x160>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d004      	beq.n	80033bc <HAL_TIM_PWM_Start+0xcc>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a27      	ldr	r2, [pc, #156]	@ (8003454 <HAL_TIM_PWM_Start+0x164>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d101      	bne.n	80033c0 <HAL_TIM_PWM_Start+0xd0>
 80033bc:	2301      	movs	r3, #1
 80033be:	e000      	b.n	80033c2 <HAL_TIM_PWM_Start+0xd2>
 80033c0:	2300      	movs	r3, #0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d007      	beq.n	80033d6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80033d4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a1d      	ldr	r2, [pc, #116]	@ (8003450 <HAL_TIM_PWM_Start+0x160>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d018      	beq.n	8003412 <HAL_TIM_PWM_Start+0x122>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a1b      	ldr	r2, [pc, #108]	@ (8003454 <HAL_TIM_PWM_Start+0x164>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d013      	beq.n	8003412 <HAL_TIM_PWM_Start+0x122>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033f2:	d00e      	beq.n	8003412 <HAL_TIM_PWM_Start+0x122>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a17      	ldr	r2, [pc, #92]	@ (8003458 <HAL_TIM_PWM_Start+0x168>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d009      	beq.n	8003412 <HAL_TIM_PWM_Start+0x122>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a16      	ldr	r2, [pc, #88]	@ (800345c <HAL_TIM_PWM_Start+0x16c>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d004      	beq.n	8003412 <HAL_TIM_PWM_Start+0x122>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a14      	ldr	r2, [pc, #80]	@ (8003460 <HAL_TIM_PWM_Start+0x170>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d111      	bne.n	8003436 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f003 0307 	and.w	r3, r3, #7
 800341c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2b06      	cmp	r3, #6
 8003422:	d010      	beq.n	8003446 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f042 0201 	orr.w	r2, r2, #1
 8003432:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003434:	e007      	b.n	8003446 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f042 0201 	orr.w	r2, r2, #1
 8003444:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003446:	2300      	movs	r3, #0
}
 8003448:	4618      	mov	r0, r3
 800344a:	3710      	adds	r7, #16
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}
 8003450:	40012c00 	.word	0x40012c00
 8003454:	40013400 	.word	0x40013400
 8003458:	40000400 	.word	0x40000400
 800345c:	40000800 	.word	0x40000800
 8003460:	40000c00 	.word	0x40000c00

08003464 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af00      	add	r7, sp, #0
 800346a:	60f8      	str	r0, [r7, #12]
 800346c:	60b9      	str	r1, [r7, #8]
 800346e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003470:	2300      	movs	r3, #0
 8003472:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800347a:	2b01      	cmp	r3, #1
 800347c:	d101      	bne.n	8003482 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800347e:	2302      	movs	r3, #2
 8003480:	e0ae      	b.n	80035e0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2201      	movs	r2, #1
 8003486:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2b0c      	cmp	r3, #12
 800348e:	f200 809f 	bhi.w	80035d0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003492:	a201      	add	r2, pc, #4	@ (adr r2, 8003498 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003498:	080034cd 	.word	0x080034cd
 800349c:	080035d1 	.word	0x080035d1
 80034a0:	080035d1 	.word	0x080035d1
 80034a4:	080035d1 	.word	0x080035d1
 80034a8:	0800350d 	.word	0x0800350d
 80034ac:	080035d1 	.word	0x080035d1
 80034b0:	080035d1 	.word	0x080035d1
 80034b4:	080035d1 	.word	0x080035d1
 80034b8:	0800354f 	.word	0x0800354f
 80034bc:	080035d1 	.word	0x080035d1
 80034c0:	080035d1 	.word	0x080035d1
 80034c4:	080035d1 	.word	0x080035d1
 80034c8:	0800358f 	.word	0x0800358f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	68b9      	ldr	r1, [r7, #8]
 80034d2:	4618      	mov	r0, r3
 80034d4:	f000 f9d6 	bl	8003884 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	699a      	ldr	r2, [r3, #24]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f042 0208 	orr.w	r2, r2, #8
 80034e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	699a      	ldr	r2, [r3, #24]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f022 0204 	bic.w	r2, r2, #4
 80034f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	6999      	ldr	r1, [r3, #24]
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	691a      	ldr	r2, [r3, #16]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	430a      	orrs	r2, r1
 8003508:	619a      	str	r2, [r3, #24]
      break;
 800350a:	e064      	b.n	80035d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	68b9      	ldr	r1, [r7, #8]
 8003512:	4618      	mov	r0, r3
 8003514:	f000 fa26 	bl	8003964 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	699a      	ldr	r2, [r3, #24]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003526:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	699a      	ldr	r2, [r3, #24]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003536:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6999      	ldr	r1, [r3, #24]
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	691b      	ldr	r3, [r3, #16]
 8003542:	021a      	lsls	r2, r3, #8
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	430a      	orrs	r2, r1
 800354a:	619a      	str	r2, [r3, #24]
      break;
 800354c:	e043      	b.n	80035d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	68b9      	ldr	r1, [r7, #8]
 8003554:	4618      	mov	r0, r3
 8003556:	f000 fa79 	bl	8003a4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	69da      	ldr	r2, [r3, #28]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f042 0208 	orr.w	r2, r2, #8
 8003568:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	69da      	ldr	r2, [r3, #28]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f022 0204 	bic.w	r2, r2, #4
 8003578:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	69d9      	ldr	r1, [r3, #28]
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	691a      	ldr	r2, [r3, #16]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	430a      	orrs	r2, r1
 800358a:	61da      	str	r2, [r3, #28]
      break;
 800358c:	e023      	b.n	80035d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68b9      	ldr	r1, [r7, #8]
 8003594:	4618      	mov	r0, r3
 8003596:	f000 facd 	bl	8003b34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	69da      	ldr	r2, [r3, #28]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80035a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	69da      	ldr	r2, [r3, #28]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	69d9      	ldr	r1, [r3, #28]
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	691b      	ldr	r3, [r3, #16]
 80035c4:	021a      	lsls	r2, r3, #8
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	430a      	orrs	r2, r1
 80035cc:	61da      	str	r2, [r3, #28]
      break;
 80035ce:	e002      	b.n	80035d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	75fb      	strb	r3, [r7, #23]
      break;
 80035d4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2200      	movs	r2, #0
 80035da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80035de:	7dfb      	ldrb	r3, [r7, #23]
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3718      	adds	r7, #24
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
 80035f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035f2:	2300      	movs	r3, #0
 80035f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d101      	bne.n	8003604 <HAL_TIM_ConfigClockSource+0x1c>
 8003600:	2302      	movs	r3, #2
 8003602:	e0b4      	b.n	800376e <HAL_TIM_ConfigClockSource+0x186>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2201      	movs	r2, #1
 8003608:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2202      	movs	r2, #2
 8003610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003622:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800362a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	68ba      	ldr	r2, [r7, #8]
 8003632:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800363c:	d03e      	beq.n	80036bc <HAL_TIM_ConfigClockSource+0xd4>
 800363e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003642:	f200 8087 	bhi.w	8003754 <HAL_TIM_ConfigClockSource+0x16c>
 8003646:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800364a:	f000 8086 	beq.w	800375a <HAL_TIM_ConfigClockSource+0x172>
 800364e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003652:	d87f      	bhi.n	8003754 <HAL_TIM_ConfigClockSource+0x16c>
 8003654:	2b70      	cmp	r3, #112	@ 0x70
 8003656:	d01a      	beq.n	800368e <HAL_TIM_ConfigClockSource+0xa6>
 8003658:	2b70      	cmp	r3, #112	@ 0x70
 800365a:	d87b      	bhi.n	8003754 <HAL_TIM_ConfigClockSource+0x16c>
 800365c:	2b60      	cmp	r3, #96	@ 0x60
 800365e:	d050      	beq.n	8003702 <HAL_TIM_ConfigClockSource+0x11a>
 8003660:	2b60      	cmp	r3, #96	@ 0x60
 8003662:	d877      	bhi.n	8003754 <HAL_TIM_ConfigClockSource+0x16c>
 8003664:	2b50      	cmp	r3, #80	@ 0x50
 8003666:	d03c      	beq.n	80036e2 <HAL_TIM_ConfigClockSource+0xfa>
 8003668:	2b50      	cmp	r3, #80	@ 0x50
 800366a:	d873      	bhi.n	8003754 <HAL_TIM_ConfigClockSource+0x16c>
 800366c:	2b40      	cmp	r3, #64	@ 0x40
 800366e:	d058      	beq.n	8003722 <HAL_TIM_ConfigClockSource+0x13a>
 8003670:	2b40      	cmp	r3, #64	@ 0x40
 8003672:	d86f      	bhi.n	8003754 <HAL_TIM_ConfigClockSource+0x16c>
 8003674:	2b30      	cmp	r3, #48	@ 0x30
 8003676:	d064      	beq.n	8003742 <HAL_TIM_ConfigClockSource+0x15a>
 8003678:	2b30      	cmp	r3, #48	@ 0x30
 800367a:	d86b      	bhi.n	8003754 <HAL_TIM_ConfigClockSource+0x16c>
 800367c:	2b20      	cmp	r3, #32
 800367e:	d060      	beq.n	8003742 <HAL_TIM_ConfigClockSource+0x15a>
 8003680:	2b20      	cmp	r3, #32
 8003682:	d867      	bhi.n	8003754 <HAL_TIM_ConfigClockSource+0x16c>
 8003684:	2b00      	cmp	r3, #0
 8003686:	d05c      	beq.n	8003742 <HAL_TIM_ConfigClockSource+0x15a>
 8003688:	2b10      	cmp	r3, #16
 800368a:	d05a      	beq.n	8003742 <HAL_TIM_ConfigClockSource+0x15a>
 800368c:	e062      	b.n	8003754 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800369e:	f000 fb14 	bl	8003cca <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80036b0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	68ba      	ldr	r2, [r7, #8]
 80036b8:	609a      	str	r2, [r3, #8]
      break;
 80036ba:	e04f      	b.n	800375c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80036cc:	f000 fafd 	bl	8003cca <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	689a      	ldr	r2, [r3, #8]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80036de:	609a      	str	r2, [r3, #8]
      break;
 80036e0:	e03c      	b.n	800375c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036ee:	461a      	mov	r2, r3
 80036f0:	f000 fa74 	bl	8003bdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2150      	movs	r1, #80	@ 0x50
 80036fa:	4618      	mov	r0, r3
 80036fc:	f000 facb 	bl	8003c96 <TIM_ITRx_SetConfig>
      break;
 8003700:	e02c      	b.n	800375c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800370e:	461a      	mov	r2, r3
 8003710:	f000 fa92 	bl	8003c38 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2160      	movs	r1, #96	@ 0x60
 800371a:	4618      	mov	r0, r3
 800371c:	f000 fabb 	bl	8003c96 <TIM_ITRx_SetConfig>
      break;
 8003720:	e01c      	b.n	800375c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800372e:	461a      	mov	r2, r3
 8003730:	f000 fa54 	bl	8003bdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	2140      	movs	r1, #64	@ 0x40
 800373a:	4618      	mov	r0, r3
 800373c:	f000 faab 	bl	8003c96 <TIM_ITRx_SetConfig>
      break;
 8003740:	e00c      	b.n	800375c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4619      	mov	r1, r3
 800374c:	4610      	mov	r0, r2
 800374e:	f000 faa2 	bl	8003c96 <TIM_ITRx_SetConfig>
      break;
 8003752:	e003      	b.n	800375c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	73fb      	strb	r3, [r7, #15]
      break;
 8003758:	e000      	b.n	800375c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800375a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800376c:	7bfb      	ldrb	r3, [r7, #15]
}
 800376e:	4618      	mov	r0, r3
 8003770:	3710      	adds	r7, #16
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
	...

08003778 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003778:	b480      	push	{r7}
 800377a:	b085      	sub	sp, #20
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	4a39      	ldr	r2, [pc, #228]	@ (8003870 <TIM_Base_SetConfig+0xf8>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d013      	beq.n	80037b8 <TIM_Base_SetConfig+0x40>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	4a38      	ldr	r2, [pc, #224]	@ (8003874 <TIM_Base_SetConfig+0xfc>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d00f      	beq.n	80037b8 <TIM_Base_SetConfig+0x40>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800379e:	d00b      	beq.n	80037b8 <TIM_Base_SetConfig+0x40>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	4a35      	ldr	r2, [pc, #212]	@ (8003878 <TIM_Base_SetConfig+0x100>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d007      	beq.n	80037b8 <TIM_Base_SetConfig+0x40>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	4a34      	ldr	r2, [pc, #208]	@ (800387c <TIM_Base_SetConfig+0x104>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d003      	beq.n	80037b8 <TIM_Base_SetConfig+0x40>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	4a33      	ldr	r2, [pc, #204]	@ (8003880 <TIM_Base_SetConfig+0x108>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d108      	bne.n	80037ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	68fa      	ldr	r2, [r7, #12]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4a28      	ldr	r2, [pc, #160]	@ (8003870 <TIM_Base_SetConfig+0xf8>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d013      	beq.n	80037fa <TIM_Base_SetConfig+0x82>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4a27      	ldr	r2, [pc, #156]	@ (8003874 <TIM_Base_SetConfig+0xfc>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d00f      	beq.n	80037fa <TIM_Base_SetConfig+0x82>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037e0:	d00b      	beq.n	80037fa <TIM_Base_SetConfig+0x82>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a24      	ldr	r2, [pc, #144]	@ (8003878 <TIM_Base_SetConfig+0x100>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d007      	beq.n	80037fa <TIM_Base_SetConfig+0x82>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4a23      	ldr	r2, [pc, #140]	@ (800387c <TIM_Base_SetConfig+0x104>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d003      	beq.n	80037fa <TIM_Base_SetConfig+0x82>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4a22      	ldr	r2, [pc, #136]	@ (8003880 <TIM_Base_SetConfig+0x108>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d108      	bne.n	800380c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003800:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	68fa      	ldr	r2, [r7, #12]
 8003808:	4313      	orrs	r3, r2
 800380a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	695b      	ldr	r3, [r3, #20]
 8003816:	4313      	orrs	r3, r2
 8003818:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	68fa      	ldr	r2, [r7, #12]
 800381e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	689a      	ldr	r2, [r3, #8]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	4a0f      	ldr	r2, [pc, #60]	@ (8003870 <TIM_Base_SetConfig+0xf8>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d003      	beq.n	8003840 <TIM_Base_SetConfig+0xc8>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a0e      	ldr	r2, [pc, #56]	@ (8003874 <TIM_Base_SetConfig+0xfc>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d103      	bne.n	8003848 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	691a      	ldr	r2, [r3, #16]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	f003 0301 	and.w	r3, r3, #1
 8003856:	2b00      	cmp	r3, #0
 8003858:	d005      	beq.n	8003866 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	691b      	ldr	r3, [r3, #16]
 800385e:	f023 0201 	bic.w	r2, r3, #1
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	611a      	str	r2, [r3, #16]
  }
}
 8003866:	bf00      	nop
 8003868:	3714      	adds	r7, #20
 800386a:	46bd      	mov	sp, r7
 800386c:	bc80      	pop	{r7}
 800386e:	4770      	bx	lr
 8003870:	40012c00 	.word	0x40012c00
 8003874:	40013400 	.word	0x40013400
 8003878:	40000400 	.word	0x40000400
 800387c:	40000800 	.word	0x40000800
 8003880:	40000c00 	.word	0x40000c00

08003884 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003884:	b480      	push	{r7}
 8003886:	b087      	sub	sp, #28
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a1b      	ldr	r3, [r3, #32]
 8003892:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6a1b      	ldr	r3, [r3, #32]
 8003898:	f023 0201 	bic.w	r2, r3, #1
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	699b      	ldr	r3, [r3, #24]
 80038aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f023 0303 	bic.w	r3, r3, #3
 80038ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	68fa      	ldr	r2, [r7, #12]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	f023 0302 	bic.w	r3, r3, #2
 80038cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	697a      	ldr	r2, [r7, #20]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a20      	ldr	r2, [pc, #128]	@ (800395c <TIM_OC1_SetConfig+0xd8>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d003      	beq.n	80038e8 <TIM_OC1_SetConfig+0x64>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	4a1f      	ldr	r2, [pc, #124]	@ (8003960 <TIM_OC1_SetConfig+0xdc>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d10c      	bne.n	8003902 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	f023 0308 	bic.w	r3, r3, #8
 80038ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	697a      	ldr	r2, [r7, #20]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	f023 0304 	bic.w	r3, r3, #4
 8003900:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a15      	ldr	r2, [pc, #84]	@ (800395c <TIM_OC1_SetConfig+0xd8>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d003      	beq.n	8003912 <TIM_OC1_SetConfig+0x8e>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a14      	ldr	r2, [pc, #80]	@ (8003960 <TIM_OC1_SetConfig+0xdc>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d111      	bne.n	8003936 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003918:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003920:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	695b      	ldr	r3, [r3, #20]
 8003926:	693a      	ldr	r2, [r7, #16]
 8003928:	4313      	orrs	r3, r2
 800392a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	699b      	ldr	r3, [r3, #24]
 8003930:	693a      	ldr	r2, [r7, #16]
 8003932:	4313      	orrs	r3, r2
 8003934:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	693a      	ldr	r2, [r7, #16]
 800393a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	68fa      	ldr	r2, [r7, #12]
 8003940:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	685a      	ldr	r2, [r3, #4]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	697a      	ldr	r2, [r7, #20]
 800394e:	621a      	str	r2, [r3, #32]
}
 8003950:	bf00      	nop
 8003952:	371c      	adds	r7, #28
 8003954:	46bd      	mov	sp, r7
 8003956:	bc80      	pop	{r7}
 8003958:	4770      	bx	lr
 800395a:	bf00      	nop
 800395c:	40012c00 	.word	0x40012c00
 8003960:	40013400 	.word	0x40013400

08003964 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003964:	b480      	push	{r7}
 8003966:	b087      	sub	sp, #28
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a1b      	ldr	r3, [r3, #32]
 8003972:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a1b      	ldr	r3, [r3, #32]
 8003978:	f023 0210 	bic.w	r2, r3, #16
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	699b      	ldr	r3, [r3, #24]
 800398a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003992:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800399a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	021b      	lsls	r3, r3, #8
 80039a2:	68fa      	ldr	r2, [r7, #12]
 80039a4:	4313      	orrs	r3, r2
 80039a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	f023 0320 	bic.w	r3, r3, #32
 80039ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	011b      	lsls	r3, r3, #4
 80039b6:	697a      	ldr	r2, [r7, #20]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4a21      	ldr	r2, [pc, #132]	@ (8003a44 <TIM_OC2_SetConfig+0xe0>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d003      	beq.n	80039cc <TIM_OC2_SetConfig+0x68>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a20      	ldr	r2, [pc, #128]	@ (8003a48 <TIM_OC2_SetConfig+0xe4>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d10d      	bne.n	80039e8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80039d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	011b      	lsls	r3, r3, #4
 80039da:	697a      	ldr	r2, [r7, #20]
 80039dc:	4313      	orrs	r3, r2
 80039de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80039e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	4a16      	ldr	r2, [pc, #88]	@ (8003a44 <TIM_OC2_SetConfig+0xe0>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d003      	beq.n	80039f8 <TIM_OC2_SetConfig+0x94>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	4a15      	ldr	r2, [pc, #84]	@ (8003a48 <TIM_OC2_SetConfig+0xe4>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d113      	bne.n	8003a20 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80039fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003a06:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	695b      	ldr	r3, [r3, #20]
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	693a      	ldr	r2, [r7, #16]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	699b      	ldr	r3, [r3, #24]
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	693a      	ldr	r2, [r7, #16]
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	693a      	ldr	r2, [r7, #16]
 8003a24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	68fa      	ldr	r2, [r7, #12]
 8003a2a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	685a      	ldr	r2, [r3, #4]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	697a      	ldr	r2, [r7, #20]
 8003a38:	621a      	str	r2, [r3, #32]
}
 8003a3a:	bf00      	nop
 8003a3c:	371c      	adds	r7, #28
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bc80      	pop	{r7}
 8003a42:	4770      	bx	lr
 8003a44:	40012c00 	.word	0x40012c00
 8003a48:	40013400 	.word	0x40013400

08003a4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b087      	sub	sp, #28
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a1b      	ldr	r3, [r3, #32]
 8003a5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a1b      	ldr	r3, [r3, #32]
 8003a60:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	69db      	ldr	r3, [r3, #28]
 8003a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f023 0303 	bic.w	r3, r3, #3
 8003a82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003a94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	021b      	lsls	r3, r3, #8
 8003a9c:	697a      	ldr	r2, [r7, #20]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a21      	ldr	r2, [pc, #132]	@ (8003b2c <TIM_OC3_SetConfig+0xe0>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d003      	beq.n	8003ab2 <TIM_OC3_SetConfig+0x66>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a20      	ldr	r2, [pc, #128]	@ (8003b30 <TIM_OC3_SetConfig+0xe4>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d10d      	bne.n	8003ace <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003ab8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	021b      	lsls	r3, r3, #8
 8003ac0:	697a      	ldr	r2, [r7, #20]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003acc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a16      	ldr	r2, [pc, #88]	@ (8003b2c <TIM_OC3_SetConfig+0xe0>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d003      	beq.n	8003ade <TIM_OC3_SetConfig+0x92>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a15      	ldr	r2, [pc, #84]	@ (8003b30 <TIM_OC3_SetConfig+0xe4>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d113      	bne.n	8003b06 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ae4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003aec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	695b      	ldr	r3, [r3, #20]
 8003af2:	011b      	lsls	r3, r3, #4
 8003af4:	693a      	ldr	r2, [r7, #16]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	699b      	ldr	r3, [r3, #24]
 8003afe:	011b      	lsls	r3, r3, #4
 8003b00:	693a      	ldr	r2, [r7, #16]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	693a      	ldr	r2, [r7, #16]
 8003b0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	68fa      	ldr	r2, [r7, #12]
 8003b10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	685a      	ldr	r2, [r3, #4]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	697a      	ldr	r2, [r7, #20]
 8003b1e:	621a      	str	r2, [r3, #32]
}
 8003b20:	bf00      	nop
 8003b22:	371c      	adds	r7, #28
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bc80      	pop	{r7}
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	40012c00 	.word	0x40012c00
 8003b30:	40013400 	.word	0x40013400

08003b34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b087      	sub	sp, #28
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
 8003b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a1b      	ldr	r3, [r3, #32]
 8003b42:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6a1b      	ldr	r3, [r3, #32]
 8003b48:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	69db      	ldr	r3, [r3, #28]
 8003b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	021b      	lsls	r3, r3, #8
 8003b72:	68fa      	ldr	r2, [r7, #12]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	031b      	lsls	r3, r3, #12
 8003b86:	693a      	ldr	r2, [r7, #16]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	4a11      	ldr	r2, [pc, #68]	@ (8003bd4 <TIM_OC4_SetConfig+0xa0>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d003      	beq.n	8003b9c <TIM_OC4_SetConfig+0x68>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	4a10      	ldr	r2, [pc, #64]	@ (8003bd8 <TIM_OC4_SetConfig+0xa4>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d109      	bne.n	8003bb0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003ba2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	695b      	ldr	r3, [r3, #20]
 8003ba8:	019b      	lsls	r3, r3, #6
 8003baa:	697a      	ldr	r2, [r7, #20]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	697a      	ldr	r2, [r7, #20]
 8003bb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	68fa      	ldr	r2, [r7, #12]
 8003bba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	685a      	ldr	r2, [r3, #4]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	693a      	ldr	r2, [r7, #16]
 8003bc8:	621a      	str	r2, [r3, #32]
}
 8003bca:	bf00      	nop
 8003bcc:	371c      	adds	r7, #28
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bc80      	pop	{r7}
 8003bd2:	4770      	bx	lr
 8003bd4:	40012c00 	.word	0x40012c00
 8003bd8:	40013400 	.word	0x40013400

08003bdc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b087      	sub	sp, #28
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6a1b      	ldr	r3, [r3, #32]
 8003bec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6a1b      	ldr	r3, [r3, #32]
 8003bf2:	f023 0201 	bic.w	r2, r3, #1
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	699b      	ldr	r3, [r3, #24]
 8003bfe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	011b      	lsls	r3, r3, #4
 8003c0c:	693a      	ldr	r2, [r7, #16]
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	f023 030a 	bic.w	r3, r3, #10
 8003c18:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c1a:	697a      	ldr	r2, [r7, #20]
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	693a      	ldr	r2, [r7, #16]
 8003c26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	697a      	ldr	r2, [r7, #20]
 8003c2c:	621a      	str	r2, [r3, #32]
}
 8003c2e:	bf00      	nop
 8003c30:	371c      	adds	r7, #28
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bc80      	pop	{r7}
 8003c36:	4770      	bx	lr

08003c38 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b087      	sub	sp, #28
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	60b9      	str	r1, [r7, #8]
 8003c42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6a1b      	ldr	r3, [r3, #32]
 8003c48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6a1b      	ldr	r3, [r3, #32]
 8003c4e:	f023 0210 	bic.w	r2, r3, #16
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	699b      	ldr	r3, [r3, #24]
 8003c5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003c62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	031b      	lsls	r3, r3, #12
 8003c68:	693a      	ldr	r2, [r7, #16]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003c74:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	011b      	lsls	r3, r3, #4
 8003c7a:	697a      	ldr	r2, [r7, #20]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	693a      	ldr	r2, [r7, #16]
 8003c84:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	697a      	ldr	r2, [r7, #20]
 8003c8a:	621a      	str	r2, [r3, #32]
}
 8003c8c:	bf00      	nop
 8003c8e:	371c      	adds	r7, #28
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bc80      	pop	{r7}
 8003c94:	4770      	bx	lr

08003c96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003c96:	b480      	push	{r7}
 8003c98:	b085      	sub	sp, #20
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
 8003c9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003cae:	683a      	ldr	r2, [r7, #0]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	f043 0307 	orr.w	r3, r3, #7
 8003cb8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	68fa      	ldr	r2, [r7, #12]
 8003cbe:	609a      	str	r2, [r3, #8]
}
 8003cc0:	bf00      	nop
 8003cc2:	3714      	adds	r7, #20
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bc80      	pop	{r7}
 8003cc8:	4770      	bx	lr

08003cca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003cca:	b480      	push	{r7}
 8003ccc:	b087      	sub	sp, #28
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	60f8      	str	r0, [r7, #12]
 8003cd2:	60b9      	str	r1, [r7, #8]
 8003cd4:	607a      	str	r2, [r7, #4]
 8003cd6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003ce4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	021a      	lsls	r2, r3, #8
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	431a      	orrs	r2, r3
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	697a      	ldr	r2, [r7, #20]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	609a      	str	r2, [r3, #8]
}
 8003cfe:	bf00      	nop
 8003d00:	371c      	adds	r7, #28
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bc80      	pop	{r7}
 8003d06:	4770      	bx	lr

08003d08 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b087      	sub	sp, #28
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	60f8      	str	r0, [r7, #12]
 8003d10:	60b9      	str	r1, [r7, #8]
 8003d12:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	f003 031f 	and.w	r3, r3, #31
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d20:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6a1a      	ldr	r2, [r3, #32]
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	43db      	mvns	r3, r3
 8003d2a:	401a      	ands	r2, r3
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6a1a      	ldr	r2, [r3, #32]
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	f003 031f 	and.w	r3, r3, #31
 8003d3a:	6879      	ldr	r1, [r7, #4]
 8003d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d40:	431a      	orrs	r2, r3
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	621a      	str	r2, [r3, #32]
}
 8003d46:	bf00      	nop
 8003d48:	371c      	adds	r7, #28
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bc80      	pop	{r7}
 8003d4e:	4770      	bx	lr

08003d50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d101      	bne.n	8003d68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d64:	2302      	movs	r3, #2
 8003d66:	e050      	b.n	8003e0a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2202      	movs	r2, #2
 8003d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	68fa      	ldr	r2, [r7, #12]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	68fa      	ldr	r2, [r7, #12]
 8003da0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a1b      	ldr	r2, [pc, #108]	@ (8003e14 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d018      	beq.n	8003dde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a19      	ldr	r2, [pc, #100]	@ (8003e18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d013      	beq.n	8003dde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dbe:	d00e      	beq.n	8003dde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a15      	ldr	r2, [pc, #84]	@ (8003e1c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d009      	beq.n	8003dde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a14      	ldr	r2, [pc, #80]	@ (8003e20 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d004      	beq.n	8003dde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a12      	ldr	r2, [pc, #72]	@ (8003e24 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d10c      	bne.n	8003df8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003de4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	68ba      	ldr	r2, [r7, #8]
 8003dec:	4313      	orrs	r3, r2
 8003dee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	68ba      	ldr	r2, [r7, #8]
 8003df6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003e08:	2300      	movs	r3, #0
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3714      	adds	r7, #20
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bc80      	pop	{r7}
 8003e12:	4770      	bx	lr
 8003e14:	40012c00 	.word	0x40012c00
 8003e18:	40013400 	.word	0x40013400
 8003e1c:	40000400 	.word	0x40000400
 8003e20:	40000800 	.word	0x40000800
 8003e24:	40000c00 	.word	0x40000c00

08003e28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d101      	bne.n	8003e3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e042      	b.n	8003ec0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d106      	bne.n	8003e54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f7fe f900 	bl	8002054 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2224      	movs	r2, #36	@ 0x24
 8003e58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	68da      	ldr	r2, [r3, #12]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f000 f82b 	bl	8003ec8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	691a      	ldr	r2, [r3, #16]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003e80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	695a      	ldr	r2, [r3, #20]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003e90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	68da      	ldr	r2, [r3, #12]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ea0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2220      	movs	r2, #32
 8003eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2220      	movs	r2, #32
 8003eb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003ebe:	2300      	movs	r3, #0
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	3708      	adds	r7, #8
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}

08003ec8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	691b      	ldr	r3, [r3, #16]
 8003ed6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	68da      	ldr	r2, [r3, #12]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	430a      	orrs	r2, r1
 8003ee4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	689a      	ldr	r2, [r3, #8]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	431a      	orrs	r2, r3
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	695b      	ldr	r3, [r3, #20]
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003f02:	f023 030c 	bic.w	r3, r3, #12
 8003f06:	687a      	ldr	r2, [r7, #4]
 8003f08:	6812      	ldr	r2, [r2, #0]
 8003f0a:	68b9      	ldr	r1, [r7, #8]
 8003f0c:	430b      	orrs	r3, r1
 8003f0e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	695b      	ldr	r3, [r3, #20]
 8003f16:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	699a      	ldr	r2, [r3, #24]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	430a      	orrs	r2, r1
 8003f24:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a2c      	ldr	r2, [pc, #176]	@ (8003fdc <UART_SetConfig+0x114>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d103      	bne.n	8003f38 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003f30:	f7ff f8ac 	bl	800308c <HAL_RCC_GetPCLK2Freq>
 8003f34:	60f8      	str	r0, [r7, #12]
 8003f36:	e002      	b.n	8003f3e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003f38:	f7ff f894 	bl	8003064 <HAL_RCC_GetPCLK1Freq>
 8003f3c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f3e:	68fa      	ldr	r2, [r7, #12]
 8003f40:	4613      	mov	r3, r2
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	4413      	add	r3, r2
 8003f46:	009a      	lsls	r2, r3, #2
 8003f48:	441a      	add	r2, r3
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f54:	4a22      	ldr	r2, [pc, #136]	@ (8003fe0 <UART_SetConfig+0x118>)
 8003f56:	fba2 2303 	umull	r2, r3, r2, r3
 8003f5a:	095b      	lsrs	r3, r3, #5
 8003f5c:	0119      	lsls	r1, r3, #4
 8003f5e:	68fa      	ldr	r2, [r7, #12]
 8003f60:	4613      	mov	r3, r2
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	4413      	add	r3, r2
 8003f66:	009a      	lsls	r2, r3, #2
 8003f68:	441a      	add	r2, r3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f74:	4b1a      	ldr	r3, [pc, #104]	@ (8003fe0 <UART_SetConfig+0x118>)
 8003f76:	fba3 0302 	umull	r0, r3, r3, r2
 8003f7a:	095b      	lsrs	r3, r3, #5
 8003f7c:	2064      	movs	r0, #100	@ 0x64
 8003f7e:	fb00 f303 	mul.w	r3, r0, r3
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	011b      	lsls	r3, r3, #4
 8003f86:	3332      	adds	r3, #50	@ 0x32
 8003f88:	4a15      	ldr	r2, [pc, #84]	@ (8003fe0 <UART_SetConfig+0x118>)
 8003f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f8e:	095b      	lsrs	r3, r3, #5
 8003f90:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f94:	4419      	add	r1, r3
 8003f96:	68fa      	ldr	r2, [r7, #12]
 8003f98:	4613      	mov	r3, r2
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	4413      	add	r3, r2
 8003f9e:	009a      	lsls	r2, r3, #2
 8003fa0:	441a      	add	r2, r3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003fac:	4b0c      	ldr	r3, [pc, #48]	@ (8003fe0 <UART_SetConfig+0x118>)
 8003fae:	fba3 0302 	umull	r0, r3, r3, r2
 8003fb2:	095b      	lsrs	r3, r3, #5
 8003fb4:	2064      	movs	r0, #100	@ 0x64
 8003fb6:	fb00 f303 	mul.w	r3, r0, r3
 8003fba:	1ad3      	subs	r3, r2, r3
 8003fbc:	011b      	lsls	r3, r3, #4
 8003fbe:	3332      	adds	r3, #50	@ 0x32
 8003fc0:	4a07      	ldr	r2, [pc, #28]	@ (8003fe0 <UART_SetConfig+0x118>)
 8003fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc6:	095b      	lsrs	r3, r3, #5
 8003fc8:	f003 020f 	and.w	r2, r3, #15
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	440a      	add	r2, r1
 8003fd2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003fd4:	bf00      	nop
 8003fd6:	3710      	adds	r7, #16
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}
 8003fdc:	40013800 	.word	0x40013800
 8003fe0:	51eb851f 	.word	0x51eb851f

08003fe4 <memset>:
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	4402      	add	r2, r0
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d100      	bne.n	8003fee <memset+0xa>
 8003fec:	4770      	bx	lr
 8003fee:	f803 1b01 	strb.w	r1, [r3], #1
 8003ff2:	e7f9      	b.n	8003fe8 <memset+0x4>

08003ff4 <__libc_init_array>:
 8003ff4:	b570      	push	{r4, r5, r6, lr}
 8003ff6:	2600      	movs	r6, #0
 8003ff8:	4d0c      	ldr	r5, [pc, #48]	@ (800402c <__libc_init_array+0x38>)
 8003ffa:	4c0d      	ldr	r4, [pc, #52]	@ (8004030 <__libc_init_array+0x3c>)
 8003ffc:	1b64      	subs	r4, r4, r5
 8003ffe:	10a4      	asrs	r4, r4, #2
 8004000:	42a6      	cmp	r6, r4
 8004002:	d109      	bne.n	8004018 <__libc_init_array+0x24>
 8004004:	f000 f81a 	bl	800403c <_init>
 8004008:	2600      	movs	r6, #0
 800400a:	4d0a      	ldr	r5, [pc, #40]	@ (8004034 <__libc_init_array+0x40>)
 800400c:	4c0a      	ldr	r4, [pc, #40]	@ (8004038 <__libc_init_array+0x44>)
 800400e:	1b64      	subs	r4, r4, r5
 8004010:	10a4      	asrs	r4, r4, #2
 8004012:	42a6      	cmp	r6, r4
 8004014:	d105      	bne.n	8004022 <__libc_init_array+0x2e>
 8004016:	bd70      	pop	{r4, r5, r6, pc}
 8004018:	f855 3b04 	ldr.w	r3, [r5], #4
 800401c:	4798      	blx	r3
 800401e:	3601      	adds	r6, #1
 8004020:	e7ee      	b.n	8004000 <__libc_init_array+0xc>
 8004022:	f855 3b04 	ldr.w	r3, [r5], #4
 8004026:	4798      	blx	r3
 8004028:	3601      	adds	r6, #1
 800402a:	e7f2      	b.n	8004012 <__libc_init_array+0x1e>
 800402c:	08004080 	.word	0x08004080
 8004030:	08004080 	.word	0x08004080
 8004034:	08004080 	.word	0x08004080
 8004038:	08004084 	.word	0x08004084

0800403c <_init>:
 800403c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800403e:	bf00      	nop
 8004040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004042:	bc08      	pop	{r3}
 8004044:	469e      	mov	lr, r3
 8004046:	4770      	bx	lr

08004048 <_fini>:
 8004048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800404a:	bf00      	nop
 800404c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800404e:	bc08      	pop	{r3}
 8004050:	469e      	mov	lr, r3
 8004052:	4770      	bx	lr
