
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000147                       # Number of seconds simulated
sim_ticks                                   147150500                       # Number of ticks simulated
final_tick                                  147150500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157730                       # Simulator instruction rate (inst/s)
host_op_rate                                   160162                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               21509310                       # Simulator tick rate (ticks/s)
host_mem_usage                                 647164                       # Number of bytes of host memory used
host_seconds                                     6.84                       # Real time elapsed on the host
sim_insts                                     1079064                       # Number of instructions simulated
sim_ops                                       1095706                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          39744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          59968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             115456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        39744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         50112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         5568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            5568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            87                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 87                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         270090825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         407528347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          23921088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           9568435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          23486159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          14787581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          23051230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          12178008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             784611673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    270090825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     23921088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     23486159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     23051230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        340549302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37838811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37838811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37838811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        270090825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        407528347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         23921088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          9568435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         23486159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         14787581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         23051230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         12178008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            822450484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1805                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         87                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1805                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       87                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 112128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  115520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5568                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     53                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               27                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     147143000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1805                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   87                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    372.421053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   212.147770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.165936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          106     34.87%     34.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           63     20.72%     55.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24      7.89%     63.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      6.91%     70.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      4.28%     74.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      2.96%     77.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.32%     78.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      2.30%     81.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           57     18.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          304                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    175.063516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    558.420988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.478137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev             1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     14822000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                47672000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    8760000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8460.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27210.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       762.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    785.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1447                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      55                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      77771.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1882440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1027125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11356800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 149040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              9154080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             72049995                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             21037500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              116656980                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            830.897569                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     36121000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     101235500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   264600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   144375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1248000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 174960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              9154080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             33395445                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             54945000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               99326460                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            707.459717                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     94449000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       4680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      44517750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  29851                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            27466                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1798                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               24034                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  23225                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.633935                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    772                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  68                       # Number of system calls
system.cpu0.numCycles                          294302                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             15771                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        338336                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      29851                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             23997                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       236692                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   3671                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 258                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          462                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    94978                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  363                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            255126                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.396714                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.293620                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   90402     35.43%     35.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   65648     25.73%     61.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    6538      2.56%     63.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   92538     36.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              255126                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.101430                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.149622                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   16380                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                78430                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   155736                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 3070                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1510                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 945                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  346                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                342846                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 6501                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1510                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   22363                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   6008                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          6390                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   152773                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                66082                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                337352                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 2251                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                  111                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    12                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 64662                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             423760                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              1669350                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          544910                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               408000                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   15760                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               108                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           105                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     6638                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               72903                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              22159                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              260                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             138                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    334946                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                245                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   331180                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              837                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          12269                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        31500                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            47                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       255126                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.298104                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.317881                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             112432     44.07%     44.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              33570     13.16%     57.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              32826     12.87%     70.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              73237     28.71%     98.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               3058      1.20%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         255126                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   4429      9.02%      9.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   780      1.59%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 34849     70.99%     81.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9030     18.40%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               186176     56.22%     56.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               51308     15.49%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               72087     21.77%     93.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              21606      6.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                331180                       # Type of FU issued
system.cpu0.iq.rate                          1.125307                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      49088                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.148222                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            967335                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           347448                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       327300                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 76                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                380220                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              56                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3569                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1070                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          701                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1510                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    623                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 2800                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             335206                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                72903                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               22159                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               103                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     5                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 2793                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           525                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         1009                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1534                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               328339                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                70798                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             2841                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                       92196                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   25830                       # Number of branches executed
system.cpu0.iew.exec_stores                     21398                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.115653                       # Inst execution rate
system.cpu0.iew.wb_sent                        327467                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       327328                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   218144                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   313794                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.112218                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.695182                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           9352                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            198                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1473                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       253116                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.275787                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.125493                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       138061     54.54%     54.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        47197     18.65%     73.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        24668      9.75%     82.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        19408      7.67%     90.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1994      0.79%     91.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         2125      0.84%     92.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         3790      1.50%     93.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          160      0.06%     93.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        15713      6.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       253116                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              308956                       # Number of instructions committed
system.cpu0.commit.committedOps                322922                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         90423                       # Number of memory references committed
system.cpu0.commit.loads                        69334                       # Number of loads committed
system.cpu0.commit.membars                        118                       # Number of memory barriers committed
system.cpu0.commit.branches                     25239                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   298209                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 304                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          181270     56.13%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          51226     15.86%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          69334     21.47%     93.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         21089      6.53%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           322922                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                15713                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      569364                       # The number of ROB reads
system.cpu0.rob.rob_writes                     666562                       # The number of ROB writes
system.cpu0.timesIdled                            458                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          39176                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     308956                       # Number of Instructions Simulated
system.cpu0.committedOps                       322922                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.952569                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.952569                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.049792                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.049792                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  522887                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 272848                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  1194805                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  139726                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  93151                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              134                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          553.728644                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              84697                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              802                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           105.607232                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   553.728644                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.540751                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.540751                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          668                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          445                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           184254                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          184254                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        70339                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          70339                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        15222                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         15222                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        85561                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           85561                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        85563                       # number of overall hits
system.cpu0.dcache.overall_hits::total          85563                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          271                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          271                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         5715                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5715                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         5986                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5986                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         5986                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5986                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     15882760                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     15882760                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    298211978                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    298211978                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    314094738                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    314094738                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    314094738                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    314094738                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        70610                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        70610                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        20937                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        20937                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        91547                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        91547                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        91549                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        91549                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.003838                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003838                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.272962                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.272962                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.065387                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.065387                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.065386                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.065386                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 58607.970480                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58607.970480                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 52180.573578                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52180.573578                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        66500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        66500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 52471.556632                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52471.556632                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 52471.556632                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52471.556632                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        58308                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            692                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.260116                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           87                       # number of writebacks
system.cpu0.dcache.writebacks::total               87                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           91                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           91                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         4951                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4951                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         5042                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5042                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         5042                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5042                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          180                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          180                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          764                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          764                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          944                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          944                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          944                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          944                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10598248                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10598248                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     38683503                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     38683503                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     49281751                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     49281751                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     49281751                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     49281751                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.036490                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036490                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.010312                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.010312                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.010311                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.010311                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 58879.155556                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58879.155556                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 50632.857330                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 50632.857330                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        62500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        62500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52205.244703                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52205.244703                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52205.244703                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52205.244703                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              243                       # number of replacements
system.cpu0.icache.tags.tagsinuse          308.372763                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              94201                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              621                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           151.692432                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   308.372763                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.602291                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.602291                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          214                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           190567                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          190567                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        94201                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          94201                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        94201                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           94201                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        94201                       # number of overall hits
system.cpu0.icache.overall_hits::total          94201                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          772                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          772                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          772                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           772                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          772                       # number of overall misses
system.cpu0.icache.overall_misses::total          772                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     42689489                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42689489                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     42689489                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42689489                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     42689489                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42689489                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        94973                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        94973                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        94973                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        94973                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        94973                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        94973                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.008129                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008129                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.008129                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008129                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.008129                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008129                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55297.265544                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55297.265544                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55297.265544                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55297.265544                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55297.265544                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55297.265544                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        12305                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              159                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    77.389937                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          150                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          150                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          150                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          622                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          622                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          622                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          622                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          622                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          622                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     34893242                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34893242                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     34893242                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34893242                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     34893242                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34893242                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.006549                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006549                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.006549                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006549                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.006549                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006549                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 56098.459807                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56098.459807                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 56098.459807                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56098.459807                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 56098.459807                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56098.459807                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  20442                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            20094                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              578                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               18491                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  18407                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.545725                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    131                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          134651                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              1773                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        268601                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      20442                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             18538                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       128990                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   1193                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    72346                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   41                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            131684                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.053947                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.053236                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    5174      3.93%      3.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   54156     41.13%     45.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     746      0.57%     45.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   71608     54.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              131684                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.151815                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.994794                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2886                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 4111                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   123192                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  926                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   569                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 138                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                265381                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 2326                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   569                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    5020                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   2155                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           940                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   121881                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 1119                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                263120                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  675                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                  768                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenamedOperands             352662                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              1296863                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          431624                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               347233                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    5425                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                19                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            19                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     2118                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               69451                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1742                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              130                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              58                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    262387                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 46                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   261505                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              430                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           4197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        12423                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       131684                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.985852                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.184321                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              22989     17.46%     17.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              22751     17.28%     34.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              20655     15.69%     50.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              63712     48.38%     98.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               1577      1.20%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         131684                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   3216      8.25%      8.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   947      2.43%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 33714     86.49%     97.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1102      2.83%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               142849     54.63%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               48003     18.36%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               69002     26.39%     99.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1651      0.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                261505                       # Type of FU issued
system.cpu1.iq.rate                          1.942095                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      38979                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.149056                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            694100                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           266633                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       259503                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                300484                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              12                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         2002                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          170                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   569                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                     55                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             262435                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                69451                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1742                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                19                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           425                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          129                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 554                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               260074                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                68088                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1428                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_refs                       69716                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   19504                       # Number of branches executed
system.cpu1.iew.exec_stores                      1628                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.931467                       # Inst execution rate
system.cpu1.iew.wb_sent                        259528                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       259503                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   188749                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   247003                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.927227                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.764157                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           2700                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              551                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       131060                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.970365                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.494598                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        42041     32.08%     32.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        39233     29.94%     62.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        15755     12.02%     74.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        14447     11.02%     85.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          739      0.56%     85.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         2781      2.12%     87.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          498      0.38%     88.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          225      0.17%     88.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        15341     11.71%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       131060                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              257337                       # Number of instructions committed
system.cpu1.commit.committedOps                258236                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         69021                       # Number of memory references committed
system.cpu1.commit.loads                        67449                       # Number of loads committed
system.cpu1.commit.membars                         24                       # Number of memory barriers committed
system.cpu1.commit.branches                     19445                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   238879                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  56                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          141212     54.68%     54.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          48003     18.59%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          67449     26.12%     99.39% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1572      0.61%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           258236                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                15341                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      376473                       # The number of ROB reads
system.cpu1.rob.rob_writes                     522516                       # The number of ROB writes
system.cpu1.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2967                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      159650                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     257337                       # Number of Instructions Simulated
system.cpu1.committedOps                       258236                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.523248                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.523248                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.911141                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.911141                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  427210                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 233926                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   982845                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  114703                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  70348                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    21                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          121.848138                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              68765                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              327                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           210.290520                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   121.848138                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.118992                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.118992                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          327                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.319336                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           139594                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          139594                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        67318                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          67318                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         1443                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1443                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data        68761                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           68761                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        68761                       # number of overall hits
system.cpu1.dcache.overall_hits::total          68761                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          734                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          734                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          121                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          121                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            2                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            5                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          855                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           855                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          857                       # number of overall misses
system.cpu1.dcache.overall_misses::total          857                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     11843436                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     11843436                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      2555250                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2555250                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        60500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        60500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     14398686                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     14398686                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     14398686                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     14398686                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        68052                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        68052                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         1564                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1564                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        69616                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        69616                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        69618                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        69618                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.010786                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010786                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.077366                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.077366                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.012282                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012282                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.012310                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012310                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 16135.471390                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 16135.471390                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 21117.768595                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21117.768595                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12100                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12100                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 16840.568421                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 16840.568421                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 16801.267211                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 16801.267211                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          151                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          151                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          455                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          455                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           63                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          518                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          518                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          518                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          518                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          279                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          279                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          337                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          338                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      3682782                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      3682782                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       798500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       798500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        61000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        61000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        45500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        45500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      4481282                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      4481282                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      4542282                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      4542282                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.004100                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004100                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.037084                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037084                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.004841                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004841                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.004855                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004855                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13199.935484                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13199.935484                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 13767.241379                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 13767.241379                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        61000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        61000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9100                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9100                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 13297.572700                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13297.572700                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 13438.704142                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13438.704142                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           18.697670                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              72276                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1314.109091                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    18.697670                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.036519                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.036519                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           144743                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          144743                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        72276                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          72276                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        72276                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           72276                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        72276                       # number of overall hits
system.cpu1.icache.overall_hits::total          72276                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           68                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           68                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            68                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           68                       # number of overall misses
system.cpu1.icache.overall_misses::total           68                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4071499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4071499                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4071499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4071499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4071499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4071499                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        72344                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        72344                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        72344                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        72344                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        72344                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        72344                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000940                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000940                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000940                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000940                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000940                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000940                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 59874.985294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59874.985294                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 59874.985294                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59874.985294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 59874.985294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59874.985294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1345                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    84.062500                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           55                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           55                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3295249                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3295249                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3295249                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3295249                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3295249                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3295249                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000760                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000760                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000760                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000760                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000760                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000760                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 59913.618182                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59913.618182                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 59913.618182                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59913.618182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 59913.618182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59913.618182                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  20306                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            19962                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              576                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               18429                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  18347                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.555049                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    128                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                          134151                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              1762                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        268022                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      20306                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             18475                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       128505                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   1187                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  89                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          174                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                    72199                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   41                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            131204                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.056736                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.051423                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    4998      3.81%      3.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   54017     41.17%     44.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     732      0.56%     45.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   71457     54.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              131204                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.151367                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.997913                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    2901                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 3878                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   122960                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  899                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   566                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 136                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                264854                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 2306                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   566                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    5043                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                   2004                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles           866                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   121605                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 1120                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                262587                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                  661                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents                  746                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenamedOperands             351636                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              1294312                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          430926                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps               346216                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    5411                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                17                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            17                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     2179                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               69376                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1755                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              130                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              58                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    261857                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 42                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   260960                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              434                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           4207                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        12503                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       131204                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.988964                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.183801                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              22802     17.38%     17.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              22666     17.28%     34.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              20506     15.63%     50.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              63639     48.50%     98.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               1590      1.21%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         131204                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   3229      8.29%      8.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                   958      2.46%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     10.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 33677     86.43%     97.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1101      2.83%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               142380     54.56%     54.56% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               48003     18.39%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.95% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               68929     26.41%     99.37% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               1648      0.63%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                260960                       # Type of FU issued
system.cpu2.iq.rate                          1.945271                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      38965                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.149314                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            692520                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           266108                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       258952                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                299925                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              15                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         1996                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          185                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   566                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                     59                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             261902                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                69376                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1755                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                17                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           424                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          128                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 552                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               259523                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                68021                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             1434                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                       69641                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   19367                       # Number of branches executed
system.cpu2.iew.exec_stores                      1620                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.934559                       # Inst execution rate
system.cpu2.iew.wb_sent                        258981                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       258952                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   188350                       # num instructions producing a value
system.cpu2.iew.wb_consumers                   246345                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.930302                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.764578                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           2709                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              549                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       130579                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.973457                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.496649                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        41832     32.04%     32.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        39028     29.89%     61.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        15758     12.07%     73.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        14440     11.06%     85.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          740      0.57%     85.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         2719      2.08%     87.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          506      0.39%     88.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          211      0.16%     88.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        15345     11.75%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       130579                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              256793                       # Number of instructions committed
system.cpu2.commit.committedOps                257692                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         68950                       # Number of memory references committed
system.cpu2.commit.loads                        67380                       # Number of loads committed
system.cpu2.commit.membars                         24                       # Number of memory barriers committed
system.cpu2.commit.branches                     19310                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   238470                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  56                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          140739     54.62%     54.62% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          48003     18.63%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          67380     26.15%     99.39% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          1570      0.61%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           257692                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                15345                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      375453                       # The number of ROB reads
system.cpu2.rob.rob_writes                     521451                       # The number of ROB writes
system.cpu2.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      160150                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                     256793                       # Number of Instructions Simulated
system.cpu2.committedOps                       257692                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.522409                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.522409                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.914209                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.914209                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  426457                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 233723                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   981000                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  113920                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                  70265                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          121.374820                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              68710                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              325                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           211.415385                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   121.374820                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.118530                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.118530                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          325                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.317383                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           139454                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          139454                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data        67263                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          67263                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         1443                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          1443                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data        68706                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           68706                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        68707                       # number of overall hits
system.cpu2.dcache.overall_hits::total          68707                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          723                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          723                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data          121                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          121                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          844                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           844                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          845                       # number of overall misses
system.cpu2.dcache.overall_misses::total          845                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     11270432                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     11270432                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      3037750                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3037750                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        36000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        36000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     14308182                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     14308182                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     14308182                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     14308182                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        67986                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        67986                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         1564                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         1564                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        69550                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        69550                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        69552                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        69552                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.010635                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010635                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.077366                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.077366                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.012135                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012135                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.012149                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012149                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 15588.426003                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 15588.426003                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 25105.371901                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 25105.371901                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        12000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 12333.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 16952.822275                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 16952.822275                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 16932.759763                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 16932.759763                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          446                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          446                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           63                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          509                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          509                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          509                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          509                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          277                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           58                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          335                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          335                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          336                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          336                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      3508284                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      3508284                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      1028250                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1028250                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        80750                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        80750                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      4536534                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      4536534                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      4617284                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      4617284                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.004074                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004074                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.037084                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037084                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.004817                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004817                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.004831                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004831                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12665.285199                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12665.285199                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 17728.448276                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 17728.448276                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data        80750                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        80750                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 13541.892537                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13541.892537                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 13741.916667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13741.916667                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           18.633376                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              72130                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1335.740741                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    18.633376                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.036393                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.036393                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           144448                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          144448                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        72130                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          72130                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        72130                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           72130                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        72130                       # number of overall hits
system.cpu2.icache.overall_hits::total          72130                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           67                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           67                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           67                       # number of overall misses
system.cpu2.icache.overall_misses::total           67                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      3933000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3933000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      3933000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3933000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      3933000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3933000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        72197                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        72197                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        72197                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        72197                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        72197                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        72197                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000928                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000928                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000928                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000928                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000928                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000928                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 58701.492537                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 58701.492537                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 58701.492537                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 58701.492537                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 58701.492537                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 58701.492537                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1414                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    94.266667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           54                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           54                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3211000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3211000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3211000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3211000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3211000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3211000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000748                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000748                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000748                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000748                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000748                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000748                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 59462.962963                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 59462.962963                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 59462.962963                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 59462.962963                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 59462.962963                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 59462.962963                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  20043                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            19732                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              566                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               18293                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  18210                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.546275                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    121                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                          133809                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              2064                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                        266946                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      20043                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             18331                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                       127866                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   1171                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          174                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                    71906                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   39                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            130736                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.054752                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.052702                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    5087      3.89%      3.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   53795     41.15%     45.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     727      0.56%     45.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   71127     54.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              130736                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.149788                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.994978                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2937                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 3948                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   122385                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  909                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   557                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 124                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                263713                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 2256                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   557                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    5035                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                   1815                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1136                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   121083                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 1110                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                261534                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                  624                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents                  735                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenamedOperands             349888                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              1289198                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          429520                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps               344708                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    5176                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                18                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            18                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     2156                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads               69241                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1687                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              119                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              55                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    260838                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 42                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   259989                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              429                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           4024                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        12103                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       130736                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.988657                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.185758                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              22865     17.49%     17.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              22464     17.18%     34.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              20294     15.52%     50.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              63516     48.58%     98.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               1596      1.22%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         130736                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   3104      8.00%      8.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                   942      2.43%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     10.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 33678     86.84%     97.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1056      2.72%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               141589     54.46%     54.46% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               48003     18.46%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.92% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               68789     26.46%     99.38% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               1608      0.62%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                259989                       # Type of FU issued
system.cpu3.iq.rate                          1.942986                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      38780                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.149160                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads            689921                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           264907                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       258018                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                298769                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              13                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         1980                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          125                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   557                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                     47                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             260883                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                69241                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                1687                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                18                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           423                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 539                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               258582                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                67886                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             1405                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                       69482                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   19142                       # Number of branches executed
system.cpu3.iew.exec_stores                      1596                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.932471                       # Inst execution rate
system.cpu3.iew.wb_sent                        258042                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       258018                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   187704                       # num instructions producing a value
system.cpu3.iew.wb_consumers                   245249                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.928256                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.765361                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           2582                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              538                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       130132                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.973811                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.499185                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        41800     32.12%     32.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        38750     29.78%     61.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        15732     12.09%     73.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        14428     11.09%     85.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          731      0.56%     85.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         2620      2.01%     87.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          507      0.39%     88.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          220      0.17%     88.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        15344     11.79%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       130132                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              255978                       # Number of instructions committed
system.cpu3.commit.committedOps                256856                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                         68823                       # Number of memory references committed
system.cpu3.commit.loads                        67261                       # Number of loads committed
system.cpu3.commit.membars                         23                       # Number of memory barriers committed
system.cpu3.commit.branches                     19102                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   237837                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  53                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          140030     54.52%     54.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          48003     18.69%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          67261     26.19%     99.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          1562      0.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           256856                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                15344                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                      374031                       # The number of ROB reads
system.cpu3.rob.rob_writes                     519494                       # The number of ROB writes
system.cpu3.timesIdled                             46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      160492                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                     255978                       # Number of Instructions Simulated
system.cpu3.committedOps                       256856                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.522736                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.522736                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.913010                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.913010                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  425233                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 233332                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   977775                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  112653                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                  70206                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          121.977645                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              68577                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              329                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           208.440729                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   121.977645                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.119119                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.119119                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          329                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.321289                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           139175                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          139175                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data        67138                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          67138                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         1434                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          1434                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data            1                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data        68572                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           68572                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        68573                       # number of overall hits
system.cpu3.dcache.overall_hits::total          68573                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          717                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          717                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data          122                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          122                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          839                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           839                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          840                       # number of overall misses
system.cpu3.dcache.overall_misses::total          840                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     10648704                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     10648704                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      2646500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2646500                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        25000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        24000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     13295204                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     13295204                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     13295204                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     13295204                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        67855                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        67855                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         1556                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         1556                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        69411                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        69411                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        69413                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        69413                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.010567                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010567                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.078406                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.078406                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.012087                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012087                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.012101                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012101                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 14851.748954                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 14851.748954                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 21692.622951                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 21692.622951                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        12500                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data        12000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 15846.488677                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 15846.488677                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 15827.623810                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 15827.623810                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          440                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          440                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           62                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           62                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          502                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          502                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          502                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          502                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          277                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           60                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data          337                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data          338                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      3356523                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      3356523                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       882500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       882500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        62250                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        62250                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      4239023                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      4239023                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      4301273                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      4301273                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.004082                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004082                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.038560                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.038560                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.004855                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004855                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.004869                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004869                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 12117.411552                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12117.411552                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 14708.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 14708.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data        62250                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        62250                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         9000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 12578.703264                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12578.703264                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 12725.659763                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12725.659763                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           18.565044                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              71834                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1355.358491                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    18.565044                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.036260                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.036260                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           143863                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          143863                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        71834                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          71834                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        71834                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           71834                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        71834                       # number of overall hits
system.cpu3.icache.overall_hits::total          71834                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           71                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           71                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           71                       # number of overall misses
system.cpu3.icache.overall_misses::total           71                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4433750                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4433750                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4433750                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4433750                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4433750                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4433750                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        71905                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        71905                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        71905                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        71905                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        71905                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        71905                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000987                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000987                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000987                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000987                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000987                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000987                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 62447.183099                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62447.183099                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 62447.183099                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62447.183099                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 62447.183099                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62447.183099                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1080                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          122                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    98.181818                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          122                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           18                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           18                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      3171000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3171000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      3171000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3171000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      3171000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3171000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000737                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000737                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000737                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000737                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000737                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000737                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 59830.188679                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 59830.188679                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 59830.188679                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 59830.188679                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 59830.188679                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 59830.188679                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1812                       # Transaction distribution
system.membus.trans_dist::ReadResp               1811                       # Transaction distribution
system.membus.trans_dist::Writeback                87                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              9                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              20                       # Transaction distribution
system.membus.trans_dist::ReadExReq               929                       # Transaction distribution
system.membus.trans_dist::ReadExResp              929                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port         1978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port          376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        39744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  121024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              949                       # Total snoops (count)
system.membus.snoop_fanout::samples              2848                       # Request fanout histogram
system.membus.snoop_fanout::mean                    7                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                    2848    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               7                       # Request fanout histogram
system.membus.snoop_fanout::max_value               7                       # Request fanout histogram
system.membus.snoop_fanout::total                2848                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3988497                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3312250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy            4995995                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy             296000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer6.occupancy            1750718                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer9.occupancy             291500                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer10.occupancy           1730216                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             1.2                       # Layer utilization (%)
system.membus.respLayer13.occupancy            284000                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer14.occupancy           1715727                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
