/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.1.502 */
/* Module Version: 5.7 */
/* D:\Cad\lscc\diamond\3.7_x64\ispfpga\bin\nt64\scuba.exe -w -n Cpll4 -lang verilog -synth synplify -arch ep5c00 -type pll -fin 400 -phase_cntl DYNAMIC -mdiv 1 -ndiv 1 -vdiv 2 -fb_mode CLOCKTREE -duty50 -noclkok -norst -noclkok2 -bw  */
/* Thu Sep 01 10:57:29 2016 */


`timescale 1 ns / 1 ps
module Cpll4 (CLK, FINEDELB0, FINEDELB1, FINEDELB2, FINEDELB3, DPHASE0, 
    DPHASE1, DPHASE2, DPHASE3, CLKOP, CLKOS, LOCK)/* synthesis NGD_DRC_MASK=1 */;
    input wire CLK;
    input wire FINEDELB0;
    input wire FINEDELB1;
    input wire FINEDELB2;
    input wire FINEDELB3;
    input wire DPHASE0;
    input wire DPHASE1;
    input wire DPHASE2;
    input wire DPHASE3;
    output wire CLKOP;
    output wire CLKOS;
    output wire LOCK;

    wire CLKOS_t;
    wire DPHASE3_inv;
    wire CLKOP_t;
    wire scuba_vlo;

    INV INV_0 (.A(DPHASE3), .Z(DPHASE3_inv));

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    defparam PLLInst_0.FEEDBK_PATH = "CLKOP" ;
    defparam PLLInst_0.CLKOK_BYPASS = "DISABLED" ;
    defparam PLLInst_0.CLKOS_BYPASS = "DISABLED" ;
    defparam PLLInst_0.CLKOP_BYPASS = "DISABLED" ;
    defparam PLLInst_0.CLKOK_INPUT = "CLKOP" ;
    defparam PLLInst_0.DELAY_PWD = "DISABLED" ;
    defparam PLLInst_0.DELAY_VAL = 0 ;
    defparam PLLInst_0.CLKOS_TRIM_DELAY = 0 ;
    defparam PLLInst_0.CLKOS_TRIM_POL = "RISING" ;
    defparam PLLInst_0.CLKOP_TRIM_DELAY = 0 ;
    defparam PLLInst_0.CLKOP_TRIM_POL = "RISING" ;
    defparam PLLInst_0.PHASE_DELAY_CNTL = "DYNAMIC" ;
    defparam PLLInst_0.DUTY = 8 ;
    defparam PLLInst_0.PHASEADJ = "0.0" ;
    defparam PLLInst_0.CLKOK_DIV = 2 ;
    defparam PLLInst_0.CLKOP_DIV = 2 ;
    defparam PLLInst_0.CLKFB_DIV = 1 ;
    defparam PLLInst_0.CLKI_DIV = 1 ;
    defparam PLLInst_0.FIN = "400.000000" ;
    EHXPLLF PLLInst_0 (.CLKI(CLK), .CLKFB(CLKOP_t), .RST(scuba_vlo), .RSTK(scuba_vlo), 
        .WRDEL(scuba_vlo), .DRPAI3(DPHASE3), .DRPAI2(DPHASE2), .DRPAI1(DPHASE1), 
        .DRPAI0(DPHASE0), .DFPAI3(DPHASE3_inv), .DFPAI2(DPHASE2), .DFPAI1(DPHASE1), 
        .DFPAI0(DPHASE0), .FDA3(FINEDELB3), .FDA2(FINEDELB2), .FDA1(FINEDELB1), 
        .FDA0(FINEDELB0), .CLKOP(CLKOP_t), .CLKOS(CLKOS_t), .CLKOK(), .CLKOK2(), 
        .LOCK(LOCK), .CLKINTFB())
             /* synthesis FREQUENCY_PIN_CLKOP="400.000000" */
             /* synthesis FREQUENCY_PIN_CLKOS="400.000000" */
             /* synthesis FREQUENCY_PIN_CLKI="400.000000" */;

    assign CLKOS = CLKOS_t;
    assign CLKOP = CLKOP_t;


    // exemplar begin
    // exemplar attribute PLLInst_0 FREQUENCY_PIN_CLKOP 400.000000
    // exemplar attribute PLLInst_0 FREQUENCY_PIN_CLKOS 400.000000
    // exemplar attribute PLLInst_0 FREQUENCY_PIN_CLKI 400.000000
    // exemplar end

endmodule
