

================================================================
== Vivado HLS Report for 'subconv_3x3_8_no_rel'
================================================================
* Date:           Sat Dec 15 03:40:12 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  234337|  234337|  234337|  234337|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  234336|  234336|      4882|          -|          -|    48|    no    |
        | + Loop 1.1              |    4880|    4880|       610|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1          |     608|     608|        76|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1      |      72|      72|        24|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      21|      21|         7|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond6)
	2  / (exitcond6)
4 --> 
	5  / (!exitcond7)
	3  / (exitcond7)
5 --> 
	6  / (!exitcond8)
	14  / (exitcond8)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	7  / true
14 --> 
	15  / true
15 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_16 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:305
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_2, %.loopexit.loopexit ]

ST_2: exitcond5 (8)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:305
.loopexit:1  %exitcond5 = icmp eq i6 %co, -16

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_2 (10)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:305
.loopexit:3  %co_2 = add i6 %co, 1

ST_2: StgValue_21 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:305
.loopexit:4  br i1 %exitcond5, label %2, label %.preheader47.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader47.preheader:0  %tmp = zext i6 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:305
.preheader47.preheader:1  %tmp_cast = zext i6 %co to i9

ST_2: tmp_s (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:305
.preheader47.preheader:2  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co, i3 0)

ST_2: p_shl1_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:305
.preheader47.preheader:3  %p_shl1_cast = zext i9 %tmp_s to i10

ST_2: tmp_36 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:305
.preheader47.preheader:4  %tmp_36 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl2_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader47.preheader:5  %p_shl2_cast = zext i7 %tmp_36 to i10

ST_2: tmp_37 (19)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader47.preheader:6  %tmp_37 = add i10 %p_shl2_cast, %p_shl1_cast

ST_2: tmp_38 (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:305
.preheader47.preheader:7  %tmp_38 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %co, i2 0)

ST_2: p_shl_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader47.preheader:8  %p_shl_cast = zext i8 %tmp_38 to i9

ST_2: tmp_39 (22)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader47.preheader:9  %tmp_39 = sub i9 %p_shl_cast, %tmp_cast

ST_2: tmp_45_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader47.preheader:10  %tmp_45_cast = sext i9 %tmp_39 to i10

ST_2: bias_V_addr (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314
.preheader47.preheader:11  %bias_V_addr = getelementptr [48 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_34 (25)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:306
.preheader47.preheader:12  br label %.preheader47

ST_2: StgValue_35 (161)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:319
:0  ret void


 <State 3>: 4.66ns
ST_3: h (27)  [1/1] 0.00ns
.preheader47:0  %h = phi i4 [ %h_2, %1 ], [ 1, %.preheader47.preheader ]

ST_3: exitcond6 (28)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:306
.preheader47:1  %exitcond6 = icmp eq i4 %h, -7

ST_3: empty_20 (29)  [1/1] 0.00ns
.preheader47:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: StgValue_39 (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:306
.preheader47:3  br i1 %exitcond6, label %.loopexit.loopexit, label %.preheader46.preheader

ST_3: tmp_cast_21 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:315
.preheader46.preheader:0  %tmp_cast_21 = zext i4 %h to i10

ST_3: tmp_40 (33)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:315
.preheader46.preheader:1  %tmp_40 = add i10 %tmp_cast_21, %tmp_37

ST_3: tmp_41 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:315
.preheader46.preheader:2  %tmp_41 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_40, i3 0)

ST_3: p_shl3_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:315
.preheader46.preheader:3  %p_shl3_cast = zext i13 %tmp_41 to i14

ST_3: tmp_42 (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:315
.preheader46.preheader:4  %tmp_42 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_40, i1 false)

ST_3: p_shl4_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:315
.preheader46.preheader:5  %p_shl4_cast = zext i11 %tmp_42 to i14

ST_3: tmp_43 (38)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:315
.preheader46.preheader:6  %tmp_43 = add i14 %p_shl3_cast, %p_shl4_cast

ST_3: StgValue_47 (39)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:307
.preheader46.preheader:7  br label %.preheader46

ST_3: StgValue_48 (159)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.10ns
ST_4: w (41)  [1/1] 0.00ns
.preheader46:0  %w = phi i4 [ %w_2, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: exitcond7 (42)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:307
.preheader46:1  %exitcond7 = icmp eq i4 %w, -7

ST_4: empty_22 (43)  [1/1] 0.00ns
.preheader46:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: StgValue_52 (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:307
.preheader46:3  br i1 %exitcond7, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader

ST_4: StgValue_53 (46)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:309
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: h_2 (156)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:306
:0  %h_2 = add i4 %h, 1

ST_4: StgValue_55 (157)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:306
:1  br label %.preheader47


 <State 5>: 6.85ns
ST_5: p_Val2_s (48)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %p_Val2_s = phi i8 [ %p_Val2_12, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m (49)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %m = phi i2 [ %m_2, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: exitcond8 (50)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:309
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %exitcond8 = icmp eq i2 %m, -1

ST_5: empty_23 (51)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_2 (52)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:309
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %m_2 = add i2 %m, 1

ST_5: StgValue_61 (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:309
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  br i1 %exitcond8, label %_ifconv1, label %.preheader.preheader

ST_5: tmp_24_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:0  %tmp_24_cast = zext i2 %m to i10

ST_5: tmp_45 (56)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:1  %tmp_45 = add i10 %tmp_45_cast, %tmp_24_cast

ST_5: tmp2 (59)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:4  %tmp2 = add i2 -1, %m

ST_5: tmp2_cast (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:5  %tmp2_cast = sext i2 %tmp2 to i4

ST_5: tmp_25 (61)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:6  %tmp_25 = add i4 %h, %tmp2_cast

ST_5: tmp_26_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:7  %tmp_26_cast = zext i4 %tmp_25 to i10

ST_5: tmp_48 (63)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:8  %tmp_48 = add i10 %tmp_37, %tmp_26_cast

ST_5: p_Val2_9 (134)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:314
_ifconv1:1  %p_Val2_9 = load i8* %bias_V_addr, align 1


 <State 6>: 2.34ns
ST_6: tmp_46 (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node tmp_47)
.preheader.preheader:2  %tmp_46 = shl i10 %tmp_45, 2

ST_6: tmp_47 (58)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:311 (out node of the LUT)
.preheader.preheader:3  %tmp_47 = sub i10 %tmp_46, %tmp_45

ST_6: tmp_49 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:9  %tmp_49 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_48, i3 0)

ST_6: p_shl5_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:10  %p_shl5_cast = zext i13 %tmp_49 to i14

ST_6: tmp_50 (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:11  %tmp_50 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_48, i1 false)

ST_6: p_shl6_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:12  %p_shl6_cast = zext i11 %tmp_50 to i14

ST_6: tmp_51 (68)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:311
.preheader.preheader:13  %tmp_51 = add i14 %p_shl6_cast, %p_shl5_cast

ST_6: StgValue_77 (69)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:310
.preheader.preheader:14  br label %.preheader


 <State 7>: 6.87ns
ST_7: p_Val2_12 (71)  [1/1] 0.00ns
.preheader:0  %p_Val2_12 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_7: n (72)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_2, %_ifconv ]

ST_7: exitcond (73)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:310
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_7: empty_24 (74)  [1/1] 0.00ns
.preheader:3  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: n_2 (75)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:310
.preheader:4  %n_2 = add i2 %n, 1

ST_7: StgValue_83 (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:310
.preheader:5  br i1 %exitcond, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit, label %_ifconv

ST_7: tmp_27_cast (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:0  %tmp_27_cast = zext i2 %n to i10

ST_7: tmp_52 (79)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:1  %tmp_52 = add i10 %tmp_27_cast, %tmp_47

ST_7: tmp_58_cast (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:2  %tmp_58_cast = zext i10 %tmp_52 to i64

ST_7: weight_V_addr (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:3  %weight_V_addr = getelementptr [432 x i8]* %weight_V, i64 0, i64 %tmp_58_cast

ST_7: tmp3 (82)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:4  %tmp3 = add i2 %n, -1

ST_7: tmp3_cast (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:5  %tmp3_cast = sext i2 %tmp3 to i4

ST_7: tmp_28 (84)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:6  %tmp_28 = add i4 %tmp3_cast, %w

ST_7: tmp_29_cast (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:7  %tmp_29_cast = zext i4 %tmp_28 to i14

ST_7: tmp_53 (86)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:8  %tmp_53 = add i14 %tmp_29_cast, %tmp_51

ST_7: weight_V_load (89)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: StgValue_94 (131)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i


 <State 8>: 3.25ns
ST_8: tmp_59_cast (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:9  %tmp_59_cast = zext i14 %tmp_53 to i64

ST_8: input_V_addr (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:10  %input_V_addr = getelementptr [4800 x i8]* %input_V, i64 0, i64 %tmp_59_cast

ST_8: weight_V_load (89)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

ST_8: input_V_load (91)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:13  %input_V_load = load i8* %input_V_addr, align 1


 <State 9>: 3.25ns
ST_9: input_V_load (91)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:13  %input_V_load = load i8* %input_V_addr, align 1


 <State 10>: 6.43ns
ST_10: OP1_V (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:12  %OP1_V = sext i8 %weight_V_load to i16

ST_10: OP2_V (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:14  %OP2_V = sext i8 %input_V_load to i16

ST_10: p_Val2_1 (93)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:15  %p_Val2_1 = mul i16 %OP1_V, %OP2_V

ST_10: tmp_55 (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:21  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 5)


 <State 11>: 6.78ns
ST_11: tmp_30 (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:16  %tmp_30 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_12, i6 0)

ST_11: tmp_38_cast (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:17  %tmp_38_cast = sext i14 %tmp_30 to i16

ST_11: p_Val2_13 (96)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:18  %p_Val2_13 = add i16 %tmp_38_cast, %p_Val2_1

ST_11: signbit (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:19  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_13, i32 15)

ST_11: p_Val2_14 (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:20  %p_Val2_14 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_13, i32 6, i32 13)

ST_11: tmp_31 (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:22  %tmp_31 = zext i1 %tmp_55 to i8

ST_11: tmp_56 (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node carry)
_ifconv:23  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_13, i32 13)

ST_11: p_Val2_15 (102)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:24  %p_Val2_15 = add i8 %p_Val2_14, %tmp_31

ST_11: newsignbit (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:25  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_15, i32 7)

ST_11: tmp_32 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node carry)
_ifconv:26  %tmp_32 = xor i1 %newsignbit, true

ST_11: carry (105)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311 (out node of the LUT)
_ifconv:27  %carry = and i1 %tmp_56, %tmp_32

ST_11: tmp_34 (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:29  %tmp_34 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_13, i32 14, i32 15)


 <State 12>: 8.28ns
ST_12: tmp_58 (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:28  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_13, i32 14)

ST_12: Range1_all_ones (108)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:30  %Range1_all_ones = icmp eq i2 %tmp_34, -1

ST_12: Range1_all_zeros (109)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:31  %Range1_all_zeros = icmp eq i2 %tmp_34, 0

ST_12: deleted_zeros (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:32  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_12: tmp_33 (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:33  %tmp_33 = xor i1 %tmp_58, true

ST_12: p_41_i_i (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:34  %p_41_i_i = and i1 %signbit, %tmp_33

ST_12: deleted_ones (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:35  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_12: p_38_i_i (114)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:36  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_12: p_not_i_i (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:37  %p_not_i_i = xor i1 %deleted_zeros, true

ST_12: brmerge_i_i2 (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:38  %brmerge_i_i2 = or i1 %newsignbit, %p_not_i_i

ST_12: tmp_35 (117)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311
_ifconv:39  %tmp_35 = xor i1 %signbit, true

ST_12: overflow (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:40  %overflow = and i1 %brmerge_i_i2, %tmp_35

ST_12: brmerge40_demorgan_i (119)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311 (out node of the LUT)
_ifconv:41  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_12: tmp4_demorgan (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node underflow)
_ifconv:42  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_12: tmp4 (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node underflow)
_ifconv:43  %tmp4 = xor i1 %tmp4_demorgan, true

ST_12: underflow (122)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311 (out node of the LUT)
_ifconv:44  %underflow = and i1 %signbit, %tmp4

ST_12: brmerge_i_i_i (123)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311 (out node of the LUT)
_ifconv:45  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 13>: 4.14ns
ST_13: tmp5 (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node sum_V)
_ifconv:46  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_35

ST_13: underflow_not (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node sum_V)
_ifconv:47  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_13: p_Val2_16_mux (126)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311 (out node of the LUT)
_ifconv:48  %p_Val2_16_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_15

ST_13: p_Val2_s_25 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:311 (grouped into LUT with out node sum_V)
_ifconv:49  %p_Val2_s_25 = select i1 %underflow, i8 -128, i8 %p_Val2_15

ST_13: sum_V (128)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:311 (out node of the LUT)
_ifconv:50  %sum_V = select i1 %underflow_not, i8 %p_Val2_16_mux, i8 %p_Val2_s_25

ST_13: StgValue_138 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:310
_ifconv:51  br label %.preheader


 <State 14>: 4.64ns
ST_14: tmp_20 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314
_ifconv1:0  %tmp_20 = sext i8 %p_Val2_s to i9

ST_14: p_Val2_9 (134)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:314
_ifconv1:1  %p_Val2_9 = load i8* %bias_V_addr, align 1

ST_14: tmp_21 (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314
_ifconv1:2  %tmp_21 = sext i8 %p_Val2_9 to i9

ST_14: p_Val2_10 (136)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:314
_ifconv1:3  %p_Val2_10 = add i9 %tmp_20, %tmp_21

ST_14: isneg (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_10, i32 8)

ST_14: result_V (138)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:314
_ifconv1:5  %result_V = add i8 %p_Val2_s, %p_Val2_9

ST_14: newsignbit_2 (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314
_ifconv1:6  %newsignbit_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 15>: 7.39ns
ST_15: tmp_22 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_22 = xor i1 %newsignbit_2, true

ST_15: underflow_2 (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_2 = and i1 %isneg, %tmp_22

ST_15: brmerge_i_i (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_2

ST_15: isneg_not (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_15: brmerge9 (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_2, %isneg_not

ST_15: result_V_mux (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:314 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_15: p_result_V (146)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:314 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_2, i8 -128, i8 %result_V

ST_15: result_1 (147)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:314 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_15: tmp_23_cast (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:315
_ifconv1:15  %tmp_23_cast = zext i4 %w to i14

ST_15: tmp_44 (149)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:315
_ifconv1:16  %tmp_44 = add i14 %tmp_43, %tmp_23_cast

ST_15: tmp_50_cast (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:315
_ifconv1:17  %tmp_50_cast = zext i14 %tmp_44 to i64

ST_15: output_V_addr (151)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:315
_ifconv1:18  %output_V_addr = getelementptr [4800 x i8]* %output_V, i64 0, i64 %tmp_50_cast

ST_15: StgValue_158 (152)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:315
_ifconv1:19  store i8 %result_1, i8* %output_V_addr, align 1

ST_15: w_2 (153)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:307
_ifconv1:20  %w_2 = add i4 %w, 1

ST_15: StgValue_160 (154)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:307
_ifconv1:21  br label %.preheader46



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_16          (br               ) [ 0111111111111111]
co                   (phi              ) [ 0010000000000000]
exitcond5            (icmp             ) [ 0011111111111111]
empty                (speclooptripcount) [ 0000000000000000]
co_2                 (add              ) [ 0111111111111111]
StgValue_21          (br               ) [ 0000000000000000]
tmp                  (zext             ) [ 0000000000000000]
tmp_cast             (zext             ) [ 0000000000000000]
tmp_s                (bitconcatenate   ) [ 0000000000000000]
p_shl1_cast          (zext             ) [ 0000000000000000]
tmp_36               (bitconcatenate   ) [ 0000000000000000]
p_shl2_cast          (zext             ) [ 0000000000000000]
tmp_37               (add              ) [ 0001111111111111]
tmp_38               (bitconcatenate   ) [ 0000000000000000]
p_shl_cast           (zext             ) [ 0000000000000000]
tmp_39               (sub              ) [ 0000000000000000]
tmp_45_cast          (sext             ) [ 0001111111111111]
bias_V_addr          (getelementptr    ) [ 0001111111111111]
StgValue_34          (br               ) [ 0011111111111111]
StgValue_35          (ret              ) [ 0000000000000000]
h                    (phi              ) [ 0001111111111111]
exitcond6            (icmp             ) [ 0011111111111111]
empty_20             (speclooptripcount) [ 0000000000000000]
StgValue_39          (br               ) [ 0000000000000000]
tmp_cast_21          (zext             ) [ 0000000000000000]
tmp_40               (add              ) [ 0000000000000000]
tmp_41               (bitconcatenate   ) [ 0000000000000000]
p_shl3_cast          (zext             ) [ 0000000000000000]
tmp_42               (bitconcatenate   ) [ 0000000000000000]
p_shl4_cast          (zext             ) [ 0000000000000000]
tmp_43               (add              ) [ 0000111111111111]
StgValue_47          (br               ) [ 0011111111111111]
StgValue_48          (br               ) [ 0111111111111111]
w                    (phi              ) [ 0000111111111111]
exitcond7            (icmp             ) [ 0011111111111111]
empty_22             (speclooptripcount) [ 0000000000000000]
StgValue_52          (br               ) [ 0000000000000000]
StgValue_53          (br               ) [ 0011111111111111]
h_2                  (add              ) [ 0011111111111111]
StgValue_55          (br               ) [ 0011111111111111]
p_Val2_s             (phi              ) [ 0000011111111110]
m                    (phi              ) [ 0000010000000000]
exitcond8            (icmp             ) [ 0011111111111111]
empty_23             (speclooptripcount) [ 0000000000000000]
m_2                  (add              ) [ 0011111111111111]
StgValue_61          (br               ) [ 0000000000000000]
tmp_24_cast          (zext             ) [ 0000000000000000]
tmp_45               (add              ) [ 0000001000000000]
tmp2                 (add              ) [ 0000000000000000]
tmp2_cast            (sext             ) [ 0000000000000000]
tmp_25               (add              ) [ 0000000000000000]
tmp_26_cast          (zext             ) [ 0000000000000000]
tmp_48               (add              ) [ 0000001000000000]
tmp_46               (shl              ) [ 0000000000000000]
tmp_47               (sub              ) [ 0000000111111100]
tmp_49               (bitconcatenate   ) [ 0000000000000000]
p_shl5_cast          (zext             ) [ 0000000000000000]
tmp_50               (bitconcatenate   ) [ 0000000000000000]
p_shl6_cast          (zext             ) [ 0000000000000000]
tmp_51               (add              ) [ 0000000111111100]
StgValue_77          (br               ) [ 0011111111111111]
p_Val2_12            (phi              ) [ 0011110111110011]
n                    (phi              ) [ 0000000100000000]
exitcond             (icmp             ) [ 0011111111111111]
empty_24             (speclooptripcount) [ 0000000000000000]
n_2                  (add              ) [ 0011111111111111]
StgValue_83          (br               ) [ 0000000000000000]
tmp_27_cast          (zext             ) [ 0000000000000000]
tmp_52               (add              ) [ 0000000000000000]
tmp_58_cast          (zext             ) [ 0000000000000000]
weight_V_addr        (getelementptr    ) [ 0000000010000000]
tmp3                 (add              ) [ 0000000000000000]
tmp3_cast            (sext             ) [ 0000000000000000]
tmp_28               (add              ) [ 0000000000000000]
tmp_29_cast          (zext             ) [ 0000000000000000]
tmp_53               (add              ) [ 0000000010000000]
StgValue_94          (br               ) [ 0011111111111111]
tmp_59_cast          (zext             ) [ 0000000000000000]
input_V_addr         (getelementptr    ) [ 0000000001000000]
weight_V_load        (load             ) [ 0000000001100000]
input_V_load         (load             ) [ 0000000000100000]
OP1_V                (sext             ) [ 0000000000000000]
OP2_V                (sext             ) [ 0000000000000000]
p_Val2_1             (mul              ) [ 0000000000010000]
tmp_55               (bitselect        ) [ 0000000000010000]
tmp_30               (bitconcatenate   ) [ 0000000000000000]
tmp_38_cast          (sext             ) [ 0000000000000000]
p_Val2_13            (add              ) [ 0000000000001000]
signbit              (bitselect        ) [ 0000000000001000]
p_Val2_14            (partselect       ) [ 0000000000000000]
tmp_31               (zext             ) [ 0000000000000000]
tmp_56               (bitselect        ) [ 0000000000000000]
p_Val2_15            (add              ) [ 0000000000001100]
newsignbit           (bitselect        ) [ 0000000000001000]
tmp_32               (xor              ) [ 0000000000000000]
carry                (and              ) [ 0000000000001000]
tmp_34               (partselect       ) [ 0000000000001000]
tmp_58               (bitselect        ) [ 0000000000000000]
Range1_all_ones      (icmp             ) [ 0000000000000000]
Range1_all_zeros     (icmp             ) [ 0000000000000000]
deleted_zeros        (select           ) [ 0000000000000000]
tmp_33               (xor              ) [ 0000000000000000]
p_41_i_i             (and              ) [ 0000000000000000]
deleted_ones         (select           ) [ 0000000000000000]
p_38_i_i             (and              ) [ 0000000000000100]
p_not_i_i            (xor              ) [ 0000000000000000]
brmerge_i_i2         (or               ) [ 0000000000000000]
tmp_35               (xor              ) [ 0000000000000100]
overflow             (and              ) [ 0000000000000000]
brmerge40_demorgan_i (and              ) [ 0000000000000100]
tmp4_demorgan        (or               ) [ 0000000000000000]
tmp4                 (xor              ) [ 0000000000000000]
underflow            (and              ) [ 0000000000000100]
brmerge_i_i_i        (or               ) [ 0000000000000100]
tmp5                 (or               ) [ 0000000000000000]
underflow_not        (or               ) [ 0000000000000000]
p_Val2_16_mux        (select           ) [ 0000000000000000]
p_Val2_s_25          (select           ) [ 0000000000000000]
sum_V                (select           ) [ 0011111111111111]
StgValue_138         (br               ) [ 0011111111111111]
tmp_20               (sext             ) [ 0000000000000000]
p_Val2_9             (load             ) [ 0000000000000000]
tmp_21               (sext             ) [ 0000000000000000]
p_Val2_10            (add              ) [ 0000000000000000]
isneg                (bitselect        ) [ 0000000000000001]
result_V             (add              ) [ 0000000000000001]
newsignbit_2         (bitselect        ) [ 0000000000000001]
tmp_22               (xor              ) [ 0000000000000000]
underflow_2          (and              ) [ 0000000000000000]
brmerge_i_i          (xor              ) [ 0000000000000000]
isneg_not            (xor              ) [ 0000000000000000]
brmerge9             (or               ) [ 0000000000000000]
result_V_mux         (select           ) [ 0000000000000000]
p_result_V           (select           ) [ 0000000000000000]
result_1             (select           ) [ 0000000000000000]
tmp_23_cast          (zext             ) [ 0000000000000000]
tmp_44               (add              ) [ 0000000000000000]
tmp_50_cast          (zext             ) [ 0000000000000000]
output_V_addr        (getelementptr    ) [ 0000000000000000]
StgValue_158         (store            ) [ 0000000000000000]
w_2                  (add              ) [ 0011111111111111]
StgValue_160         (br               ) [ 0011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="bias_V_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="6" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="3"/>
<pin id="93" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="94" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_9/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="weight_V_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="10" slack="0"/>
<pin id="99" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/7 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="105" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/7 "/>
</bind>
</comp>

<comp id="107" class="1004" name="input_V_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="14" slack="0"/>
<pin id="111" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="13" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="117" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/8 "/>
</bind>
</comp>

<comp id="119" class="1004" name="output_V_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="14" slack="0"/>
<pin id="123" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/15 "/>
</bind>
</comp>

<comp id="126" class="1004" name="StgValue_158_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_158/15 "/>
</bind>
</comp>

<comp id="131" class="1005" name="co_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="1"/>
<pin id="133" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="co_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="6" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="h_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="1"/>
<pin id="144" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="h_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="w_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="1"/>
<pin id="156" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="w_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="166" class="1005" name="p_Val2_s_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="1"/>
<pin id="168" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_Val2_s_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="178" class="1005" name="m_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="1"/>
<pin id="180" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="m_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="189" class="1005" name="p_Val2_12_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="1"/>
<pin id="191" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_12 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_Val2_12_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="2"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="8" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_12/7 "/>
</bind>
</comp>

<comp id="201" class="1005" name="n_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="1"/>
<pin id="203" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="n_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="2" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="exitcond5_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="0" index="1" bw="5" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="co_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_2/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_s_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="0"/>
<pin id="235" dir="0" index="1" bw="6" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_shl1_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_36_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="0" index="1" bw="6" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_shl2_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_37_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="0" index="1" bw="9" slack="0"/>
<pin id="260" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_38_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="6" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_shl_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_39_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="6" slack="0"/>
<pin id="278" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_45_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="0"/>
<pin id="283" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_45_cast/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="exitcond6_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_cast_21_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_21/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_40_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="10" slack="1"/>
<pin id="298" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_41_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="13" slack="0"/>
<pin id="302" dir="0" index="1" bw="10" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_shl3_cast_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="13" slack="0"/>
<pin id="310" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_42_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="0"/>
<pin id="314" dir="0" index="1" bw="10" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_shl4_cast_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_43_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="13" slack="0"/>
<pin id="326" dir="0" index="1" bw="11" slack="0"/>
<pin id="327" dir="1" index="2" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="exitcond7_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="h_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_2/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="exitcond8_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="m_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_24_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="0"/>
<pin id="356" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_45_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="3"/>
<pin id="360" dir="0" index="1" bw="2" slack="0"/>
<pin id="361" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="2" slack="0"/>
<pin id="366" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp2_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_25_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="2"/>
<pin id="375" dir="0" index="1" bw="2" slack="0"/>
<pin id="376" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_26_cast_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_48_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="3"/>
<pin id="385" dir="0" index="1" bw="4" slack="0"/>
<pin id="386" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_46_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="1"/>
<pin id="390" dir="0" index="1" bw="3" slack="0"/>
<pin id="391" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_46/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_47_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="10" slack="0"/>
<pin id="395" dir="0" index="1" bw="10" slack="1"/>
<pin id="396" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_47/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_49_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="13" slack="0"/>
<pin id="400" dir="0" index="1" bw="10" slack="1"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_shl5_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="13" slack="0"/>
<pin id="407" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_50_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="11" slack="0"/>
<pin id="411" dir="0" index="1" bw="10" slack="1"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_50/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_shl6_cast_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="11" slack="0"/>
<pin id="418" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_51_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="0"/>
<pin id="422" dir="0" index="1" bw="13" slack="0"/>
<pin id="423" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="exitcond_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="n_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_2/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_27_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="0"/>
<pin id="440" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_52_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="0"/>
<pin id="444" dir="0" index="1" bw="10" slack="1"/>
<pin id="445" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_52/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_58_cast_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="0"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_58_cast/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp3_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp3_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_28_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="0" index="1" bw="4" slack="3"/>
<pin id="465" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_29_cast_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_53_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="0" index="1" bw="14" slack="1"/>
<pin id="475" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_53/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_59_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="14" slack="1"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_59_cast/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="OP1_V_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="2"/>
<pin id="483" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/10 "/>
</bind>
</comp>

<comp id="484" class="1004" name="OP2_V_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="1"/>
<pin id="486" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/10 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_Val2_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="0"/>
<pin id="490" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/10 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_55_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="16" slack="0"/>
<pin id="496" dir="0" index="2" bw="4" slack="0"/>
<pin id="497" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/10 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_30_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="14" slack="0"/>
<pin id="503" dir="0" index="1" bw="8" slack="4"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/11 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_38_cast_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="14" slack="0"/>
<pin id="511" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_38_cast/11 "/>
</bind>
</comp>

<comp id="513" class="1004" name="p_Val2_13_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="14" slack="0"/>
<pin id="515" dir="0" index="1" bw="16" slack="1"/>
<pin id="516" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_13/11 "/>
</bind>
</comp>

<comp id="518" class="1004" name="signbit_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="16" slack="0"/>
<pin id="521" dir="0" index="2" bw="5" slack="0"/>
<pin id="522" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/11 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_Val2_14_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="16" slack="0"/>
<pin id="529" dir="0" index="2" bw="4" slack="0"/>
<pin id="530" dir="0" index="3" bw="5" slack="0"/>
<pin id="531" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_14/11 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_31_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/11 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_56_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="16" slack="0"/>
<pin id="542" dir="0" index="2" bw="5" slack="0"/>
<pin id="543" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/11 "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_Val2_15_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_15/11 "/>
</bind>
</comp>

<comp id="553" class="1004" name="newsignbit_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="0"/>
<pin id="556" dir="0" index="2" bw="4" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/11 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_32_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_32/11 "/>
</bind>
</comp>

<comp id="567" class="1004" name="carry_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/11 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_34_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="2" slack="0"/>
<pin id="575" dir="0" index="1" bw="16" slack="0"/>
<pin id="576" dir="0" index="2" bw="5" slack="0"/>
<pin id="577" dir="0" index="3" bw="5" slack="0"/>
<pin id="578" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/11 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_58_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="16" slack="1"/>
<pin id="586" dir="0" index="2" bw="5" slack="0"/>
<pin id="587" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_58/12 "/>
</bind>
</comp>

<comp id="590" class="1004" name="Range1_all_ones_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="1"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/12 "/>
</bind>
</comp>

<comp id="595" class="1004" name="Range1_all_zeros_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="1"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/12 "/>
</bind>
</comp>

<comp id="600" class="1004" name="deleted_zeros_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="1"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/12 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_33_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_33/12 "/>
</bind>
</comp>

<comp id="613" class="1004" name="p_41_i_i_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="1"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/12 "/>
</bind>
</comp>

<comp id="618" class="1004" name="deleted_ones_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="1"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="0" index="2" bw="1" slack="0"/>
<pin id="622" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/12 "/>
</bind>
</comp>

<comp id="625" class="1004" name="p_38_i_i_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/12 "/>
</bind>
</comp>

<comp id="630" class="1004" name="p_not_i_i_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/12 "/>
</bind>
</comp>

<comp id="636" class="1004" name="brmerge_i_i2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i2/12 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_35_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_35/12 "/>
</bind>
</comp>

<comp id="646" class="1004" name="overflow_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/12 "/>
</bind>
</comp>

<comp id="652" class="1004" name="brmerge40_demorgan_i_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/12 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp4_demorgan_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/12 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp4_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/12 "/>
</bind>
</comp>

<comp id="669" class="1004" name="underflow_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/12 "/>
</bind>
</comp>

<comp id="674" class="1004" name="brmerge_i_i_i_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/12 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp5_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="0" index="1" bw="1" slack="1"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/13 "/>
</bind>
</comp>

<comp id="684" class="1004" name="underflow_not_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="1"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/13 "/>
</bind>
</comp>

<comp id="689" class="1004" name="p_Val2_16_mux_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="0" index="1" bw="8" slack="0"/>
<pin id="692" dir="0" index="2" bw="8" slack="2"/>
<pin id="693" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_16_mux/13 "/>
</bind>
</comp>

<comp id="695" class="1004" name="p_Val2_s_25_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="0" index="1" bw="8" slack="0"/>
<pin id="698" dir="0" index="2" bw="8" slack="2"/>
<pin id="699" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_25/13 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sum_V_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="8" slack="0"/>
<pin id="704" dir="0" index="2" bw="8" slack="0"/>
<pin id="705" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/13 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_20_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="1"/>
<pin id="711" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20/14 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_21_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="0"/>
<pin id="715" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21/14 "/>
</bind>
</comp>

<comp id="717" class="1004" name="p_Val2_10_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="0"/>
<pin id="719" dir="0" index="1" bw="8" slack="0"/>
<pin id="720" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_10/14 "/>
</bind>
</comp>

<comp id="723" class="1004" name="isneg_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="9" slack="0"/>
<pin id="726" dir="0" index="2" bw="5" slack="0"/>
<pin id="727" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/14 "/>
</bind>
</comp>

<comp id="731" class="1004" name="result_V_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="1"/>
<pin id="733" dir="0" index="1" bw="8" slack="0"/>
<pin id="734" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/14 "/>
</bind>
</comp>

<comp id="737" class="1004" name="newsignbit_2_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="8" slack="0"/>
<pin id="740" dir="0" index="2" bw="4" slack="0"/>
<pin id="741" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_2/14 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_22_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="1"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_22/15 "/>
</bind>
</comp>

<comp id="750" class="1004" name="underflow_2_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="1"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/15 "/>
</bind>
</comp>

<comp id="755" class="1004" name="brmerge_i_i_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="1"/>
<pin id="757" dir="0" index="1" bw="1" slack="1"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/15 "/>
</bind>
</comp>

<comp id="759" class="1004" name="isneg_not_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="1"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/15 "/>
</bind>
</comp>

<comp id="764" class="1004" name="brmerge9_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="1"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/15 "/>
</bind>
</comp>

<comp id="769" class="1004" name="result_V_mux_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="8" slack="0"/>
<pin id="772" dir="0" index="2" bw="8" slack="1"/>
<pin id="773" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/15 "/>
</bind>
</comp>

<comp id="776" class="1004" name="p_result_V_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="8" slack="0"/>
<pin id="779" dir="0" index="2" bw="8" slack="1"/>
<pin id="780" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/15 "/>
</bind>
</comp>

<comp id="783" class="1004" name="result_1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="8" slack="0"/>
<pin id="786" dir="0" index="2" bw="8" slack="0"/>
<pin id="787" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/15 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_23_cast_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="4" slack="3"/>
<pin id="794" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/15 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_44_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="14" slack="4"/>
<pin id="798" dir="0" index="1" bw="4" slack="0"/>
<pin id="799" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44/15 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_50_cast_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="14" slack="0"/>
<pin id="803" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_cast/15 "/>
</bind>
</comp>

<comp id="806" class="1004" name="w_2_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="4" slack="3"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_2/15 "/>
</bind>
</comp>

<comp id="815" class="1005" name="co_2_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="6" slack="0"/>
<pin id="817" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="co_2 "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_37_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="10" slack="1"/>
<pin id="822" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="826" class="1005" name="tmp_45_cast_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="10" slack="3"/>
<pin id="828" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_45_cast "/>
</bind>
</comp>

<comp id="831" class="1005" name="bias_V_addr_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="6" slack="3"/>
<pin id="833" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="839" class="1005" name="tmp_43_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="14" slack="4"/>
<pin id="841" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="847" class="1005" name="h_2_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="4" slack="1"/>
<pin id="849" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_2 "/>
</bind>
</comp>

<comp id="855" class="1005" name="m_2_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="2" slack="0"/>
<pin id="857" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="860" class="1005" name="tmp_45_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="10" slack="1"/>
<pin id="862" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="866" class="1005" name="tmp_48_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="10" slack="1"/>
<pin id="868" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="872" class="1005" name="tmp_47_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="10" slack="1"/>
<pin id="874" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="877" class="1005" name="tmp_51_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="14" slack="1"/>
<pin id="879" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="885" class="1005" name="n_2_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="2" slack="0"/>
<pin id="887" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_2 "/>
</bind>
</comp>

<comp id="890" class="1005" name="weight_V_addr_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="9" slack="1"/>
<pin id="892" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="895" class="1005" name="tmp_53_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="14" slack="1"/>
<pin id="897" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="900" class="1005" name="input_V_addr_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="13" slack="1"/>
<pin id="902" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="905" class="1005" name="weight_V_load_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="2"/>
<pin id="907" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="910" class="1005" name="input_V_load_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="1"/>
<pin id="912" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_V_load "/>
</bind>
</comp>

<comp id="915" class="1005" name="p_Val2_1_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="16" slack="1"/>
<pin id="917" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="920" class="1005" name="tmp_55_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="1"/>
<pin id="922" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="925" class="1005" name="p_Val2_13_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="16" slack="1"/>
<pin id="927" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="930" class="1005" name="signbit_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="1"/>
<pin id="932" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="937" class="1005" name="p_Val2_15_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="2"/>
<pin id="939" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_15 "/>
</bind>
</comp>

<comp id="943" class="1005" name="newsignbit_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="1"/>
<pin id="945" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="949" class="1005" name="carry_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="1"/>
<pin id="951" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="956" class="1005" name="tmp_34_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="2" slack="1"/>
<pin id="958" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="962" class="1005" name="p_38_i_i_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="1"/>
<pin id="964" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="967" class="1005" name="tmp_35_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="1"/>
<pin id="969" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="972" class="1005" name="brmerge40_demorgan_i_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="1"/>
<pin id="974" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="977" class="1005" name="underflow_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="1"/>
<pin id="979" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="982" class="1005" name="brmerge_i_i_i_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="1"/>
<pin id="984" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="987" class="1005" name="sum_V_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="8" slack="1"/>
<pin id="989" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="992" class="1005" name="isneg_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="1"/>
<pin id="994" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="999" class="1005" name="result_V_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="1"/>
<pin id="1001" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1005" class="1005" name="newsignbit_2_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="1"/>
<pin id="1007" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_2 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="w_2_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="4" slack="1"/>
<pin id="1014" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="192"><net_src comp="189" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="199"><net_src comp="166" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="135" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="135" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="135" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="232"><net_src comp="135" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="135" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="135" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="241" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="135" pin="4"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="229" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="146" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="34" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="146" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="38" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="20" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="40" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="295" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="24" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="308" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="320" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="158" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="34" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="142" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="32" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="182" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="182" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="48" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="182" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="44" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="182" pin="4"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="142" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="388" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="38" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="20" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="408"><net_src comp="398" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="40" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="24" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="419"><net_src comp="409" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="405" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="205" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="44" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="205" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="48" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="205" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="456"><net_src comp="205" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="44" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="154" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="477" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="491"><net_src comp="481" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="52" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="487" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="54" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="506"><net_src comp="56" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="189" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="8" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="501" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="52" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="513" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="58" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="532"><net_src comp="60" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="513" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="62" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="64" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="544"><net_src comp="52" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="513" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="64" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="526" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="536" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="66" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="547" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="68" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="553" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="70" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="539" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="561" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="579"><net_src comp="72" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="513" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="74" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="582"><net_src comp="58" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="588"><net_src comp="52" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="74" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="44" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="28" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="590" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="595" pin="2"/><net_sink comp="600" pin=2"/></net>

<net id="611"><net_src comp="583" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="70" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="607" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="613" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="624"><net_src comp="590" pin="2"/><net_sink comp="618" pin=2"/></net>

<net id="629"><net_src comp="590" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="600" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="70" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="70" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="650"><net_src comp="636" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="641" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="618" pin="3"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="625" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="652" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="70" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="663" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="669" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="646" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="688"><net_src comp="680" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="694"><net_src comp="76" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="700"><net_src comp="78" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="706"><net_src comp="684" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="689" pin="3"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="695" pin="3"/><net_sink comp="701" pin=2"/></net>

<net id="712"><net_src comp="166" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="91" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="709" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="713" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="728"><net_src comp="80" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="717" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="82" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="735"><net_src comp="166" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="91" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="742"><net_src comp="66" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="731" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="68" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="749"><net_src comp="70" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="745" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="763"><net_src comp="70" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="768"><net_src comp="759" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="755" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="76" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="781"><net_src comp="750" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="78" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="788"><net_src comp="764" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="769" pin="3"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="776" pin="3"/><net_sink comp="783" pin=2"/></net>

<net id="791"><net_src comp="783" pin="3"/><net_sink comp="126" pin=1"/></net>

<net id="795"><net_src comp="154" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="800"><net_src comp="792" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="804"><net_src comp="796" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="810"><net_src comp="154" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="32" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="818"><net_src comp="218" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="823"><net_src comp="257" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="829"><net_src comp="281" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="834"><net_src comp="84" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="842"><net_src comp="324" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="850"><net_src comp="336" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="858"><net_src comp="348" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="863"><net_src comp="358" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="869"><net_src comp="383" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="875"><net_src comp="393" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="880"><net_src comp="420" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="888"><net_src comp="432" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="893"><net_src comp="95" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="898"><net_src comp="472" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="903"><net_src comp="107" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="908"><net_src comp="102" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="913"><net_src comp="114" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="918"><net_src comp="487" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="923"><net_src comp="493" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="928"><net_src comp="513" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="933"><net_src comp="518" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="936"><net_src comp="930" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="940"><net_src comp="547" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="695" pin=2"/></net>

<net id="946"><net_src comp="553" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="952"><net_src comp="567" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="955"><net_src comp="949" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="959"><net_src comp="573" pin="4"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="965"><net_src comp="625" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="970"><net_src comp="641" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="975"><net_src comp="652" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="980"><net_src comp="669" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="985"><net_src comp="674" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="990"><net_src comp="701" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="995"><net_src comp="723" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="997"><net_src comp="992" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="998"><net_src comp="992" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1002"><net_src comp="731" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="1004"><net_src comp="999" pin="1"/><net_sink comp="776" pin=2"/></net>

<net id="1008"><net_src comp="737" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1011"><net_src comp="1005" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1015"><net_src comp="806" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="158" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {15 }
 - Input state : 
	Port: subconv_3x3_8_no_rel : input_V | {8 9 }
	Port: subconv_3x3_8_no_rel : weight_V | {7 8 }
	Port: subconv_3x3_8_no_rel : bias_V | {5 14 }
  - Chain level:
	State 1
	State 2
		exitcond5 : 1
		co_2 : 1
		StgValue_21 : 2
		tmp : 1
		tmp_cast : 1
		tmp_s : 1
		p_shl1_cast : 2
		tmp_36 : 1
		p_shl2_cast : 2
		tmp_37 : 3
		tmp_38 : 1
		p_shl_cast : 2
		tmp_39 : 3
		tmp_45_cast : 4
		bias_V_addr : 2
	State 3
		exitcond6 : 1
		StgValue_39 : 2
		tmp_cast_21 : 1
		tmp_40 : 2
		tmp_41 : 3
		p_shl3_cast : 4
		tmp_42 : 3
		p_shl4_cast : 4
		tmp_43 : 5
	State 4
		exitcond7 : 1
		StgValue_52 : 2
	State 5
		exitcond8 : 1
		m_2 : 1
		StgValue_61 : 2
		tmp_24_cast : 1
		tmp_45 : 2
		tmp2 : 1
		tmp2_cast : 2
		tmp_25 : 3
		tmp_26_cast : 4
		tmp_48 : 5
	State 6
		p_shl5_cast : 1
		p_shl6_cast : 1
		tmp_51 : 2
	State 7
		exitcond : 1
		n_2 : 1
		StgValue_83 : 2
		tmp_27_cast : 1
		tmp_52 : 2
		tmp_58_cast : 3
		weight_V_addr : 4
		tmp3 : 1
		tmp3_cast : 2
		tmp_28 : 3
		tmp_29_cast : 4
		tmp_53 : 5
		weight_V_load : 5
	State 8
		input_V_addr : 1
		input_V_load : 2
	State 9
	State 10
		p_Val2_1 : 1
		tmp_55 : 2
	State 11
		tmp_38_cast : 1
		p_Val2_13 : 2
		signbit : 3
		p_Val2_14 : 3
		tmp_56 : 3
		p_Val2_15 : 4
		newsignbit : 5
		tmp_32 : 6
		carry : 6
		tmp_34 : 3
	State 12
		deleted_zeros : 1
		tmp_33 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i2 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp4_demorgan : 2
		tmp4 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 13
	State 14
		tmp_21 : 1
		p_Val2_10 : 2
		isneg : 3
		result_V : 1
		newsignbit_2 : 2
	State 15
		result_1 : 1
		tmp_44 : 1
		tmp_50_cast : 2
		output_V_addr : 3
		StgValue_158 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         co_2_fu_218         |    0    |    23   |    11   |
|          |        tmp_37_fu_257        |    0    |    32   |    14   |
|          |        tmp_40_fu_295        |    0    |    35   |    15   |
|          |        tmp_43_fu_324        |    0    |    44   |    18   |
|          |          h_2_fu_336         |    0    |    17   |    9    |
|          |          m_2_fu_348         |    0    |    11   |    8    |
|          |        tmp_45_fu_358        |    0    |    32   |    14   |
|          |         tmp2_fu_363         |    0    |    11   |    8    |
|          |        tmp_25_fu_373        |    0    |    17   |    9    |
|          |        tmp_48_fu_383        |    0    |    35   |    15   |
|    add   |        tmp_51_fu_420        |    0    |    44   |    18   |
|          |          n_2_fu_432         |    0    |    11   |    8    |
|          |        tmp_52_fu_442        |    0    |    35   |    15   |
|          |         tmp3_fu_452         |    0    |    11   |    8    |
|          |        tmp_28_fu_462        |    0    |    17   |    9    |
|          |        tmp_53_fu_472        |    0    |    47   |    19   |
|          |       p_Val2_13_fu_513      |    0    |    53   |    21   |
|          |       p_Val2_15_fu_547      |    0    |    29   |    13   |
|          |       p_Val2_10_fu_717      |    0    |    29   |    13   |
|          |       result_V_fu_731       |    0    |    29   |    13   |
|          |        tmp_44_fu_796        |    0    |    47   |    19   |
|          |          w_2_fu_806         |    0    |    17   |    9    |
|----------|-----------------------------|---------|---------|---------|
|    sub   |        tmp_39_fu_275        |    0    |    29   |    13   |
|          |        tmp_47_fu_393        |    0    |    35   |    15   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       p_Val2_1_fu_487       |    0    |    0    |    62   |
|----------|-----------------------------|---------|---------|---------|
|          |     deleted_zeros_fu_600    |    0    |    0    |    2    |
|          |     deleted_ones_fu_618     |    0    |    0    |    2    |
|          |     p_Val2_16_mux_fu_689    |    0    |    0    |    8    |
|  select  |      p_Val2_s_25_fu_695     |    0    |    0    |    8    |
|          |         sum_V_fu_701        |    0    |    0    |    8    |
|          |     result_V_mux_fu_769     |    0    |    0    |    8    |
|          |      p_result_V_fu_776      |    0    |    0    |    8    |
|          |       result_1_fu_783       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_32_fu_561        |    0    |    0    |    2    |
|          |        tmp_33_fu_607        |    0    |    0    |    2    |
|          |       p_not_i_i_fu_630      |    0    |    0    |    2    |
|    xor   |        tmp_35_fu_641        |    0    |    0    |    2    |
|          |         tmp4_fu_663         |    0    |    0    |    2    |
|          |        tmp_22_fu_745        |    0    |    0    |    2    |
|          |      brmerge_i_i_fu_755     |    0    |    0    |    2    |
|          |       isneg_not_fu_759      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_567        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_613       |    0    |    0    |    2    |
|          |       p_38_i_i_fu_625       |    0    |    0    |    2    |
|    and   |       overflow_fu_646       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_652 |    0    |    0    |    2    |
|          |       underflow_fu_669      |    0    |    0    |    2    |
|          |      underflow_2_fu_750     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |     brmerge_i_i2_fu_636     |    0    |    0    |    2    |
|          |     tmp4_demorgan_fu_657    |    0    |    0    |    2    |
|    or    |     brmerge_i_i_i_fu_674    |    0    |    0    |    2    |
|          |         tmp5_fu_680         |    0    |    0    |    2    |
|          |     underflow_not_fu_684    |    0    |    0    |    2    |
|          |       brmerge9_fu_764       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond5_fu_212      |    0    |    0    |    3    |
|          |       exitcond6_fu_285      |    0    |    0    |    2    |
|          |       exitcond7_fu_330      |    0    |    0    |    2    |
|   icmp   |       exitcond8_fu_342      |    0    |    0    |    1    |
|          |       exitcond_fu_426       |    0    |    0    |    1    |
|          |    Range1_all_ones_fu_590   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_595   |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_224         |    0    |    0    |    0    |
|          |       tmp_cast_fu_229       |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_241     |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_253     |    0    |    0    |    0    |
|          |      p_shl_cast_fu_271      |    0    |    0    |    0    |
|          |      tmp_cast_21_fu_291     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_308     |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_320     |    0    |    0    |    0    |
|          |      tmp_24_cast_fu_354     |    0    |    0    |    0    |
|   zext   |      tmp_26_cast_fu_379     |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_405     |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_416     |    0    |    0    |    0    |
|          |      tmp_27_cast_fu_438     |    0    |    0    |    0    |
|          |      tmp_58_cast_fu_447     |    0    |    0    |    0    |
|          |      tmp_29_cast_fu_468     |    0    |    0    |    0    |
|          |      tmp_59_cast_fu_477     |    0    |    0    |    0    |
|          |        tmp_31_fu_536        |    0    |    0    |    0    |
|          |      tmp_23_cast_fu_792     |    0    |    0    |    0    |
|          |      tmp_50_cast_fu_801     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_233        |    0    |    0    |    0    |
|          |        tmp_36_fu_245        |    0    |    0    |    0    |
|          |        tmp_38_fu_263        |    0    |    0    |    0    |
|bitconcatenate|        tmp_41_fu_300        |    0    |    0    |    0    |
|          |        tmp_42_fu_312        |    0    |    0    |    0    |
|          |        tmp_49_fu_398        |    0    |    0    |    0    |
|          |        tmp_50_fu_409        |    0    |    0    |    0    |
|          |        tmp_30_fu_501        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_45_cast_fu_281     |    0    |    0    |    0    |
|          |       tmp2_cast_fu_369      |    0    |    0    |    0    |
|          |       tmp3_cast_fu_458      |    0    |    0    |    0    |
|   sext   |         OP1_V_fu_481        |    0    |    0    |    0    |
|          |         OP2_V_fu_484        |    0    |    0    |    0    |
|          |      tmp_38_cast_fu_509     |    0    |    0    |    0    |
|          |        tmp_20_fu_709        |    0    |    0    |    0    |
|          |        tmp_21_fu_713        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |        tmp_46_fu_388        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_55_fu_493        |    0    |    0    |    0    |
|          |        signbit_fu_518       |    0    |    0    |    0    |
|          |        tmp_56_fu_539        |    0    |    0    |    0    |
| bitselect|      newsignbit_fu_553      |    0    |    0    |    0    |
|          |        tmp_58_fu_583        |    0    |    0    |    0    |
|          |         isneg_fu_723        |    0    |    0    |    0    |
|          |     newsignbit_2_fu_737     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       p_Val2_14_fu_526      |    0    |    0    |    0    |
|          |        tmp_34_fu_573        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   690   |   481   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     bias_V_addr_reg_831    |    6   |
|brmerge40_demorgan_i_reg_972|    1   |
|    brmerge_i_i_i_reg_982   |    1   |
|        carry_reg_949       |    1   |
|        co_2_reg_815        |    6   |
|         co_reg_131         |    6   |
|         h_2_reg_847        |    4   |
|          h_reg_142         |    4   |
|    input_V_addr_reg_900    |   13   |
|    input_V_load_reg_910    |    8   |
|        isneg_reg_992       |    1   |
|         m_2_reg_855        |    2   |
|          m_reg_178         |    2   |
|         n_2_reg_885        |    2   |
|          n_reg_201         |    2   |
|    newsignbit_2_reg_1005   |    1   |
|     newsignbit_reg_943     |    1   |
|      p_38_i_i_reg_962      |    1   |
|      p_Val2_12_reg_189     |    8   |
|      p_Val2_13_reg_925     |   16   |
|      p_Val2_15_reg_937     |    8   |
|      p_Val2_1_reg_915      |   16   |
|      p_Val2_s_reg_166      |    8   |
|      result_V_reg_999      |    8   |
|       signbit_reg_930      |    1   |
|        sum_V_reg_987       |    8   |
|       tmp_34_reg_956       |    2   |
|       tmp_35_reg_967       |    1   |
|       tmp_37_reg_820       |   10   |
|       tmp_43_reg_839       |   14   |
|     tmp_45_cast_reg_826    |   10   |
|       tmp_45_reg_860       |   10   |
|       tmp_47_reg_872       |   10   |
|       tmp_48_reg_866       |   10   |
|       tmp_51_reg_877       |   14   |
|       tmp_53_reg_895       |   14   |
|       tmp_55_reg_920       |    1   |
|      underflow_reg_977     |    1   |
|        w_2_reg_1012        |    4   |
|          w_reg_154         |    4   |
|    weight_V_addr_reg_890   |    9   |
|    weight_V_load_reg_905   |    8   |
+----------------------------+--------+
|            Total           |   257  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_114 |  p0  |   2  |  13  |   26   ||    9    |
|     h_reg_142     |  p0  |   2  |   4  |    8   ||    9    |
|     w_reg_154     |  p0  |   2  |   4  |    8   ||    9    |
|  p_Val2_s_reg_166 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   690  |   481  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   257  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   947  |   526  |
+-----------+--------+--------+--------+--------+
