// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FFT_DIT_RN_FFT_pipeline_DIT (
        in_r_dout,
        in_r_empty_n,
        in_r_read,
        mid_din,
        mid_full_n,
        mid_write,
        revIdxTab_address0,
        revIdxTab_ce0,
        revIdxTab_d0,
        revIdxTab_q0,
        revIdxTab_we0,
        revIdxTab_address1,
        revIdxTab_ce1,
        revIdxTab_d1,
        revIdxTab_q1,
        revIdxTab_we1,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [255:0] in_r_dout;
input   in_r_empty_n;
output   in_r_read;
output  [255:0] mid_din;
input   mid_full_n;
output   mid_write;
output  [6:0] revIdxTab_address0;
output   revIdxTab_ce0;
output  [6:0] revIdxTab_d0;
input  [6:0] revIdxTab_q0;
output   revIdxTab_we0;
output  [6:0] revIdxTab_address1;
output   revIdxTab_ce1;
output  [6:0] revIdxTab_d1;
input  [6:0] revIdxTab_q1;
output   revIdxTab_we1;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_start;
wire    FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_done;
wire    FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_continue;
wire    FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_idle;
wire    FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_ready;
wire   [6:0] FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_revIdxTab_address0;
wire    FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_revIdxTab_ce0;
wire    FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_revIdxTab_we0;
wire   [6:0] FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_revIdxTab_d0;
wire    ap_sync_continue;
wire    FFT_DIT_spatial_unroll_CY_stream_vector_U0_in_r_read;
wire   [255:0] FFT_DIT_spatial_unroll_CY_stream_vector_U0_mid_din;
wire    FFT_DIT_spatial_unroll_CY_stream_vector_U0_mid_write;
wire    FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_start;
wire    FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_done;
wire    FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_ready;
wire    FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_idle;
wire    FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_continue;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_ready;
wire    ap_sync_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_ready;
reg    ap_sync_reg_FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_ready;
wire    ap_sync_FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_ready = 1'b0;
end

FFT_DIT_RN_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_start),
    .ap_done(FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_done),
    .ap_continue(FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_continue),
    .ap_idle(FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_idle),
    .ap_ready(FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_ready),
    .revIdxTab_address0(FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_revIdxTab_address0),
    .revIdxTab_ce0(FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_revIdxTab_ce0),
    .revIdxTab_we0(FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_revIdxTab_we0),
    .revIdxTab_d0(FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_revIdxTab_d0)
);

FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector FFT_DIT_spatial_unroll_CY_stream_vector_U0(
    .in_r_dout(in_r_dout),
    .in_r_empty_n(in_r_empty_n),
    .in_r_read(FFT_DIT_spatial_unroll_CY_stream_vector_U0_in_r_read),
    .mid_din(FFT_DIT_spatial_unroll_CY_stream_vector_U0_mid_din),
    .mid_full_n(mid_full_n),
    .mid_write(FFT_DIT_spatial_unroll_CY_stream_vector_U0_mid_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_start),
    .ap_done(FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_done),
    .ap_ready(FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_ready),
    .ap_idle(FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_idle),
    .ap_continue(FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_ready <= ap_sync_FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_ready <= ap_sync_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_ready;
        end
    end
end

assign FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_continue = ap_sync_continue;

assign FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_start = ((ap_sync_reg_FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_ready ^ 1'b1) & ap_start);

assign FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_continue = ap_sync_continue;

assign FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_start = ((ap_sync_reg_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign ap_done = ap_sync_done;

assign ap_idle = (FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_idle & FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_ready = (ap_sync_reg_FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_ready | FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_ready);

assign ap_sync_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_ready = (ap_sync_reg_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_ready | FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_ready);

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_done = (FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_done & FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_done);

assign ap_sync_ready = (ap_sync_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_ready & ap_sync_FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_ready);

assign in_r_read = FFT_DIT_spatial_unroll_CY_stream_vector_U0_in_r_read;

assign mid_din = FFT_DIT_spatial_unroll_CY_stream_vector_U0_mid_din;

assign mid_write = FFT_DIT_spatial_unroll_CY_stream_vector_U0_mid_write;

assign revIdxTab_address0 = FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_revIdxTab_address0;

assign revIdxTab_address1 = 7'd0;

assign revIdxTab_ce0 = FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_revIdxTab_ce0;

assign revIdxTab_ce1 = 1'b0;

assign revIdxTab_d0 = FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_revIdxTab_d0;

assign revIdxTab_d1 = 7'd0;

assign revIdxTab_we0 = FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_revIdxTab_we0;

assign revIdxTab_we1 = 1'b0;

endmodule //FFT_DIT_RN_FFT_pipeline_DIT
