{"vcs1":{"timestamp_begin":1747825802.429251317, "rt":9.02, "ut":9.16, "st":0.58}}
{"vcselab":{"timestamp_begin":1747825811.522784551, "rt":0.37, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747825811.948654082, "rt":0.38, "ut":0.20, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747825801.803513080}
{"VCS_COMP_START_TIME": 1747825801.803513080}
{"VCS_COMP_END_TIME": 1747825812.476517400}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486856}}
{"vcselab": {"peak_mem": 183892}}
