entity reg_8biti_dep_dr is
    Port ( iClk : in  STD_LOGIC;
           iISDD : in  STD_LOGIC;-- intrare serie 
           oQDD : out  STD_LOGIC);-- iesire serie
end reg_8biti_dep_dr;

architecture Behavioral of reg_8biti_dep_dr is
	signal saD, saQ : STD_LOGIC_VECTOR(7 downto 0);

begin
	saD <= iISDD&saQ(7 downto 1);
	saQ <= saD when rising_edge(iClk);
	oQDD <= saQ(0);

end Behavioral;
