TimeQuest Timing Analyzer report for DE0_NANO
Wed Oct 31 22:49:53 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Metastability Summary
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 39. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 40. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 42. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 44. Fast 1200mV 0C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths Summary
 56. Clock Status Summary
 57. Unconstrained Input Ports
 58. Unconstrained Output Ports
 59. Unconstrained Input Ports
 60. Unconstrained Output Ports
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0_NANO                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.6%      ;
;     Processors 3-4         ;   0.6%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE0_NANO.SDC  ; OK     ; Wed Oct 31 22:49:50 2018 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 41.666 ; 24.0 MHz  ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 118.37 MHz ; 118.37 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 244.02 MHz ; 244.02 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -2.791 ; -184.918      ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 31.552 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 37.568 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.453 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.569 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.570 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.744  ; 0.000         ;
; CLOCK_50                                             ; 9.747  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.746 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.580 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                              ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.791 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.157      ; 4.650      ;
; -2.791 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.157      ; 4.650      ;
; -2.789 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.162      ; 4.653      ;
; -2.735 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.592      ;
; -2.735 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.592      ;
; -2.734 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.591      ;
; -2.734 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.591      ;
; -2.733 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.160      ; 4.595      ;
; -2.732 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.160      ; 4.594      ;
; -2.711 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.162      ; 4.575      ;
; -2.711 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.162      ; 4.575      ;
; -2.710 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.157      ; 4.569      ;
; -2.710 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.157      ; 4.569      ;
; -2.709 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.167      ; 4.578      ;
; -2.708 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.162      ; 4.572      ;
; -2.680 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.161      ; 4.543      ;
; -2.680 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.161      ; 4.543      ;
; -2.678 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.166      ; 4.546      ;
; -2.677 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.157      ; 4.536      ;
; -2.677 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.157      ; 4.536      ;
; -2.675 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.162      ; 4.539      ;
; -2.665 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.163      ; 4.530      ;
; -2.665 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.163      ; 4.530      ;
; -2.665 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.163      ; 4.530      ;
; -2.665 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.163      ; 4.530      ;
; -2.663 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.168      ; 4.533      ;
; -2.663 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.168      ; 4.533      ;
; -2.654 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.511      ;
; -2.654 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.511      ;
; -2.653 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.510      ;
; -2.653 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.510      ;
; -2.652 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.160      ; 4.514      ;
; -2.651 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.160      ; 4.513      ;
; -2.630 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.162      ; 4.494      ;
; -2.630 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.162      ; 4.494      ;
; -2.628 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.167      ; 4.497      ;
; -2.621 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.478      ;
; -2.621 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.478      ;
; -2.620 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.477      ;
; -2.620 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.477      ;
; -2.619 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.160      ; 4.481      ;
; -2.618 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.160      ; 4.480      ;
; -2.599 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.161      ; 4.462      ;
; -2.599 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.161      ; 4.462      ;
; -2.597 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.162      ; 4.461      ;
; -2.597 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.162      ; 4.461      ;
; -2.597 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.166      ; 4.465      ;
; -2.596 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.157      ; 4.455      ;
; -2.596 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.157      ; 4.455      ;
; -2.595 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.167      ; 4.464      ;
; -2.594 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.162      ; 4.458      ;
; -2.573 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.165      ; 4.440      ;
; -2.573 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.165      ; 4.440      ;
; -2.571 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.170      ; 4.443      ;
; -2.566 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.161      ; 4.429      ;
; -2.566 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.161      ; 4.429      ;
; -2.564 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.171      ; 4.437      ;
; -2.564 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.171      ; 4.437      ;
; -2.564 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.166      ; 4.432      ;
; -2.562 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.176      ; 4.440      ;
; -2.561 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.157      ; 4.420      ;
; -2.561 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.157      ; 4.420      ;
; -2.559 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.162      ; 4.423      ;
; -2.551 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.152      ; 4.405      ;
; -2.551 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.152      ; 4.405      ;
; -2.551 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.163      ; 4.416      ;
; -2.551 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.163      ; 4.416      ;
; -2.551 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.152      ; 4.405      ;
; -2.551 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.152      ; 4.405      ;
; -2.550 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.163      ; 4.415      ;
; -2.550 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.163      ; 4.415      ;
; -2.549 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.157      ; 4.408      ;
; -2.549 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.168      ; 4.419      ;
; -2.549 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.157      ; 4.408      ;
; -2.548 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.168      ; 4.418      ;
; -2.545 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.167      ; 4.414      ;
; -2.545 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.167      ; 4.414      ;
; -2.543 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.172      ; 4.417      ;
; -2.540 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.397      ;
; -2.540 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.397      ;
; -2.539 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.396      ;
; -2.539 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.396      ;
; -2.538 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.160      ; 4.400      ;
; -2.537 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.160      ; 4.399      ;
; -2.521 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.169      ; 4.392      ;
; -2.521 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.169      ; 4.392      ;
; -2.519 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.174      ; 4.395      ;
; -2.516 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.162      ; 4.380      ;
; -2.516 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.162      ; 4.380      ;
; -2.514 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.167      ; 4.383      ;
; -2.505 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.362      ;
; -2.505 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.362      ;
; -2.504 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.361      ;
; -2.504 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.155      ; 4.361      ;
; -2.503 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.160      ; 4.365      ;
; -2.502 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.160      ; 4.364      ;
; -2.493 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.163      ; 4.358      ;
; -2.493 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.163      ; 4.358      ;
; -2.492 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.165      ; 4.359      ;
; -2.492 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.165      ; 4.359      ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                          ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 31.552 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.649      ;
; 31.567 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.634      ;
; 31.733 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.468      ;
; 31.748 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.453      ;
; 31.817 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.384      ;
; 31.832 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.369      ;
; 31.848 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.353      ;
; 31.863 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.338      ;
; 31.871 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.174      ; 8.331      ;
; 31.893 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.308      ;
; 31.908 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.293      ;
; 31.974 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.227      ;
; 31.989 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.212      ;
; 32.007 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.194      ;
; 32.022 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.179      ;
; 32.050 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.160      ;
; 32.052 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.174      ; 8.150      ;
; 32.060 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.141      ;
; 32.075 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 8.126      ;
; 32.136 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.174      ; 8.066      ;
; 32.167 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.174      ; 8.035      ;
; 32.168 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.042      ;
; 32.173 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.197      ; 8.052      ;
; 32.179 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.194      ; 8.043      ;
; 32.182 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.196      ; 8.042      ;
; 32.187 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.197      ; 8.038      ;
; 32.212 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.174      ; 7.990      ;
; 32.231 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.979      ;
; 32.293 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.174      ; 7.909      ;
; 32.315 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.895      ;
; 32.326 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.174      ; 7.876      ;
; 32.331 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.863      ;
; 32.334 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.174      ; 7.868      ;
; 32.338 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 7.863      ;
; 32.346 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.864      ;
; 32.349 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.861      ;
; 32.354 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.197      ; 7.871      ;
; 32.360 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.194      ; 7.862      ;
; 32.363 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.196      ; 7.861      ;
; 32.366 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.168      ; 7.830      ;
; 32.368 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.197      ; 7.857      ;
; 32.378 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.198      ; 7.848      ;
; 32.379 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.174      ; 7.823      ;
; 32.391 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.819      ;
; 32.433 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.777      ;
; 32.437 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.198      ; 7.789      ;
; 32.438 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.197      ; 7.787      ;
; 32.444 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.194      ; 7.778      ;
; 32.447 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.196      ; 7.777      ;
; 32.452 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.197      ; 7.773      ;
; 32.457 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.188      ; 7.759      ;
; 32.464 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.746      ;
; 32.469 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.197      ; 7.756      ;
; 32.472 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.738      ;
; 32.475 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.194      ; 7.747      ;
; 32.478 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.196      ; 7.746      ;
; 32.483 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.197      ; 7.742      ;
; 32.484 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.192      ; 7.736      ;
; 32.505 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.705      ;
; 32.509 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.701      ;
; 32.512 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.682      ;
; 32.513 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 7.705      ;
; 32.514 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.197      ; 7.711      ;
; 32.515 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.174      ; 7.687      ;
; 32.519 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 7.682      ;
; 32.520 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.194      ; 7.702      ;
; 32.523 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.196      ; 7.701      ;
; 32.528 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.197      ; 7.697      ;
; 32.547 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.168      ; 7.649      ;
; 32.558 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.652      ;
; 32.559 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.198      ; 7.667      ;
; 32.590 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.620      ;
; 32.595 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.197      ; 7.630      ;
; 32.596 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.598      ;
; 32.599 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.174      ; 7.603      ;
; 32.601 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.194      ; 7.621      ;
; 32.603 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 7.598      ;
; 32.604 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.196      ; 7.620      ;
; 32.607 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.163      ; 7.584      ;
; 32.609 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.197      ; 7.616      ;
; 32.612 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.168      ; 7.584      ;
; 32.618 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.198      ; 7.608      ;
; 32.623 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.587      ;
; 32.626 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.568      ;
; 32.627 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.567      ;
; 32.628 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.197      ; 7.597      ;
; 32.630 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.174      ; 7.572      ;
; 32.631 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.168      ; 7.565      ;
; 32.634 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.194      ; 7.588      ;
; 32.634 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 7.567      ;
; 32.637 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.196      ; 7.587      ;
; 32.638 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.188      ; 7.578      ;
; 32.642 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.197      ; 7.583      ;
; 32.643 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.198      ; 7.583      ;
; 32.662 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.168      ; 7.534      ;
; 32.665 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.192      ; 7.555      ;
; 32.671 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 7.529      ;
; 32.672 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.522      ;
; 32.674 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.198      ; 7.552      ;
; 32.675 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.174      ; 7.527      ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+--------+--------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 37.568 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 4.032      ;
; 37.801 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 3.799      ;
; 37.866 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.733      ;
; 37.885 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 3.715      ;
; 37.920 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 3.680      ;
; 37.948 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 3.652      ;
; 37.976 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.623      ;
; 38.000 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 3.600      ;
; 38.012 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.587      ;
; 38.022 ; CONTROL_UNIT:control_unit|X_ADDR[11] ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.577      ;
; 38.087 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.512      ;
; 38.094 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.505      ;
; 38.095 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.504      ;
; 38.186 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.413      ;
; 38.199 ; CONTROL_UNIT:control_unit|X_ADDR[12] ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.400      ;
; 38.280 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 3.320      ;
; 38.292 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 3.308      ;
; 38.344 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 3.256      ;
; 38.357 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.242      ;
; 38.364 ; CONTROL_UNIT:control_unit|X_ADDR[13] ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.235      ;
; 38.369 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.230      ;
; 38.395 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 3.205      ;
; 38.411 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 3.189      ;
; 38.457 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.142      ;
; 38.473 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 3.127      ;
; 38.482 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.117      ;
; 38.503 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.096      ;
; 38.542 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 3.058      ;
; 38.564 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.035      ;
; 38.574 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 3.026      ;
; 38.586 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.013      ;
; 38.653 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.947      ;
; 38.676 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.924      ;
; 38.684 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.916      ;
; 38.706 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.894      ;
; 38.749 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.850      ;
; 38.765 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.834      ;
; 38.771 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.828      ;
; 38.790 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.810      ;
; 38.791 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.809      ;
; 38.803 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.797      ;
; 38.806 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.794      ;
; 38.807 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.793      ;
; 38.825 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.775      ;
; 38.853 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.746      ;
; 38.854 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.746      ;
; 38.872 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.727      ;
; 38.874 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.726      ;
; 38.878 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.721      ;
; 38.881 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.718      ;
; 38.891 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.709      ;
; 38.891 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.709      ;
; 38.895 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.704      ;
; 38.905 ; CONTROL_UNIT:control_unit|X_ADDR[11] ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.694      ;
; 38.905 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.695      ;
; 38.911 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.689      ;
; 38.917 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.683      ;
; 38.917 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.682      ;
; 38.918 ; CONTROL_UNIT:control_unit|X_ADDR[11] ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.681      ;
; 38.926 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.674      ;
; 38.927 ; CONTROL_UNIT:control_unit|X_ADDR[11] ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.672      ;
; 38.956 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.643      ;
; 38.960 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.639      ;
; 38.962 ; CONTROL_UNIT:control_unit|X_ADDR[12] ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.637      ;
; 38.963 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.636      ;
; 38.978 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.621      ;
; 38.982 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.617      ;
; 38.985 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.615      ;
; 38.989 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.611      ;
; 38.992 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.607      ;
; 38.999 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.600      ;
; 38.999 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.601      ;
; 39.000 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.599      ;
; 39.006 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.594      ;
; 39.010 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.590      ;
; 39.018 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.581      ;
; 39.039 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.561      ;
; 39.064 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.535      ;
; 39.074 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.525      ;
; 39.076 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.523      ;
; 39.091 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.508      ;
; 39.100 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.499      ;
; 39.100 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.500      ;
; 39.101 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.498      ;
; 39.102 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.497      ;
; 39.104 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.495      ;
; 39.118 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.482      ;
; 39.123 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.477      ;
; 39.142 ; CONTROL_UNIT:control_unit|X_ADDR[14] ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.457      ;
; 39.144 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.456      ;
; 39.150 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.450      ;
; 39.158 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.441      ;
; 39.158 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.442      ;
; 39.186 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.414      ;
; 39.187 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.412      ;
; 39.192 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.407      ;
; 39.192 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.408      ;
; 39.214 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.385      ;
; 39.215 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 2.384      ;
; 39.228 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 2.372      ;
+--------+--------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                               ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; CONTROL_UNIT:control_unit|part2[3]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.471      ; 1.139      ;
; 0.484 ; CONTROL_UNIT:control_unit|part2[4]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.473      ; 1.172      ;
; 0.488 ; CONTROL_UNIT:control_unit|part1[2]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.466      ; 1.169      ;
; 0.490 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.465      ; 1.170      ;
; 0.500 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.465      ; 1.180      ;
; 0.500 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.469      ; 1.184      ;
; 0.501 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.469      ; 1.185      ;
; 0.502 ; CONTROL_UNIT:control_unit|part1[2]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.470      ; 1.187      ;
; 0.506 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.468      ; 1.189      ;
; 0.507 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.468      ; 1.190      ;
; 0.516 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.469      ; 1.200      ;
; 0.521 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.463      ; 1.199      ;
; 0.522 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.467      ; 1.204      ;
; 0.537 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.467      ; 1.219      ;
; 0.556 ; CONTROL_UNIT:control_unit|part2[4]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.474      ; 1.245      ;
; 0.562 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.467      ; 1.244      ;
; 0.576 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.465      ; 1.256      ;
; 0.579 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.463      ; 1.257      ;
; 0.584 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.469      ; 1.268      ;
; 0.611 ; CONTROL_UNIT:control_unit|part1[5]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.483      ; 1.309      ;
; 0.628 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.472      ; 1.315      ;
; 0.659 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.478      ; 1.352      ;
; 0.687 ; CONTROL_UNIT:control_unit|part2[4]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.482      ; 1.384      ;
; 0.691 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.478      ; 1.384      ;
; 0.692 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.478      ; 1.385      ;
; 0.700 ; CONTROL_UNIT:control_unit|part1[7]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.466      ; 1.381      ;
; 0.709 ; CONTROL_UNIT:control_unit|part1[0]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.474      ; 1.398      ;
; 0.712 ; CONTROL_UNIT:control_unit|part1[1]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.474      ; 1.401      ;
; 0.717 ; CONTROL_UNIT:control_unit|part1[6]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.474      ; 1.406      ;
; 0.736 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.469      ; 1.420      ;
; 0.737 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.463      ; 1.415      ;
; 0.739 ; CONTROL_UNIT:control_unit|part1[1]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.464      ; 1.418      ;
; 0.748 ; CONTROL_UNIT:control_unit|part1[2]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.474      ; 1.437      ;
; 0.751 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.468      ; 1.434      ;
; 0.752 ; CONTROL_UNIT:control_unit|part1[2]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.474      ; 1.441      ;
; 0.756 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.469      ; 1.440      ;
; 0.759 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.461      ; 1.435      ;
; 0.761 ; CONTROL_UNIT:control_unit|part2[3]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.473      ; 1.449      ;
; 0.764 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.469      ; 1.448      ;
; 0.768 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.469      ; 1.452      ;
; 0.770 ; CONTROL_UNIT:control_unit|part2[3]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.473      ; 1.458      ;
; 0.778 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.470      ; 1.463      ;
; 0.779 ; CONTROL_UNIT:control_unit|part1[5]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.474      ; 1.468      ;
; 0.779 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.469      ; 1.463      ;
; 0.780 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.470      ; 1.465      ;
; 0.795 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.459      ; 1.469      ;
; 0.796 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.461      ; 1.472      ;
; 0.799 ; CONTROL_UNIT:control_unit|part1[6]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.474      ; 1.488      ;
; 0.802 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.469      ; 1.486      ;
; 0.802 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.461      ; 1.478      ;
; 0.804 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.469      ; 1.488      ;
; 0.807 ; CONTROL_UNIT:control_unit|part1[0]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.483      ; 1.505      ;
; 0.812 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.463      ; 1.490      ;
; 0.814 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.468      ; 1.497      ;
; 0.814 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.463      ; 1.492      ;
; 0.824 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.469      ; 1.508      ;
; 0.827 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.467      ; 1.509      ;
; 0.829 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.477      ; 1.521      ;
; 0.830 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.465      ; 1.510      ;
; 0.831 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.469      ; 1.515      ;
; 0.843 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.474      ; 1.532      ;
; 0.845 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.459      ; 1.519      ;
; 0.846 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.477      ; 1.538      ;
; 0.847 ; CONTROL_UNIT:control_unit|part1[0]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.482      ; 1.544      ;
; 0.848 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.461      ; 1.524      ;
; 0.849 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.470      ; 1.534      ;
; 0.851 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.478      ; 1.544      ;
; 0.851 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.472      ; 1.538      ;
; 0.852 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.461      ; 1.528      ;
; 0.858 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.469      ; 1.542      ;
; 0.859 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.469      ; 1.543      ;
; 0.870 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.470      ; 1.555      ;
; 0.872 ; CONTROL_UNIT:control_unit|part1[6]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.483      ; 1.570      ;
; 0.875 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.478      ; 1.568      ;
; 0.888 ; CONTROL_UNIT:control_unit|part1[5]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.477      ; 1.580      ;
; 0.892 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.478      ; 1.585      ;
; 0.895 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.470      ; 1.580      ;
; 0.898 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.476      ; 1.589      ;
; 0.900 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.478      ; 1.593      ;
; 0.902 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.469      ; 1.586      ;
; 0.903 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.474      ; 1.592      ;
; 0.907 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.470      ; 1.592      ;
; 0.909 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.478      ; 1.602      ;
; 0.910 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.478      ; 1.603      ;
; 0.914 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.472      ; 1.601      ;
; 0.914 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.469      ; 1.598      ;
; 0.918 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.478      ; 1.611      ;
; 0.919 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.476      ; 1.610      ;
; 0.919 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.478      ; 1.612      ;
; 0.920 ; CONTROL_UNIT:control_unit|part1[0]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.483      ; 1.618      ;
; 0.922 ; CONTROL_UNIT:control_unit|X_ADDR[12] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.478      ; 1.615      ;
; 0.925 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.468      ; 1.608      ;
; 0.926 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.478      ; 1.619      ;
; 0.929 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.476      ; 1.620      ;
; 0.930 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.478      ; 1.623      ;
; 0.930 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.477      ; 1.622      ;
; 0.931 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.478      ; 1.624      ;
; 0.931 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.468      ; 1.614      ;
; 0.931 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.478      ; 1.624      ;
; 0.934 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.478      ; 1.627      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+-------+--------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.569 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.570 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.573 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.580 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.798      ;
; 0.734 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|w_en       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.954      ;
; 0.844 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.858 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.076      ;
; 0.860 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.903 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.122      ;
; 0.904 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|write      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.123      ;
; 0.954 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.172      ;
; 0.970 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.188      ;
; 1.177 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.396      ;
; 1.179 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.398      ;
; 1.289 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.508      ;
; 1.316 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.535      ;
; 1.400 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part1[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.619      ;
; 1.400 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part1[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.619      ;
; 1.400 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part1[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.619      ;
; 1.400 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part1[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.619      ;
; 1.400 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part1[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.619      ;
; 1.400 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part1[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.619      ;
; 1.500 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.719      ;
; 1.508 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.727      ;
; 1.508 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.727      ;
; 1.514 ; CONTROL_UNIT:control_unit|X_ADDR[13] ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.733      ;
; 1.552 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.771      ;
; 1.554 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.773      ;
; 1.573 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.792      ;
; 1.590 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.809      ;
; 1.641 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.860      ;
; 1.644 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.863      ;
; 1.659 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.878      ;
; 1.662 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.881      ;
; 1.683 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.902      ;
; 1.703 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.922      ;
; 1.719 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.938      ;
; 1.737 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.956      ;
; 1.741 ; CONTROL_UNIT:control_unit|X_ADDR[12] ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.960      ;
; 1.745 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.964      ;
; 1.749 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.968      ;
; 1.753 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.972      ;
; 1.756 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.975      ;
; 1.761 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.980      ;
; 1.763 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.982      ;
; 1.769 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.988      ;
; 1.772 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.991      ;
; 1.787 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.006      ;
; 1.807 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.026      ;
; 1.816 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.035      ;
; 1.823 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.042      ;
; 1.831 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.050      ;
; 1.842 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.061      ;
; 1.847 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.066      ;
; 1.857 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.076      ;
; 1.867 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.086      ;
; 1.873 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.092      ;
; 1.884 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.103      ;
; 1.903 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.122      ;
; 1.910 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.129      ;
; 1.914 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.133      ;
; 1.921 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.140      ;
; 1.928 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.147      ;
; 1.928 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.147      ;
; 1.947 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.166      ;
; 1.952 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.171      ;
; 1.971 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.190      ;
; 1.972 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.191      ;
; 1.982 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part2[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.202      ;
; 1.982 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part2[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.202      ;
; 1.982 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.201      ;
; 1.989 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.208      ;
; 1.992 ; CONTROL_UNIT:control_unit|X_ADDR[11] ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.211      ;
; 2.001 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.220      ;
; 2.013 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.232      ;
; 2.015 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.234      ;
; 2.022 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.241      ;
; 2.024 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.243      ;
; 2.033 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.252      ;
; 2.033 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.252      ;
; 2.038 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.257      ;
; 2.056 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.275      ;
; 2.057 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.276      ;
; 2.060 ; CONTROL_UNIT:control_unit|X_ADDR[12] ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.279      ;
; 2.063 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.282      ;
; 2.069 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.288      ;
; 2.077 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.296      ;
; 2.083 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.302      ;
; 2.084 ; CONTROL_UNIT:control_unit|X_ADDR[14] ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.303      ;
; 2.087 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.306      ;
; 2.088 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.308      ;
; 2.091 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.311      ;
; 2.099 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.318      ;
; 2.111 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.330      ;
; 2.124 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.343      ;
; 2.127 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.346      ;
; 2.131 ; CONTROL_UNIT:control_unit|X_ADDR[11] ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.350      ;
; 2.131 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.350      ;
; 2.143 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.362      ;
+-------+--------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                           ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.570 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.790      ;
; 0.571 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.791      ;
; 0.576 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.795      ;
; 0.577 ; VGA_DRIVER:driver|pixel_count[9] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.797      ;
; 0.577 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.797      ;
; 0.578 ; VGA_DRIVER:driver|line_count[9]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.797      ;
; 0.580 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.799      ;
; 0.581 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.800      ;
; 0.585 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.804      ;
; 0.588 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.807      ;
; 0.588 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.807      ;
; 0.588 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.807      ;
; 0.589 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.808      ;
; 0.593 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.813      ;
; 0.595 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.815      ;
; 0.596 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.816      ;
; 0.597 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[0]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.816      ;
; 0.599 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.819      ;
; 0.601 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.821      ;
; 0.612 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 1.113      ;
; 0.636 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 1.137      ;
; 0.641 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.321      ; 1.149      ;
; 0.670 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.321      ; 1.178      ;
; 0.698 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.321      ; 1.206      ;
; 0.757 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.977      ;
; 0.778 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.315      ; 1.280      ;
; 0.788 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.315      ; 1.290      ;
; 0.845 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.065      ;
; 0.849 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.331      ; 1.367      ;
; 0.851 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.070      ;
; 0.852 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.072      ;
; 0.858 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.078      ;
; 0.860 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.080      ;
; 0.862 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.082      ;
; 0.867 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.086      ;
; 0.867 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.086      ;
; 0.868 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.088      ;
; 0.868 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.088      ;
; 0.868 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.087      ;
; 0.869 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.088      ;
; 0.870 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.320      ; 1.377      ;
; 0.870 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.090      ;
; 0.870 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.090      ;
; 0.870 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.089      ;
; 0.874 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.313      ; 1.374      ;
; 0.875 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.094      ;
; 0.875 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.094      ;
; 0.877 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.096      ;
; 0.877 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.096      ;
; 0.881 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 1.390      ;
; 0.882 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.102      ;
; 0.883 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.315      ; 1.385      ;
; 0.884 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.104      ;
; 0.886 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.106      ;
; 0.897 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.309      ; 1.393      ;
; 0.900 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.307      ; 1.394      ;
; 0.907 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.320      ; 1.414      ;
; 0.914 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 1.423      ;
; 0.915 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.318      ; 1.420      ;
; 0.935 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 1.444      ;
; 0.943 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.316      ; 1.446      ;
; 0.945 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 1.454      ;
; 0.950 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.318      ; 1.455      ;
; 0.953 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 1.454      ;
; 0.955 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.175      ;
; 0.957 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 1.466      ;
; 0.957 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.177      ;
; 0.961 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.180      ;
; 0.962 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.182      ;
; 0.964 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 1.473      ;
; 0.964 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.184      ;
; 0.968 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 1.477      ;
; 0.969 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.323      ; 1.479      ;
; 0.970 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.189      ;
; 0.970 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.190      ;
; 0.972 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.191      ;
; 0.972 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.191      ;
; 0.972 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.192      ;
; 0.973 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.192      ;
; 0.974 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.193      ;
; 0.975 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.194      ;
; 0.978 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.198      ;
; 0.979 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.198      ;
; 0.980 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.200      ;
; 0.980 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.200      ;
; 0.980 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.199      ;
; 0.981 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.200      ;
; 0.982 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.202      ;
; 0.982 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.202      ;
; 0.982 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.201      ;
; 0.987 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.206      ;
; 0.987 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.206      ;
; 0.989 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.208      ;
; 0.994 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.214      ;
; 0.996 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.216      ;
; 1.001 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.323      ; 1.511      ;
; 1.019 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 1.528      ;
; 1.026 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.331      ; 1.544      ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 132.4 MHz  ; 132.4 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 272.48 MHz ; 272.48 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -2.292 ; -151.656      ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 32.447 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 37.996 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.442 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.510 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.512 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLOCK_50                                             ; 9.709  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.745  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.743 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.577 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                               ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.292 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.133      ; 4.119      ;
; -2.292 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.133      ; 4.119      ;
; -2.291 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.137      ; 4.122      ;
; -2.238 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 4.071      ;
; -2.238 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 4.071      ;
; -2.237 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.143      ; 4.074      ;
; -2.234 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.132      ; 4.060      ;
; -2.234 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.132      ; 4.060      ;
; -2.233 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.136      ; 4.063      ;
; -2.233 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.132      ; 4.059      ;
; -2.233 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.132      ; 4.059      ;
; -2.232 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.136      ; 4.062      ;
; -2.225 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.133      ; 4.052      ;
; -2.225 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.133      ; 4.052      ;
; -2.224 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.137      ; 4.055      ;
; -2.219 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.143      ; 4.056      ;
; -2.219 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 4.052      ;
; -2.219 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 4.052      ;
; -2.215 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.143      ; 4.052      ;
; -2.215 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 4.048      ;
; -2.215 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 4.048      ;
; -2.194 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.133      ; 4.021      ;
; -2.194 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.133      ; 4.021      ;
; -2.193 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.137      ; 4.024      ;
; -2.189 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.135      ; 4.018      ;
; -2.189 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.135      ; 4.018      ;
; -2.188 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 4.021      ;
; -2.171 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 4.004      ;
; -2.171 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 4.004      ;
; -2.170 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.143      ; 4.007      ;
; -2.167 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.132      ; 3.993      ;
; -2.167 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.132      ; 3.993      ;
; -2.166 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.136      ; 3.996      ;
; -2.166 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.132      ; 3.992      ;
; -2.166 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.132      ; 3.992      ;
; -2.165 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.136      ; 3.995      ;
; -2.140 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 3.973      ;
; -2.140 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 3.973      ;
; -2.139 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.143      ; 3.976      ;
; -2.136 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.132      ; 3.962      ;
; -2.136 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.132      ; 3.962      ;
; -2.135 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.136      ; 3.965      ;
; -2.135 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.132      ; 3.961      ;
; -2.135 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.132      ; 3.961      ;
; -2.134 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.136      ; 3.964      ;
; -2.128 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.133      ; 3.955      ;
; -2.128 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.133      ; 3.955      ;
; -2.127 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.137      ; 3.958      ;
; -2.122 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.135      ; 3.951      ;
; -2.122 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.135      ; 3.951      ;
; -2.121 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 3.954      ;
; -2.120 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.131      ; 3.945      ;
; -2.120 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.127      ; 3.941      ;
; -2.120 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.127      ; 3.941      ;
; -2.120 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.143      ; 3.957      ;
; -2.120 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 3.953      ;
; -2.120 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 3.953      ;
; -2.117 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.143      ; 3.954      ;
; -2.117 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 3.950      ;
; -2.117 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 3.950      ;
; -2.116 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.131      ; 3.941      ;
; -2.116 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.127      ; 3.937      ;
; -2.116 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.127      ; 3.937      ;
; -2.113 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.141      ; 3.948      ;
; -2.113 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.141      ; 3.948      ;
; -2.112 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.145      ; 3.951      ;
; -2.106 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.147      ; 3.947      ;
; -2.106 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.147      ; 3.947      ;
; -2.105 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.151      ; 3.950      ;
; -2.096 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.148      ; 3.938      ;
; -2.096 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.144      ; 3.934      ;
; -2.096 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.144      ; 3.934      ;
; -2.093 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.133      ; 3.920      ;
; -2.093 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.133      ; 3.920      ;
; -2.092 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.137      ; 3.923      ;
; -2.091 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.135      ; 3.920      ;
; -2.091 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.135      ; 3.920      ;
; -2.090 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 3.923      ;
; -2.078 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.149      ; 3.921      ;
; -2.078 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.145      ; 3.917      ;
; -2.078 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.145      ; 3.917      ;
; -2.074 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 3.907      ;
; -2.074 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 3.907      ;
; -2.073 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.143      ; 3.910      ;
; -2.070 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.132      ; 3.896      ;
; -2.070 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.132      ; 3.896      ;
; -2.069 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.136      ; 3.899      ;
; -2.069 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.132      ; 3.895      ;
; -2.069 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.132      ; 3.895      ;
; -2.068 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.136      ; 3.898      ;
; -2.049 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.151      ; 3.894      ;
; -2.049 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.147      ; 3.890      ;
; -2.049 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.147      ; 3.890      ;
; -2.046 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.141      ; 3.881      ;
; -2.046 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.141      ; 3.881      ;
; -2.045 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.145      ; 3.884      ;
; -2.039 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 3.872      ;
; -2.039 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.139      ; 3.872      ;
; -2.039 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.147      ; 3.880      ;
; -2.039 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.147      ; 3.880      ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                           ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 32.447 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.723      ;
; 32.460 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.710      ;
; 32.610 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.560      ;
; 32.623 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.547      ;
; 32.679 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.491      ;
; 32.692 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.478      ;
; 32.693 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.477      ;
; 32.706 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.464      ;
; 32.739 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.431      ;
; 32.747 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.423      ;
; 32.760 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.410      ;
; 32.811 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.359      ;
; 32.824 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.346      ;
; 32.830 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.340      ;
; 32.843 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.327      ;
; 32.896 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.274      ;
; 32.902 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.268      ;
; 32.909 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.261      ;
; 32.922 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 7.256      ;
; 32.971 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.199      ;
; 32.985 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.185      ;
; 33.026 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 7.166      ;
; 33.030 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.169      ; 7.159      ;
; 33.030 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 7.148      ;
; 33.032 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.170      ; 7.158      ;
; 33.037 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.171      ; 7.154      ;
; 33.039 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.131      ;
; 33.085 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 7.093      ;
; 33.103 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.067      ;
; 33.122 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 7.048      ;
; 33.154 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 7.024      ;
; 33.168 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 7.010      ;
; 33.188 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 6.982      ;
; 33.189 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 7.003      ;
; 33.192 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 6.978      ;
; 33.193 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.169      ; 6.996      ;
; 33.193 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 6.985      ;
; 33.195 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.170      ; 6.995      ;
; 33.200 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.171      ; 6.991      ;
; 33.206 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.143      ; 6.957      ;
; 33.215 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 6.955      ;
; 33.221 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 6.971      ;
; 33.222 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 6.956      ;
; 33.225 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.144      ; 6.939      ;
; 33.258 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 6.934      ;
; 33.262 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.169      ; 6.927      ;
; 33.262 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 6.916      ;
; 33.264 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.170      ; 6.926      ;
; 33.265 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 6.927      ;
; 33.269 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.171      ; 6.922      ;
; 33.272 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 6.920      ;
; 33.276 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.169      ; 6.913      ;
; 33.276 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 6.902      ;
; 33.278 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.170      ; 6.912      ;
; 33.283 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.171      ; 6.908      ;
; 33.286 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 6.892      ;
; 33.293 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.160      ; 6.887      ;
; 33.305 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 6.881      ;
; 33.305 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 6.873      ;
; 33.326 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 6.866      ;
; 33.330 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.169      ; 6.859      ;
; 33.330 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 6.848      ;
; 33.332 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.170      ; 6.858      ;
; 33.334 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.164      ; 6.850      ;
; 33.337 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.171      ; 6.854      ;
; 33.355 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 6.815      ;
; 33.369 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.143      ; 6.794      ;
; 33.371 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 6.807      ;
; 33.378 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 6.792      ;
; 33.384 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 6.808      ;
; 33.388 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.144      ; 6.776      ;
; 33.390 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 6.802      ;
; 33.394 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.169      ; 6.795      ;
; 33.394 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 6.784      ;
; 33.396 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.170      ; 6.794      ;
; 33.401 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.171      ; 6.790      ;
; 33.409 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 6.783      ;
; 33.413 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.169      ; 6.776      ;
; 33.413 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 6.765      ;
; 33.415 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.170      ; 6.775      ;
; 33.419 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.138      ; 6.739      ;
; 33.420 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.171      ; 6.771      ;
; 33.424 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.144      ; 6.740      ;
; 33.424 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 6.746      ;
; 33.428 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 6.764      ;
; 33.438 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.143      ; 6.725      ;
; 33.438 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 6.732      ;
; 33.447 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 6.723      ;
; 33.452 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.143      ; 6.711      ;
; 33.453 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 6.739      ;
; 33.456 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.160      ; 6.724      ;
; 33.457 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.144      ; 6.707      ;
; 33.461 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 6.709      ;
; 33.467 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 6.725      ;
; 33.468 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 6.718      ;
; 33.469 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.143      ; 6.694      ;
; 33.471 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.144      ; 6.693      ;
; 33.475 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.172      ; 6.717      ;
; 33.479 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.169      ; 6.710      ;
; 33.479 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 6.699      ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 37.996 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.610      ;
; 38.207 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.399      ;
; 38.266 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.340      ;
; 38.277 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.329      ;
; 38.309 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.297      ;
; 38.316 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.290      ;
; 38.357 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.249      ;
; 38.376 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.230      ;
; 38.390 ; CONTROL_UNIT:control_unit|X_ADDR[11] ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.216      ;
; 38.391 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.215      ;
; 38.451 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.155      ;
; 38.460 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.146      ;
; 38.463 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.143      ;
; 38.538 ; CONTROL_UNIT:control_unit|X_ADDR[12] ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.068      ;
; 38.540 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.066      ;
; 38.627 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.979      ;
; 38.664 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.942      ;
; 38.683 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.923      ;
; 38.687 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.919      ;
; 38.695 ; CONTROL_UNIT:control_unit|X_ADDR[13] ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.911      ;
; 38.723 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.883      ;
; 38.725 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.881      ;
; 38.749 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.857      ;
; 38.766 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.840      ;
; 38.784 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.822      ;
; 38.816 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.790      ;
; 38.848 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.758      ;
; 38.852 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.754      ;
; 38.859 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.747      ;
; 38.907 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.699      ;
; 38.920 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.686      ;
; 38.955 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.651      ;
; 38.994 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.612      ;
; 39.027 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.579      ;
; 39.042 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.564      ;
; 39.054 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.552      ;
; 39.086 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.520      ;
; 39.092 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.514      ;
; 39.097 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.509      ;
; 39.101 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.505      ;
; 39.106 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.500      ;
; 39.116 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.490      ;
; 39.118 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.488      ;
; 39.127 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.479      ;
; 39.129 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.477      ;
; 39.144 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.462      ;
; 39.151 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.455      ;
; 39.170 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.436      ;
; 39.176 ; CONTROL_UNIT:control_unit|X_ADDR[11] ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.430      ;
; 39.177 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.429      ;
; 39.177 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.429      ;
; 39.188 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.418      ;
; 39.196 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.410      ;
; 39.197 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.409      ;
; 39.210 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.396      ;
; 39.210 ; CONTROL_UNIT:control_unit|X_ADDR[12] ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.396      ;
; 39.210 ; CONTROL_UNIT:control_unit|X_ADDR[11] ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.396      ;
; 39.211 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.395      ;
; 39.218 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.388      ;
; 39.219 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.387      ;
; 39.220 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.386      ;
; 39.225 ; CONTROL_UNIT:control_unit|X_ADDR[11] ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.381      ;
; 39.226 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.380      ;
; 39.230 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.376      ;
; 39.266 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.340      ;
; 39.268 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.338      ;
; 39.268 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.338      ;
; 39.271 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.335      ;
; 39.277 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.329      ;
; 39.280 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.326      ;
; 39.283 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.323      ;
; 39.287 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.319      ;
; 39.298 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.308      ;
; 39.302 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.304      ;
; 39.310 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.296      ;
; 39.317 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.289      ;
; 39.320 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.286      ;
; 39.326 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.280      ;
; 39.327 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.279      ;
; 39.360 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.246      ;
; 39.364 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.242      ;
; 39.369 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.237      ;
; 39.371 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.235      ;
; 39.374 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.232      ;
; 39.376 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.230      ;
; 39.377 ; CONTROL_UNIT:control_unit|X_ADDR[14] ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.229      ;
; 39.387 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.219      ;
; 39.395 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.211      ;
; 39.402 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.204      ;
; 39.408 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.198      ;
; 39.412 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.194      ;
; 39.419 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.187      ;
; 39.421 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.185      ;
; 39.423 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.183      ;
; 39.438 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.168      ;
; 39.451 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.155      ;
; 39.467 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.139      ;
; 39.477 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.129      ;
; 39.478 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.128      ;
; 39.480 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.126      ;
+--------+--------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.442 ; CONTROL_UNIT:control_unit|part2[3]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.421      ; 1.060      ;
; 0.469 ; CONTROL_UNIT:control_unit|part2[4]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.423      ; 1.089      ;
; 0.471 ; CONTROL_UNIT:control_unit|part1[2]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.415      ; 1.083      ;
; 0.472 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.416      ; 1.085      ;
; 0.480 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.416      ; 1.093      ;
; 0.481 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.097      ;
; 0.482 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.098      ;
; 0.483 ; CONTROL_UNIT:control_unit|part1[2]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.420      ; 1.100      ;
; 0.484 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.418      ; 1.099      ;
; 0.485 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.418      ; 1.100      ;
; 0.493 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.109      ;
; 0.496 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.413      ; 1.106      ;
; 0.499 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.417      ; 1.113      ;
; 0.510 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.417      ; 1.124      ;
; 0.536 ; CONTROL_UNIT:control_unit|part2[4]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.423      ; 1.156      ;
; 0.536 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.417      ; 1.150      ;
; 0.549 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.416      ; 1.162      ;
; 0.553 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.413      ; 1.163      ;
; 0.555 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.171      ;
; 0.582 ; CONTROL_UNIT:control_unit|part1[5]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.431      ; 1.210      ;
; 0.600 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.421      ; 1.218      ;
; 0.626 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.427      ; 1.250      ;
; 0.649 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.427      ; 1.273      ;
; 0.650 ; CONTROL_UNIT:control_unit|part2[4]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.431      ; 1.278      ;
; 0.652 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.427      ; 1.276      ;
; 0.672 ; CONTROL_UNIT:control_unit|part1[7]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.415      ; 1.284      ;
; 0.673 ; CONTROL_UNIT:control_unit|part1[0]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.423      ; 1.293      ;
; 0.676 ; CONTROL_UNIT:control_unit|part1[1]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.423      ; 1.296      ;
; 0.680 ; CONTROL_UNIT:control_unit|part1[6]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.423      ; 1.300      ;
; 0.700 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.413      ; 1.310      ;
; 0.700 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.316      ;
; 0.704 ; CONTROL_UNIT:control_unit|part1[1]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.411      ; 1.312      ;
; 0.709 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.325      ;
; 0.712 ; CONTROL_UNIT:control_unit|part1[2]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.423      ; 1.332      ;
; 0.713 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.418      ; 1.328      ;
; 0.716 ; CONTROL_UNIT:control_unit|part1[2]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.423      ; 1.336      ;
; 0.718 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.334      ;
; 0.721 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.411      ; 1.329      ;
; 0.725 ; CONTROL_UNIT:control_unit|part2[3]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.423      ; 1.345      ;
; 0.729 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.345      ;
; 0.733 ; CONTROL_UNIT:control_unit|part2[3]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.423      ; 1.353      ;
; 0.734 ; CONTROL_UNIT:control_unit|part1[5]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.423      ; 1.354      ;
; 0.736 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.352      ;
; 0.741 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.357      ;
; 0.743 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.359      ;
; 0.751 ; CONTROL_UNIT:control_unit|part1[6]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.423      ; 1.371      ;
; 0.751 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.411      ; 1.359      ;
; 0.754 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.407      ; 1.358      ;
; 0.756 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.372      ;
; 0.757 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.373      ;
; 0.759 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.411      ; 1.367      ;
; 0.764 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.418      ; 1.379      ;
; 0.766 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.413      ; 1.376      ;
; 0.767 ; CONTROL_UNIT:control_unit|part1[0]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.431      ; 1.395      ;
; 0.769 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.413      ; 1.379      ;
; 0.772 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.388      ;
; 0.775 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.426      ; 1.398      ;
; 0.777 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.417      ; 1.391      ;
; 0.779 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.416      ; 1.392      ;
; 0.786 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.402      ;
; 0.794 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.424      ; 1.415      ;
; 0.795 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.426      ; 1.418      ;
; 0.796 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.427      ; 1.420      ;
; 0.797 ; CONTROL_UNIT:control_unit|part1[0]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.430      ; 1.424      ;
; 0.798 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.407      ; 1.402      ;
; 0.801 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.417      ;
; 0.803 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.411      ; 1.411      ;
; 0.804 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.421      ; 1.422      ;
; 0.806 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.411      ; 1.414      ;
; 0.806 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.422      ;
; 0.808 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.424      ;
; 0.819 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.435      ;
; 0.822 ; CONTROL_UNIT:control_unit|part1[6]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.431      ; 1.450      ;
; 0.823 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.427      ; 1.447      ;
; 0.836 ; CONTROL_UNIT:control_unit|part1[5]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.425      ; 1.458      ;
; 0.838 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.427      ; 1.462      ;
; 0.840 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.425      ; 1.462      ;
; 0.840 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.427      ; 1.464      ;
; 0.843 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.424      ; 1.464      ;
; 0.844 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.460      ;
; 0.846 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.462      ;
; 0.848 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.427      ; 1.472      ;
; 0.848 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.427      ; 1.472      ;
; 0.853 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.427      ; 1.477      ;
; 0.855 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.421      ; 1.473      ;
; 0.855 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.471      ;
; 0.856 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.472      ;
; 0.858 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.425      ; 1.480      ;
; 0.859 ; CONTROL_UNIT:control_unit|X_ADDR[12] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.427      ; 1.483      ;
; 0.859 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.427      ; 1.483      ;
; 0.861 ; CONTROL_UNIT:control_unit|part1[0]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.431      ; 1.489      ;
; 0.864 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.427      ; 1.488      ;
; 0.867 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.427      ; 1.491      ;
; 0.868 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.426      ; 1.491      ;
; 0.869 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.425      ; 1.491      ;
; 0.871 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.427      ; 1.495      ;
; 0.871 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.427      ; 1.495      ;
; 0.874 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.415      ; 1.486      ;
; 0.876 ; CONTROL_UNIT:control_unit|w_en       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.419      ; 1.492      ;
; 0.878 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.415      ; 1.490      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+-------+--------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.510 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.514 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.523 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.722      ;
; 0.675 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|w_en       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.874      ;
; 0.756 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.762 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.769 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.810 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|write      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.009      ;
; 0.825 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.024      ;
; 0.845 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.044      ;
; 0.858 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.057      ;
; 1.060 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.259      ;
; 1.067 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.266      ;
; 1.156 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.355      ;
; 1.210 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.409      ;
; 1.268 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part1[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.467      ;
; 1.268 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part1[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.467      ;
; 1.268 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part1[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.467      ;
; 1.268 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part1[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.467      ;
; 1.268 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part1[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.467      ;
; 1.268 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part1[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.467      ;
; 1.375 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.574      ;
; 1.381 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.580      ;
; 1.384 ; CONTROL_UNIT:control_unit|X_ADDR[13] ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.583      ;
; 1.386 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.585      ;
; 1.419 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.618      ;
; 1.419 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.618      ;
; 1.435 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.634      ;
; 1.452 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.651      ;
; 1.475 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.674      ;
; 1.488 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.687      ;
; 1.491 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.690      ;
; 1.504 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.703      ;
; 1.528 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.727      ;
; 1.534 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.733      ;
; 1.550 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.749      ;
; 1.551 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.750      ;
; 1.573 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.772      ;
; 1.575 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.774      ;
; 1.584 ; CONTROL_UNIT:control_unit|X_ADDR[12] ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.783      ;
; 1.586 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.785      ;
; 1.586 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.785      ;
; 1.587 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.786      ;
; 1.591 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.790      ;
; 1.593 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.792      ;
; 1.599 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.798      ;
; 1.628 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.827      ;
; 1.632 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.831      ;
; 1.645 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.844      ;
; 1.651 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.850      ;
; 1.655 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.854      ;
; 1.656 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.855      ;
; 1.661 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.860      ;
; 1.673 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.872      ;
; 1.678 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.877      ;
; 1.686 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.885      ;
; 1.695 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.894      ;
; 1.710 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.909      ;
; 1.711 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.910      ;
; 1.726 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.925      ;
; 1.727 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.926      ;
; 1.738 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.937      ;
; 1.743 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.942      ;
; 1.743 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.942      ;
; 1.748 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.947      ;
; 1.766 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.965      ;
; 1.771 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.970      ;
; 1.782 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.981      ;
; 1.783 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.982      ;
; 1.792 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.991      ;
; 1.793 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part2[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.992      ;
; 1.793 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part2[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.992      ;
; 1.793 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.992      ;
; 1.799 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.998      ;
; 1.806 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.005      ;
; 1.808 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.007      ;
; 1.817 ; CONTROL_UNIT:control_unit|X_ADDR[11] ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.016      ;
; 1.819 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.018      ;
; 1.836 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.035      ;
; 1.841 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.040      ;
; 1.842 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.041      ;
; 1.842 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.041      ;
; 1.846 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.045      ;
; 1.848 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.047      ;
; 1.854 ; CONTROL_UNIT:control_unit|X_ADDR[12] ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.053      ;
; 1.859 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.058      ;
; 1.864 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.063      ;
; 1.864 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.063      ;
; 1.865 ; CONTROL_UNIT:control_unit|X_ADDR[14] ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.064      ;
; 1.877 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.076      ;
; 1.881 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.080      ;
; 1.884 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.083      ;
; 1.894 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.093      ;
; 1.895 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.094      ;
; 1.897 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.096      ;
; 1.901 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.100      ;
; 1.911 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.110      ;
; 1.914 ; CONTROL_UNIT:control_unit|X_ADDR[11] ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.113      ;
+-------+--------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.512 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.712      ;
; 0.514 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.714      ;
; 0.517 ; VGA_DRIVER:driver|pixel_count[9] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.717      ;
; 0.518 ; VGA_DRIVER:driver|line_count[9]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.718      ;
; 0.522 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.721      ;
; 0.523 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.722      ;
; 0.523 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.722      ;
; 0.526 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.725      ;
; 0.526 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.725      ;
; 0.527 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.726      ;
; 0.529 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.729      ;
; 0.530 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.729      ;
; 0.531 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.731      ;
; 0.535 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[0]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.734      ;
; 0.536 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.736      ;
; 0.537 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.737      ;
; 0.539 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.739      ;
; 0.587 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.277      ; 1.033      ;
; 0.606 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.277      ; 1.052      ;
; 0.624 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.283      ; 1.076      ;
; 0.643 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.283      ; 1.095      ;
; 0.670 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.283      ; 1.122      ;
; 0.688 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.888      ;
; 0.737 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.278      ; 1.184      ;
; 0.746 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.278      ; 1.193      ;
; 0.759 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.959      ;
; 0.761 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.961      ;
; 0.762 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.962      ;
; 0.762 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.961      ;
; 0.767 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.966      ;
; 0.768 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.968      ;
; 0.769 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.970      ;
; 0.771 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.970      ;
; 0.771 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.973      ;
; 0.775 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.974      ;
; 0.776 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.976      ;
; 0.776 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.975      ;
; 0.777 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.977      ;
; 0.779 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.978      ;
; 0.779 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.978      ;
; 0.782 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.981      ;
; 0.785 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.985      ;
; 0.786 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.985      ;
; 0.788 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.988      ;
; 0.792 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.992      ;
; 0.801 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 1.262      ;
; 0.821 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.276      ; 1.266      ;
; 0.832 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.278      ; 1.279      ;
; 0.832 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.282      ; 1.283      ;
; 0.833 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.284      ; 1.286      ;
; 0.845 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.286      ;
; 0.847 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.270      ; 1.286      ;
; 0.848 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.048      ;
; 0.851 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.051      ;
; 0.851 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.050      ;
; 0.855 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.055      ;
; 0.856 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.055      ;
; 0.857 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.057      ;
; 0.858 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.058      ;
; 0.860 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.059      ;
; 0.861 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.060      ;
; 0.862 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.282      ; 1.313      ;
; 0.862 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.062      ;
; 0.863 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.062      ;
; 0.864 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.064      ;
; 0.865 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.065      ;
; 0.865 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.064      ;
; 0.866 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.066      ;
; 0.867 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.066      ;
; 0.868 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.067      ;
; 0.868 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.067      ;
; 0.869 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.319      ;
; 0.871 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.070      ;
; 0.872 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.284      ; 1.325      ;
; 0.872 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.072      ;
; 0.872 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.071      ;
; 0.873 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.073      ;
; 0.875 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.074      ;
; 0.875 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.074      ;
; 0.881 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.081      ;
; 0.882 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.081      ;
; 0.888 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.088      ;
; 0.890 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.284      ; 1.343      ;
; 0.896 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.284      ; 1.349      ;
; 0.901 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.278      ; 1.348      ;
; 0.903 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.353      ;
; 0.904 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.284      ; 1.357      ;
; 0.908 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.276      ; 1.353      ;
; 0.913 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.284      ; 1.366      ;
; 0.915 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.284      ; 1.368      ;
; 0.919 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.284      ; 1.372      ;
; 0.937 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.137      ;
; 0.944 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.144      ;
; 0.944 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.144      ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.916 ; -51.719       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 35.160 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.323 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.225 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.305 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLOCK_50                                             ; 9.416  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.751  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.754 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.615 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                               ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.916 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.077      ; 2.676      ;
; -0.916 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.077      ; 2.676      ;
; -0.914 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.080      ; 2.677      ;
; -0.876 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.634      ;
; -0.876 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.634      ;
; -0.875 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.633      ;
; -0.875 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.633      ;
; -0.874 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.078      ; 2.635      ;
; -0.873 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.078      ; 2.634      ;
; -0.868 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.077      ; 2.628      ;
; -0.868 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.077      ; 2.628      ;
; -0.866 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.080      ; 2.629      ;
; -0.849 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.077      ; 2.609      ;
; -0.849 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.077      ; 2.609      ;
; -0.848 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.081      ; 2.612      ;
; -0.848 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.081      ; 2.612      ;
; -0.847 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.080      ; 2.610      ;
; -0.846 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.084      ; 2.613      ;
; -0.832 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.078      ; 2.593      ;
; -0.832 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.078      ; 2.593      ;
; -0.830 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.081      ; 2.594      ;
; -0.828 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.586      ;
; -0.828 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.586      ;
; -0.827 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.585      ;
; -0.827 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.585      ;
; -0.826 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.078      ; 2.587      ;
; -0.825 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.078      ; 2.586      ;
; -0.809 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.567      ;
; -0.809 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.567      ;
; -0.808 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.566      ;
; -0.808 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.566      ;
; -0.807 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.078      ; 2.568      ;
; -0.806 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.078      ; 2.567      ;
; -0.802 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.081      ; 2.566      ;
; -0.802 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.081      ; 2.566      ;
; -0.800 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.084      ; 2.567      ;
; -0.800 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.077      ; 2.560      ;
; -0.800 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.077      ; 2.560      ;
; -0.800 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.081      ; 2.564      ;
; -0.800 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.081      ; 2.564      ;
; -0.798 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.080      ; 2.561      ;
; -0.798 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.084      ; 2.565      ;
; -0.794 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.081      ; 2.558      ;
; -0.794 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.081      ; 2.558      ;
; -0.792 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.084      ; 2.559      ;
; -0.784 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.078      ; 2.545      ;
; -0.784 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.078      ; 2.545      ;
; -0.783 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.077      ; 2.543      ;
; -0.783 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.077      ; 2.543      ;
; -0.782 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.081      ; 2.546      ;
; -0.781 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.080      ; 2.544      ;
; -0.781 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.081      ; 2.545      ;
; -0.781 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.081      ; 2.545      ;
; -0.779 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.084      ; 2.546      ;
; -0.770 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.083      ; 2.536      ;
; -0.770 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.083      ; 2.536      ;
; -0.768 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.086      ; 2.537      ;
; -0.766 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.087      ; 2.536      ;
; -0.766 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.087      ; 2.536      ;
; -0.765 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.078      ; 2.526      ;
; -0.765 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.078      ; 2.526      ;
; -0.764 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.090      ; 2.537      ;
; -0.763 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.081      ; 2.527      ;
; -0.760 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.518      ;
; -0.760 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.518      ;
; -0.759 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.517      ;
; -0.759 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.517      ;
; -0.758 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.078      ; 2.519      ;
; -0.757 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.078      ; 2.518      ;
; -0.752 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.073      ; 2.508      ;
; -0.752 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.073      ; 2.508      ;
; -0.750 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.076      ; 2.509      ;
; -0.744 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.073      ; 2.500      ;
; -0.744 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.073      ; 2.500      ;
; -0.743 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.501      ;
; -0.743 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.501      ;
; -0.742 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.500      ;
; -0.742 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.075      ; 2.500      ;
; -0.742 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.076      ; 2.501      ;
; -0.741 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.078      ; 2.502      ;
; -0.740 ; CONTROL_UNIT:control_unit|X_ADDR[9] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.078      ; 2.501      ;
; -0.734 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.081      ; 2.498      ;
; -0.734 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.081      ; 2.498      ;
; -0.733 ; CONTROL_UNIT:control_unit|X_ADDR[8] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.077      ; 2.493      ;
; -0.733 ; CONTROL_UNIT:control_unit|X_ADDR[8] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.077      ; 2.493      ;
; -0.732 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.081      ; 2.496      ;
; -0.732 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.081      ; 2.496      ;
; -0.732 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.084      ; 2.499      ;
; -0.731 ; CONTROL_UNIT:control_unit|X_ADDR[8] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.080      ; 2.494      ;
; -0.730 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.084      ; 2.497      ;
; -0.730 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.084      ; 2.497      ;
; -0.730 ; CONTROL_UNIT:control_unit|X_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.084      ; 2.497      ;
; -0.728 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.087      ; 2.498      ;
; -0.727 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.081      ; 2.491      ;
; -0.727 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.081      ; 2.491      ;
; -0.725 ; CONTROL_UNIT:control_unit|X_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.084      ; 2.492      ;
; -0.722 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.083      ; 2.488      ;
; -0.722 ; CONTROL_UNIT:control_unit|X_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.083      ; 2.488      ;
; -0.721 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_we_reg       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.082      ; 2.486      ;
; -0.721 ; CONTROL_UNIT:control_unit|X_ADDR[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.674        ; 0.082      ; 2.486      ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                           ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 35.160 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.942      ;
; 35.164 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.938      ;
; 35.265 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.837      ;
; 35.269 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.833      ;
; 35.315 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.787      ;
; 35.319 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.783      ;
; 35.328 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.774      ;
; 35.332 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.770      ;
; 35.354 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.748      ;
; 35.358 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.744      ;
; 35.368 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.733      ;
; 35.393 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.709      ;
; 35.397 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.705      ;
; 35.421 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.681      ;
; 35.425 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.677      ;
; 35.450 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.652      ;
; 35.454 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.093      ; 4.648      ;
; 35.473 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.628      ;
; 35.484 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 4.622      ;
; 35.523 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.578      ;
; 35.530 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 4.576      ;
; 35.536 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.565      ;
; 35.562 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.539      ;
; 35.563 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.550      ;
; 35.566 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.106      ; 4.549      ;
; 35.574 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 4.543      ;
; 35.574 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.107      ; 4.542      ;
; 35.589 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 4.517      ;
; 35.601 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.500      ;
; 35.629 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.472      ;
; 35.630 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.471      ;
; 35.635 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 4.471      ;
; 35.637 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.085      ; 4.457      ;
; 35.639 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 4.467      ;
; 35.642 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 4.458      ;
; 35.652 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 4.454      ;
; 35.653 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 4.443      ;
; 35.658 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.443      ;
; 35.668 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.445      ;
; 35.671 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.106      ; 4.444      ;
; 35.678 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 4.428      ;
; 35.679 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 4.438      ;
; 35.679 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.107      ; 4.437      ;
; 35.685 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 4.421      ;
; 35.698 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 4.408      ;
; 35.702 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 4.415      ;
; 35.717 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 4.389      ;
; 35.718 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.395      ;
; 35.720 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.387      ;
; 35.721 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.106      ; 4.394      ;
; 35.724 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 4.382      ;
; 35.729 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 4.388      ;
; 35.729 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.107      ; 4.387      ;
; 35.730 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 4.382      ;
; 35.731 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.382      ;
; 35.734 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.106      ; 4.381      ;
; 35.735 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 4.382      ;
; 35.735 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.366      ;
; 35.742 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.085      ; 4.352      ;
; 35.742 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 4.375      ;
; 35.742 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.107      ; 4.374      ;
; 35.745 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 4.361      ;
; 35.747 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 4.353      ;
; 35.757 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.356      ;
; 35.758 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 4.338      ;
; 35.760 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.106      ; 4.355      ;
; 35.763 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 4.343      ;
; 35.768 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 4.349      ;
; 35.768 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.107      ; 4.348      ;
; 35.774 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 4.332      ;
; 35.785 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.316      ;
; 35.791 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.101      ; 4.319      ;
; 35.791 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 4.315      ;
; 35.792 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.085      ; 4.302      ;
; 35.796 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.317      ;
; 35.797 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 4.303      ;
; 35.798 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.303      ;
; 35.799 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.106      ; 4.316      ;
; 35.805 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.085      ; 4.289      ;
; 35.807 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 4.310      ;
; 35.807 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 4.310      ;
; 35.807 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.107      ; 4.309      ;
; 35.808 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 4.288      ;
; 35.810 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 4.290      ;
; 35.820 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 4.286      ;
; 35.821 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 4.275      ;
; 35.824 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 4.277      ;
; 35.824 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.289      ;
; 35.825 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.085      ; 4.269      ;
; 35.825 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.098      ; 4.282      ;
; 35.827 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.106      ; 4.288      ;
; 35.831 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.085      ; 4.263      ;
; 35.835 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 4.282      ;
; 35.835 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.107      ; 4.281      ;
; 35.835 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 4.277      ;
; 35.836 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.083      ; 4.256      ;
; 35.836 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 4.264      ;
; 35.840 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 4.277      ;
; 35.847 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 4.249      ;
; 35.848 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 4.248      ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 39.323 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.294      ;
; 39.460 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.157      ;
; 39.499 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.118      ;
; 39.508 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.109      ;
; 39.531 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.086      ;
; 39.560 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.057      ;
; 39.563 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.054      ;
; 39.575 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.042      ;
; 39.583 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.034      ;
; 39.587 ; CONTROL_UNIT:control_unit|X_ADDR[11] ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.030      ;
; 39.629 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.988      ;
; 39.631 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.986      ;
; 39.634 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.983      ;
; 39.685 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.932      ;
; 39.688 ; CONTROL_UNIT:control_unit|X_ADDR[12] ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.929      ;
; 39.719 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.898      ;
; 39.733 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.884      ;
; 39.758 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.859      ;
; 39.790 ; CONTROL_UNIT:control_unit|X_ADDR[13] ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.827      ;
; 39.790 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.827      ;
; 39.797 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.820      ;
; 39.800 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.817      ;
; 39.821 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.796      ;
; 39.842 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.775      ;
; 39.864 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.753      ;
; 39.870 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.747      ;
; 39.873 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.744      ;
; 39.893 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.724      ;
; 39.918 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.699      ;
; 39.932 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.685      ;
; 39.939 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.678      ;
; 39.980 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.637      ;
; 39.994 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
; 40.004 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.613      ;
; 40.007 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.610      ;
; 40.019 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.598      ;
; 40.046 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.571      ;
; 40.051 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.566      ;
; 40.055 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.562      ;
; 40.058 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.559      ;
; 40.061 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.556      ;
; 40.061 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.556      ;
; 40.069 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.548      ;
; 40.078 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.539      ;
; 40.093 ; CONTROL_UNIT:control_unit|X_ADDR[11] ; CONTROL_UNIT:control_unit|X_ADDR[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.524      ;
; 40.098 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.519      ;
; 40.103 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.514      ;
; 40.107 ; CONTROL_UNIT:control_unit|X_ADDR[11] ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.510      ;
; 40.108 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.509      ;
; 40.110 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.507      ;
; 40.112 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.505      ;
; 40.117 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.500      ;
; 40.121 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.496      ;
; 40.122 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.495      ;
; 40.124 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.493      ;
; 40.125 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.492      ;
; 40.126 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.491      ;
; 40.130 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.487      ;
; 40.134 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.483      ;
; 40.134 ; CONTROL_UNIT:control_unit|X_ADDR[11] ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.483      ;
; 40.137 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.480      ;
; 40.140 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.477      ;
; 40.154 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.463      ;
; 40.163 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.454      ;
; 40.169 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.448      ;
; 40.172 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.445      ;
; 40.176 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.441      ;
; 40.176 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.441      ;
; 40.177 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.440      ;
; 40.178 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.439      ;
; 40.179 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.438      ;
; 40.179 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.438      ;
; 40.181 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.436      ;
; 40.184 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.433      ;
; 40.192 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.425      ;
; 40.195 ; CONTROL_UNIT:control_unit|X_ADDR[12] ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.422      ;
; 40.198 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.419      ;
; 40.202 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.415      ;
; 40.221 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.396      ;
; 40.222 ; CONTROL_UNIT:control_unit|X_ADDR[14] ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.395      ;
; 40.232 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.385      ;
; 40.234 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.383      ;
; 40.237 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.380      ;
; 40.240 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.377      ;
; 40.241 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.376      ;
; 40.243 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.374      ;
; 40.243 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.374      ;
; 40.244 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.373      ;
; 40.246 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.371      ;
; 40.258 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.359      ;
; 40.263 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.354      ;
; 40.269 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.348      ;
; 40.283 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.334      ;
; 40.294 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.323      ;
; 40.297 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.320      ;
; 40.297 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.320      ;
; 40.301 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.316      ;
; 40.302 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.315      ;
; 40.306 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.311      ;
; 40.308 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.309      ;
+--------+--------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.225 ; CONTROL_UNIT:control_unit|part2[3]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.632      ;
; 0.232 ; CONTROL_UNIT:control_unit|part2[4]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.277      ; 0.641      ;
; 0.244 ; CONTROL_UNIT:control_unit|part1[2]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.651      ;
; 0.246 ; CONTROL_UNIT:control_unit|part1[2]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.270      ; 0.648      ;
; 0.246 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.274      ; 0.652      ;
; 0.246 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.274      ; 0.652      ;
; 0.252 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.272      ; 0.656      ;
; 0.252 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.659      ;
; 0.254 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.661      ;
; 0.256 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.272      ; 0.660      ;
; 0.257 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.664      ;
; 0.260 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.273      ; 0.665      ;
; 0.262 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.270      ; 0.664      ;
; 0.271 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.273      ; 0.676      ;
; 0.277 ; CONTROL_UNIT:control_unit|part2[4]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.276      ; 0.685      ;
; 0.284 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.273      ; 0.689      ;
; 0.293 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.272      ; 0.697      ;
; 0.296 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.270      ; 0.698      ;
; 0.298 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.705      ;
; 0.305 ; CONTROL_UNIT:control_unit|part1[5]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.283      ; 0.720      ;
; 0.331 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.280      ; 0.743      ;
; 0.332 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.739      ;
; 0.342 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.280      ; 0.754      ;
; 0.347 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.280      ; 0.759      ;
; 0.352 ; CONTROL_UNIT:control_unit|part2[4]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.282      ; 0.766      ;
; 0.371 ; CONTROL_UNIT:control_unit|part1[0]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.278      ; 0.781      ;
; 0.371 ; CONTROL_UNIT:control_unit|part1[7]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.270      ; 0.773      ;
; 0.373 ; CONTROL_UNIT:control_unit|part1[1]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.278      ; 0.783      ;
; 0.374 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.781      ;
; 0.376 ; CONTROL_UNIT:control_unit|part1[6]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.278      ; 0.786      ;
; 0.379 ; CONTROL_UNIT:control_unit|part1[2]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.278      ; 0.789      ;
; 0.381 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.788      ;
; 0.388 ; CONTROL_UNIT:control_unit|part1[2]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.278      ; 0.798      ;
; 0.390 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.274      ; 0.796      ;
; 0.391 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.270      ; 0.793      ;
; 0.395 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.802      ;
; 0.398 ; CONTROL_UNIT:control_unit|part1[1]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.268      ; 0.798      ;
; 0.399 ; CONTROL_UNIT:control_unit|part2[3]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.277      ; 0.808      ;
; 0.405 ; CONTROL_UNIT:control_unit|part2[3]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.277      ; 0.814      ;
; 0.406 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.274      ; 0.812      ;
; 0.409 ; CONTROL_UNIT:control_unit|part1[5]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.278      ; 0.819      ;
; 0.415 ; CONTROL_UNIT:control_unit|part1[0]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.283      ; 0.830      ;
; 0.416 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.823      ;
; 0.416 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.274      ; 0.822      ;
; 0.418 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.267      ; 0.817      ;
; 0.420 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.274      ; 0.826      ;
; 0.421 ; CONTROL_UNIT:control_unit|part1[6]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.277      ; 0.830      ;
; 0.421 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.280      ; 0.833      ;
; 0.421 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.274      ; 0.827      ;
; 0.424 ; CONTROL_UNIT:control_unit|part1[0]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.283      ; 0.839      ;
; 0.424 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.831      ;
; 0.425 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.267      ; 0.824      ;
; 0.427 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.280      ; 0.839      ;
; 0.428 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.274      ; 0.834      ;
; 0.430 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.265      ; 0.827      ;
; 0.431 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.281      ; 0.844      ;
; 0.435 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.270      ; 0.837      ;
; 0.435 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.842      ;
; 0.435 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.842      ;
; 0.436 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.273      ; 0.841      ;
; 0.438 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.272      ; 0.842      ;
; 0.439 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.277      ; 0.848      ;
; 0.439 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.270      ; 0.841      ;
; 0.441 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.267      ; 0.840      ;
; 0.442 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.849      ;
; 0.446 ; CONTROL_UNIT:control_unit|part1[6]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.284      ; 0.862      ;
; 0.447 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.274      ; 0.853      ;
; 0.449 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.274      ; 0.855      ;
; 0.456 ; CONTROL_UNIT:control_unit|part1[5]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.278      ; 0.866      ;
; 0.456 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.281      ; 0.869      ;
; 0.456 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.281      ; 0.869      ;
; 0.457 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.265      ; 0.854      ;
; 0.457 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.280      ; 0.869      ;
; 0.457 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.267      ; 0.856      ;
; 0.459 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.866      ;
; 0.460 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.279      ; 0.871      ;
; 0.462 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.274      ; 0.868      ;
; 0.462 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.274      ; 0.868      ;
; 0.463 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.267      ; 0.862      ;
; 0.465 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.872      ;
; 0.468 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.280      ; 0.880      ;
; 0.468 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.281      ; 0.881      ;
; 0.470 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.277      ; 0.879      ;
; 0.471 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.878      ;
; 0.472 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.280      ; 0.884      ;
; 0.472 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.279      ; 0.883      ;
; 0.473 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.280      ; 0.885      ;
; 0.474 ; CONTROL_UNIT:control_unit|part2[4]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.281      ; 0.887      ;
; 0.474 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.280      ; 0.886      ;
; 0.475 ; CONTROL_UNIT:control_unit|X_ADDR[12] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.280      ; 0.887      ;
; 0.475 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.279      ; 0.886      ;
; 0.476 ; CONTROL_UNIT:control_unit|part1[0]   ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_datain_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.284      ; 0.892      ;
; 0.476 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.280      ; 0.888      ;
; 0.479 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.280      ; 0.891      ;
; 0.480 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.280      ; 0.892      ;
; 0.482 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.280      ; 0.894      ;
; 0.482 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.889      ;
; 0.482 ; CONTROL_UNIT:control_unit|X_ADDR[12] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.275      ; 0.889      ;
; 0.485 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.274      ; 0.891      ;
; 0.485 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.273      ; 0.890      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+-------+--------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.304 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.306 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.310 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.381 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|w_en       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.502      ;
; 0.453 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.463 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.466 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.476 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.488 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|write      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.609      ;
; 0.516 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
; 0.529 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.628 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.749      ;
; 0.631 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.752      ;
; 0.684 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.804      ;
; 0.694 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.815      ;
; 0.756 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part1[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.877      ;
; 0.756 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part1[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.877      ;
; 0.756 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part1[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.877      ;
; 0.756 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part1[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.877      ;
; 0.756 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part1[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.877      ;
; 0.756 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part1[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.877      ;
; 0.782 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.902      ;
; 0.787 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.907      ;
; 0.787 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.907      ;
; 0.789 ; CONTROL_UNIT:control_unit|X_ADDR[13] ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.909      ;
; 0.804 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.924      ;
; 0.818 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.938      ;
; 0.823 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.943      ;
; 0.831 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.951      ;
; 0.866 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.986      ;
; 0.880 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.000      ;
; 0.880 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.000      ;
; 0.894 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.014      ;
; 0.896 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.016      ;
; 0.900 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.020      ;
; 0.904 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.024      ;
; 0.907 ; CONTROL_UNIT:control_unit|X_ADDR[12] ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.027      ;
; 0.913 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.033      ;
; 0.926 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.046      ;
; 0.927 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.047      ;
; 0.929 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.049      ;
; 0.932 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.052      ;
; 0.940 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.060      ;
; 0.942 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.062      ;
; 0.945 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.065      ;
; 0.946 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.066      ;
; 0.946 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.066      ;
; 0.949 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.069      ;
; 0.956 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.076      ;
; 0.959 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.079      ;
; 0.963 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.083      ;
; 0.976 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.096      ;
; 0.979 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.099      ;
; 0.992 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.112      ;
; 0.992 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.112      ;
; 0.995 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.115      ;
; 1.005 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.125      ;
; 1.008 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.128      ;
; 1.011 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.131      ;
; 1.012 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.132      ;
; 1.015 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.135      ;
; 1.018 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.138      ;
; 1.026 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.146      ;
; 1.028 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.148      ;
; 1.028 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.148      ;
; 1.032 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.152      ;
; 1.046 ; CONTROL_UNIT:control_unit|X_ADDR[11] ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.166      ;
; 1.053 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part2[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.175      ;
; 1.053 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|part2[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.175      ;
; 1.057 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.177      ;
; 1.057 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.177      ;
; 1.061 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.181      ;
; 1.070 ; CONTROL_UNIT:control_unit|X_ADDR[6]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.190      ;
; 1.071 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.191      ;
; 1.073 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.193      ;
; 1.077 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.197      ;
; 1.077 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.197      ;
; 1.078 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.198      ;
; 1.079 ; CONTROL_UNIT:control_unit|X_ADDR[12] ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.199      ;
; 1.088 ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.208      ;
; 1.091 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.211      ;
; 1.091 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.211      ;
; 1.093 ; CONTROL_UNIT:control_unit|X_ADDR[14] ; CONTROL_UNIT:control_unit|X_ADDR[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.213      ;
; 1.093 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.213      ;
; 1.095 ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.215      ;
; 1.097 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.217      ;
; 1.110 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.231      ;
; 1.119 ; CONTROL_UNIT:control_unit|X_ADDR[3]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.239      ;
; 1.123 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.243      ;
; 1.123 ; CONTROL_UNIT:control_unit|X_ADDR[11] ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.243      ;
; 1.124 ; CONTROL_UNIT:control_unit|write      ; CONTROL_UNIT:control_unit|X_ADDR[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.245      ;
; 1.133 ; CONTROL_UNIT:control_unit|X_ADDR[2]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.253      ;
; 1.134 ; CONTROL_UNIT:control_unit|X_ADDR[7]  ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.254      ;
; 1.135 ; CONTROL_UNIT:control_unit|X_ADDR[4]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.255      ;
; 1.136 ; CONTROL_UNIT:control_unit|X_ADDR[0]  ; CONTROL_UNIT:control_unit|X_ADDR[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.256      ;
; 1.138 ; CONTROL_UNIT:control_unit|X_ADDR[10] ; CONTROL_UNIT:control_unit|X_ADDR[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.258      ;
; 1.139 ; CONTROL_UNIT:control_unit|X_ADDR[5]  ; CONTROL_UNIT:control_unit|X_ADDR[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.259      ;
; 1.143 ; CONTROL_UNIT:control_unit|X_ADDR[1]  ; CONTROL_UNIT:control_unit|X_ADDR[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.263      ;
+-------+--------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.305 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.308 ; VGA_DRIVER:driver|line_count[9]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; VGA_DRIVER:driver|pixel_count[9] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.314 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.318 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.439      ;
; 0.319 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.440      ;
; 0.320 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[0]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.441      ;
; 0.321 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.603      ;
; 0.322 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.443      ;
; 0.322 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.443      ;
; 0.336 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.618      ;
; 0.348 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.634      ;
; 0.356 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.642      ;
; 0.372 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.658      ;
; 0.409 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.530      ;
; 0.414 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.696      ;
; 0.420 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.703      ;
; 0.454 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
; 0.458 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.578      ;
; 0.462 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 0.743      ;
; 0.463 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 0.756      ;
; 0.464 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.584      ;
; 0.466 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.468 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.757      ;
; 0.472 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.594      ;
; 0.476 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.596      ;
; 0.477 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.597      ;
; 0.479 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.762      ;
; 0.479 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.600      ;
; 0.480 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.765      ;
; 0.480 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.601      ;
; 0.483 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 0.760      ;
; 0.486 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 0.761      ;
; 0.497 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.782      ;
; 0.498 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.785      ;
; 0.503 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.787      ;
; 0.504 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.791      ;
; 0.516 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.803      ;
; 0.517 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.638      ;
; 0.520 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.641      ;
; 0.524 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.645      ;
; 0.526 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.812      ;
; 0.528 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.815      ;
; 0.529 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.811      ;
; 0.529 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.818      ;
; 0.531 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.819      ;
; 0.532 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.653      ;
; 0.535 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.656      ;
; 0.535 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.656      ;
; 0.535 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.655      ;
; 0.535 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 0.815      ;
; 0.538 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.658      ;
; 0.538 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.658      ;
; 0.539 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.659      ;
; 0.540 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.660      ;
; 0.542 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.662      ;
; 0.542 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.663      ;
; 0.543 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.829      ;
; 0.545 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.666      ;
; 0.552 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.838      ;
; 0.558 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.845      ;
; 0.564 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 0.856      ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -2.791   ; 0.225 ; N/A      ; N/A     ; 9.416               ;
;  CLOCK_50                                             ; N/A      ; N/A   ; N/A      ; N/A     ; 9.416               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 37.568   ; 0.304 ; N/A      ; N/A     ; 20.577              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 31.552   ; 0.305 ; N/A      ; N/A     ; 19.743              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -2.791   ; 0.225 ; N/A      ; N/A     ; 9.744               ;
; Design-wide TNS                                       ; -184.918 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                             ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -184.918 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; GPIO_0_D[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[20] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[21] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[22] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[23] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[24] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[25] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[26] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[27] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[28] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[29] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[30] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[31] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[32] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[33] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------+
; Input Transition Times                                          ;
+--------------+--------------+-----------------+-----------------+
; Pin          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------+--------------+-----------------+-----------------+
; GPIO_1_D[0]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[1]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[2]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[3]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[4]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[5]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[6]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[7]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[8]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[9]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[10] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[11] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[12] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[13] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[24] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[25] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[26] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[27] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[28] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[29] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[30] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[31] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[32] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[33] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[16] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[17] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[18] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[19] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[20] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[21] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[22] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[23] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[15] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[14] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+--------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO_0_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[33] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO_0_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0_D[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[33] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO_0_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[33] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 145      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 18758    ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 3433     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 145      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 18758    ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 3433     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 72    ; 72   ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 168   ; 168  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                    ;
+------------------------------------------------------+------------------------------------------------------+-----------+---------------+
; Target                                               ; Clock                                                ; Type      ; Status        ;
+------------------------------------------------------+------------------------------------------------------+-----------+---------------+
; CLOCK_50                                             ; CLOCK_50                                             ; Base      ; Constrained   ;
; GPIO_1_D[15]                                         ;                                                      ; Base      ; Unconstrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained   ;
+------------------------------------------------------+------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; GPIO_1_D[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; GPIO_0_D[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; GPIO_1_D[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; GPIO_0_D[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Oct 31 22:49:49 2018
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'DE0_NANO.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: GPIO_1_D[15] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CONTROL_UNIT:control_unit|Y_ADDR[0] is being clocked by GPIO_1_D[15]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.791
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.791            -184.918 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    31.552               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    37.568               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.569               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.570               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.744
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.744               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.747               0.000 CLOCK_50 
    Info (332119):    19.746               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    20.580               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: GPIO_1_D[15] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CONTROL_UNIT:control_unit|Y_ADDR[0] is being clocked by GPIO_1_D[15]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.292
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.292            -151.656 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    32.447               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    37.996               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.442               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.510               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.512               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.709               0.000 CLOCK_50 
    Info (332119):     9.745               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.743               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    20.577               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: GPIO_1_D[15] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CONTROL_UNIT:control_unit|Y_ADDR[0] is being clocked by GPIO_1_D[15]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.916
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.916             -51.719 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    35.160               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    39.323               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.225               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.304               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.305               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.416               0.000 CLOCK_50 
    Info (332119):     9.751               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.754               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    20.615               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 669 megabytes
    Info: Processing ended: Wed Oct 31 22:49:53 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


