report number csl tr 95 662 institution stanford university computer systems laboratory title limits of scaling mosfets author mcfarland grant author flynn michael j date january 1995 abstract the fundamental electrical limits of mosfets are discussed and modeled to predict the scaling limits of digital bulk cmos circuits limits discussed include subthreshold currents time dependent dielectric breakdown tddb hot electron effects and drain induced barrier lowering dibl this paper predicts the scaling of bulk cmos mosfets to reach its limits at drawn dimensions of approximately 0.1 um these electrical limits are used to find scaling factors for spice level 3 model parameters and a scalable level 3 device model is presented current trends in scaling interconnects are also discussed ftp reports stanford edu pub cstr reports csl tr 95 662 csl tr 95 662 pdf
