{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 01:09:21 2017 " "Info: Processing started: Fri Nov 10 01:09:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sifoLab4 -c sifoLab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sifoLab4 -c sifoLab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst17\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch1:inst17\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst11\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch1:inst11\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum:inst9\|lpm_latch4:inst3\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"sum:inst9\|lpm_latch4:inst3\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch2:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch2:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch2:inst6\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch2:inst6\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst18\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch1:inst18\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst18\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch1:inst18\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst17\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch1:inst17\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst11\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch1:inst11\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst18\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"control:inst\|lpm_latch1:inst18\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst11\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"control:inst\|lpm_latch1:inst11\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst17\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"control:inst\|lpm_latch1:inst17\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst18\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"control:inst\|lpm_latch1:inst18\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst17\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"control:inst\|lpm_latch1:inst17\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst11\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"control:inst\|lpm_latch1:inst11\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst16\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch1:inst16\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst12\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch1:inst12\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst10\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch1:inst10\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst16\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch1:inst16\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst10\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch1:inst10\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst12\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch1:inst12\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst16\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"control:inst\|lpm_latch1:inst16\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst12\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"control:inst\|lpm_latch1:inst12\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst10\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"control:inst\|lpm_latch1:inst10\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst16\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"control:inst\|lpm_latch1:inst16\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst12\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"control:inst\|lpm_latch1:inst12\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch1:inst10\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"control:inst\|lpm_latch1:inst10\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum:inst9\|lpm_latch4:inst3\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"sum:inst9\|lpm_latch4:inst3\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum:inst9\|lpm_latch4:inst3\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"sum:inst9\|lpm_latch4:inst3\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum:inst9\|lpm_latch4:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"sum:inst9\|lpm_latch4:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -168 0 136 "clock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "init " "Info: Assuming node \"init\" is a latch enable. Will not compute fmax for this pin." {  } { { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { -40 200 368 -24 "init" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "init_control\[6\] " "Info: Assuming node \"init_control\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "init_control\[3\] " "Info: Assuming node \"init_control\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "init_control\[5\] " "Info: Assuming node \"init_control\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_latch2:inst6\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Detected ripple clock \"control:inst\|lpm_latch2:inst6\|lpm_latch:lpm_latch_component\|latches\[0\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_latch2:inst6\|lpm_latch:lpm_latch_component\|latches\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_latch2:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Detected ripple clock \"control:inst\|lpm_latch2:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_latch2:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode102w\[3\]~0 " "Info: Detected gated clock \"control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode102w\[3\]~0\" as buffer" {  } { { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 34 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode102w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode51w\[3\]~0 " "Info: Detected gated clock \"control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode51w\[3\]~0\" as buffer" {  } { { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 45 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode51w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode61w\[3\]~0 " "Info: Detected gated clock \"control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode61w\[3\]~0\" as buffer" {  } { { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 46 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode61w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sum:inst9\|inst14 " "Info: Detected gated clock \"sum:inst9\|inst14\" as buffer" {  } { { "sum.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sum.bdf" { { -72 248 312 -24 "inst14" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sum:inst9\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "registers:inst2\|inst15~0 " "Info: Detected gated clock \"registers:inst2\|inst15~0\" as buffer" {  } { { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 488 232 296 536 "inst15" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "registers:inst2\|inst15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "registers:inst2\|inst9~0 " "Info: Detected gated clock \"registers:inst2\|inst9~0\" as buffer" {  } { { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 152 232 296 200 "inst9" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "registers:inst2\|inst9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "registers:inst2\|inst6~0 " "Info: Detected gated clock \"registers:inst2\|inst6~0\" as buffer" {  } { { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -16 232 296 32 "inst6" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "registers:inst2\|inst6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0 " "Info: Detected gated clock \"control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0\" as buffer" {  } { { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 42 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sum:inst9\|inst15 " "Info: Detected gated clock \"sum:inst9\|inst15\" as buffer" {  } { { "sum.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sum.bdf" { { -16 240 304 32 "inst15" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sum:inst9\|inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "registers:inst2\|inst12~0 " "Info: Detected gated clock \"registers:inst2\|inst12~0\" as buffer" {  } { { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "registers:inst2\|inst12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst41~0 " "Info: Detected gated clock \"control:inst\|inst41~0\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/control.bdf" { { 520 1616 1680 568 "inst41" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst41~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst40~0 " "Info: Detected gated clock \"control:inst\|inst40~0\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/control.bdf" { { 440 1616 1680 488 "inst40" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst40~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control~0 " "Info: Detected gated clock \"control~0\" as buffer" {  } { { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control~1 " "Info: Detected gated clock \"control~1\" as buffer" {  } { { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode81w\[3\]~0 " "Info: Detected gated clock \"control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode81w\[3\]~0\" as buffer" {  } { { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 48 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode81w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode91w\[3\]~0 " "Info: Detected gated clock \"control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode91w\[3\]~0\" as buffer" {  } { { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 49 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode91w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[3\] memory memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0 57.93 MHz 17.262 ns Internal " "Info: Clock \"clock\" has Internal fmax of 57.93 MHz between source register \"registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[3\]\" and destination memory \"memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0\" (period= 17.262 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.956 ns + Longest register memory " "Info: + Longest register to memory delay is 1.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[3\] 1 REG LCCOMB_X19_Y16_N14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y16_N14; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.228 ns) 0.485 ns registers:inst2\|inst21\[3\]~3 2 COMB LCCOMB_X19_Y16_N10 6 " "Info: 2: + IC(0.257 ns) + CELL(0.228 ns) = 0.485 ns; Loc. = LCCOMB_X19_Y16_N10; Fanout = 6; COMB Node = 'registers:inst2\|inst21\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] registers:inst2|inst21[3]~3 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.272 ns) 1.019 ns memory:inst1\|inst12\[3\]~0 3 COMB LCCOMB_X19_Y16_N16 1 " "Info: 3: + IC(0.262 ns) + CELL(0.272 ns) = 1.019 ns; Loc. = LCCOMB_X19_Y16_N16; Fanout = 1; COMB Node = 'memory:inst1\|inst12\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { registers:inst2|inst21[3]~3 memory:inst1|inst12[3]~0 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/memory.bdf" { { 112 576 624 144 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.134 ns) 1.956 ns memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0 4 MEM M512_X24_Y18 1 " "Info: 4: + IC(0.803 ns) + CELL(0.134 ns) = 1.956 ns; Loc. = M512_X24_Y18; Fanout = 1; MEM Node = 'memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { memory:inst1|inst12[3]~0 memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_0ub1.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/altsyncram_0ub1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.634 ns ( 32.41 % ) " "Info: Total cell delay = 0.634 ns ( 32.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 67.59 % ) " "Info: Total interconnect delay = 1.322 ns ( 67.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] registers:inst2|inst21[3]~3 memory:inst1|inst12[3]~0 memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.956 ns" { registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] {} registers:inst2|inst21[3]~3 {} memory:inst1|inst12[3]~0 {} memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.257ns 0.262ns 0.803ns } { 0.000ns 0.228ns 0.272ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.653 ns - Smallest " "Info: - Smallest clock skew is -6.653 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.312 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -168 0 136 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -168 0 136 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.459 ns) 2.312 ns memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0 3 MEM M512_X24_Y18 1 " "Info: 3: + IC(0.656 ns) + CELL(0.459 ns) = 2.312 ns; Loc. = M512_X24_Y18; Fanout = 1; MEM Node = 'memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { clock~clkctrl memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_0ub1.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/altsyncram_0ub1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.79 % ) " "Info: Total cell delay = 1.313 ns ( 56.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 43.21 % ) " "Info: Total interconnect delay = 0.999 ns ( 43.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { clock clock~clkctrl memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.312 ns" { clock {} clock~combout {} clock~clkctrl {} memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.965 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 8.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -168 0 136 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.712 ns) 3.057 ns control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\] 2 REG LCFF_X18_Y17_N5 30 " "Info: 2: + IC(1.491 ns) + CELL(0.712 ns) = 3.057 ns; Loc. = LCFF_X18_Y17_N5; Fanout = 30; REG Node = 'control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.203 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.346 ns) 3.703 ns control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0 3 COMB LCCOMB_X18_Y17_N20 3 " "Info: 3: + IC(0.300 ns) + CELL(0.346 ns) = 3.703 ns; Loc. = LCCOMB_X18_Y17_N20; Fanout = 3; COMB Node = 'control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 } "NODE_NAME" } } { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 42 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 3.975 ns control:inst\|lpm_latch2:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] 4 REG LCCOMB_X18_Y17_N16 11 " "Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 3.975 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 11; REG Node = 'control:inst\|lpm_latch2:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.378 ns) 4.984 ns control:inst\|inst41~0 5 COMB LCCOMB_X19_Y16_N24 2 " "Info: 5: + IC(0.631 ns) + CELL(0.378 ns) = 4.984 ns; Loc. = LCCOMB_X19_Y16_N24; Fanout = 2; COMB Node = 'control:inst\|inst41~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/control.bdf" { { 520 1616 1680 568 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.225 ns) 5.434 ns control~0 6 COMB LCCOMB_X19_Y16_N8 13 " "Info: 6: + IC(0.225 ns) + CELL(0.225 ns) = 5.434 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 13; COMB Node = 'control~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { control:inst|inst41~0 control~0 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.346 ns) 6.178 ns registers:inst2\|inst9~0 7 COMB LCCOMB_X18_Y16_N8 1 " "Info: 7: + IC(0.398 ns) + CELL(0.346 ns) = 6.178 ns; Loc. = LCCOMB_X18_Y16_N8; Fanout = 1; COMB Node = 'registers:inst2\|inst9~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { control~0 registers:inst2|inst9~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 152 232 296 200 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.000 ns) 8.038 ns registers:inst2\|inst9~0clkctrl 8 COMB CLKCTRL_G2 4 " "Info: 8: + IC(1.860 ns) + CELL(0.000 ns) = 8.038 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'registers:inst2\|inst9~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { registers:inst2|inst9~0 registers:inst2|inst9~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 152 232 296 200 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.053 ns) 8.965 ns registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[3\] 9 REG LCCOMB_X19_Y16_N14 3 " "Info: 9: + IC(0.874 ns) + CELL(0.053 ns) = 8.965 ns; Loc. = LCCOMB_X19_Y16_N14; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { registers:inst2|inst9~0clkctrl registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.967 ns ( 33.10 % ) " "Info: Total cell delay = 2.967 ns ( 33.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.998 ns ( 66.90 % ) " "Info: Total interconnect delay = 5.998 ns ( 66.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.965 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst9~0 registers:inst2|inst9~0clkctrl registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.965 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst9~0 {} registers:inst2|inst9~0clkctrl {} registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.491ns 0.300ns 0.219ns 0.631ns 0.225ns 0.398ns 1.860ns 0.874ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.378ns 0.225ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { clock clock~clkctrl memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.312 ns" { clock {} clock~combout {} clock~clkctrl {} memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.965 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst9~0 registers:inst2|inst9~0clkctrl registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.965 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst9~0 {} registers:inst2|inst9~0clkctrl {} registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.491ns 0.300ns 0.219ns 0.631ns 0.225ns 0.398ns 1.860ns 0.874ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.378ns 0.225ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_0ub1.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/altsyncram_0ub1.tdf" 99 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "db/altsyncram_0ub1.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/altsyncram_0ub1.tdf" 99 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] registers:inst2|inst21[3]~3 memory:inst1|inst12[3]~0 memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.956 ns" { registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] {} registers:inst2|inst21[3]~3 {} memory:inst1|inst12[3]~0 {} memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.257ns 0.262ns 0.803ns } { 0.000ns 0.228ns 0.272ns 0.134ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { clock clock~clkctrl memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.312 ns" { clock {} clock~combout {} clock~clkctrl {} memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.965 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst9~0 registers:inst2|inst9~0clkctrl registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.965 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst9~0 {} registers:inst2|inst9~0clkctrl {} registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.491ns 0.300ns 0.219ns 0.631ns 0.225ns 0.398ns 1.860ns 0.874ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.378ns 0.225ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "init register registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] register registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] 310.95 MHz 3.216 ns Internal " "Info: Clock \"init\" has Internal fmax of 310.95 MHz between source register \"registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]\" and destination register \"registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]\" (period= 3.216 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.201 ns + Longest register register " "Info: + Longest register to register delay is 1.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG LCCOMB_X17_Y16_N28 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y16_N28; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.154 ns) 0.372 ns registers:inst2\|inst21\[0\]~11 2 COMB LCCOMB_X17_Y16_N20 5 " "Info: 2: + IC(0.218 ns) + CELL(0.154 ns) = 0.372 ns; Loc. = LCCOMB_X17_Y16_N20; Fanout = 5; COMB Node = 'registers:inst2\|inst21\[0\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] registers:inst2|inst21[0]~11 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.225 ns) 0.904 ns registers:inst2\|inst21\[0\]~34 3 COMB LCCOMB_X17_Y16_N26 4 " "Info: 3: + IC(0.307 ns) + CELL(0.225 ns) = 0.904 ns; Loc. = LCCOMB_X17_Y16_N26; Fanout = 4; COMB Node = 'registers:inst2\|inst21\[0\]~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { registers:inst2|inst21[0]~11 registers:inst2|inst21[0]~34 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.053 ns) 1.201 ns registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] 4 REG LCCOMB_X17_Y16_N30 3 " "Info: 4: + IC(0.244 ns) + CELL(0.053 ns) = 1.201 ns; Loc. = LCCOMB_X17_Y16_N30; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.297 ns" { registers:inst2|inst21[0]~34 registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.432 ns ( 35.97 % ) " "Info: Total cell delay = 0.432 ns ( 35.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.769 ns ( 64.03 % ) " "Info: Total interconnect delay = 0.769 ns ( 64.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] registers:inst2|inst21[0]~11 registers:inst2|inst21[0]~34 registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.201 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} registers:inst2|inst21[0]~11 {} registers:inst2|inst21[0]~34 {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.218ns 0.307ns 0.244ns } { 0.000ns 0.154ns 0.225ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.128 ns - Smallest " "Info: - Smallest clock skew is -1.128 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init destination 5.007 ns + Shortest register " "Info: + Shortest clock path from clock \"init\" to destination register is 5.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns init 1 CLK PIN_M3 25 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 25; CLK Node = 'init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { -40 200 368 -24 "init" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.053 ns) 2.325 ns registers:inst2\|inst6~0 2 COMB LCCOMB_X18_Y16_N26 1 " "Info: 2: + IC(1.408 ns) + CELL(0.053 ns) = 2.325 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 1; COMB Node = 'registers:inst2\|inst6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { init registers:inst2|inst6~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -16 232 296 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.000 ns) 3.900 ns registers:inst2\|inst6~0clkctrl 3 COMB CLKCTRL_G7 4 " "Info: 3: + IC(1.575 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'registers:inst2\|inst6~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -16 232 296 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.225 ns) 5.007 ns registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] 4 REG LCCOMB_X17_Y16_N30 3 " "Info: 4: + IC(0.882 ns) + CELL(0.225 ns) = 5.007 ns; Loc. = LCCOMB_X17_Y16_N30; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.142 ns ( 22.81 % ) " "Info: Total cell delay = 1.142 ns ( 22.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.865 ns ( 77.19 % ) " "Info: Total interconnect delay = 3.865 ns ( 77.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.007 ns" { init registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.007 ns" { init {} init~combout {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.408ns 1.575ns 0.882ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init source 6.135 ns - Longest register " "Info: - Longest clock path from clock \"init\" to source register is 6.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns init 1 CLK PIN_M3 25 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 25; CLK Node = 'init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { -40 200 368 -24 "init" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.053 ns) 2.192 ns control~1 2 COMB LCCOMB_X18_Y17_N10 21 " "Info: 2: + IC(1.275 ns) + CELL(0.053 ns) = 2.192 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 21; COMB Node = 'control~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { init control~1 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.346 ns) 3.183 ns registers:inst2\|inst12~0 3 COMB LCCOMB_X18_Y16_N24 1 " "Info: 3: + IC(0.645 ns) + CELL(0.346 ns) = 3.183 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'registers:inst2\|inst12~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { control~1 registers:inst2|inst12~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.000 ns) 4.999 ns registers:inst2\|inst12~0clkctrl 4 COMB CLKCTRL_G4 4 " "Info: 4: + IC(1.816 ns) + CELL(0.000 ns) = 4.999 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'registers:inst2\|inst12~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.228 ns) 6.135 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] 5 REG LCCOMB_X17_Y16_N28 3 " "Info: 5: + IC(0.908 ns) + CELL(0.228 ns) = 6.135 ns; Loc. = LCCOMB_X17_Y16_N28; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 24.30 % ) " "Info: Total cell delay = 1.491 ns ( 24.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.644 ns ( 75.70 % ) " "Info: Total interconnect delay = 4.644 ns ( 75.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.135 ns" { init control~1 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.135 ns" { init {} init~combout {} control~1 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.275ns 0.645ns 1.816ns 0.908ns } { 0.000ns 0.864ns 0.053ns 0.346ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.007 ns" { init registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.007 ns" { init {} init~combout {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.408ns 1.575ns 0.882ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.135 ns" { init control~1 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.135 ns" { init {} init~combout {} control~1 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.275ns 0.645ns 1.816ns 0.908ns } { 0.000ns 0.864ns 0.053ns 0.346ns 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.887 ns + " "Info: + Micro setup delay of destination is 0.887 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] registers:inst2|inst21[0]~11 registers:inst2|inst21[0]~34 registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.201 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} registers:inst2|inst21[0]~11 {} registers:inst2|inst21[0]~34 {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.218ns 0.307ns 0.244ns } { 0.000ns 0.154ns 0.225ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.007 ns" { init registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.007 ns" { init {} init~combout {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.408ns 1.575ns 0.882ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.135 ns" { init control~1 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.135 ns" { init {} init~combout {} control~1 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.275ns 0.645ns 1.816ns 0.908ns } { 0.000ns 0.864ns 0.053ns 0.346ns 0.000ns 0.228ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "init_control\[6\] register registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] register registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] 374.11 MHz 2.673 ns Internal " "Info: Clock \"init_control\[6\]\" has Internal fmax of 374.11 MHz between source register \"registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\]\" and destination register \"registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[2\]\" (period= 2.673 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.400 ns + Longest register register " "Info: + Longest register to register delay is 1.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] 1 REG LCCOMB_X14_Y16_N30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y16_N30; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.053 ns) 0.294 ns registers:inst2\|inst21\[2\]~5 2 COMB LCCOMB_X14_Y16_N20 5 " "Info: 2: + IC(0.241 ns) + CELL(0.053 ns) = 0.294 ns; Loc. = LCCOMB_X14_Y16_N20; Fanout = 5; COMB Node = 'registers:inst2\|inst21\[2\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.294 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] registers:inst2|inst21[2]~5 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.225 ns) 0.826 ns registers:inst2\|inst21\[2\]~32 3 COMB LCCOMB_X14_Y16_N26 4 " "Info: 3: + IC(0.307 ns) + CELL(0.225 ns) = 0.826 ns; Loc. = LCCOMB_X14_Y16_N26; Fanout = 4; COMB Node = 'registers:inst2\|inst21\[2\]~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { registers:inst2|inst21[2]~5 registers:inst2|inst21[2]~32 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.228 ns) 1.400 ns registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] 4 REG LCCOMB_X14_Y16_N14 3 " "Info: 4: + IC(0.346 ns) + CELL(0.228 ns) = 1.400 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { registers:inst2|inst21[2]~32 registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.506 ns ( 36.14 % ) " "Info: Total cell delay = 0.506 ns ( 36.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.894 ns ( 63.86 % ) " "Info: Total interconnect delay = 0.894 ns ( 63.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] registers:inst2|inst21[2]~5 registers:inst2|inst21[2]~32 registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.400 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] {} registers:inst2|inst21[2]~5 {} registers:inst2|inst21[2]~32 {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.241ns 0.307ns 0.346ns } { 0.000ns 0.053ns 0.225ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.466 ns - Smallest " "Info: - Smallest clock skew is -0.466 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init_control\[6\] destination 5.518 ns + Shortest register " "Info: + Shortest clock path from clock \"init_control\[6\]\" to destination register is 5.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns init_control\[6\] 1 CLK PIN_C12 11 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 11; CLK Node = 'init_control\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_control[6] } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.228 ns) 2.271 ns control~0 2 COMB LCCOMB_X19_Y16_N8 13 " "Info: 2: + IC(1.234 ns) + CELL(0.228 ns) = 2.271 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 13; COMB Node = 'control~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { init_control[6] control~0 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 2.672 ns registers:inst2\|inst15~0 3 COMB LCCOMB_X18_Y16_N12 1 " "Info: 3: + IC(0.348 ns) + CELL(0.053 ns) = 2.672 ns; Loc. = LCCOMB_X18_Y16_N12; Fanout = 1; COMB Node = 'registers:inst2\|inst15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { control~0 registers:inst2|inst15~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 488 232 296 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.000 ns) 4.573 ns registers:inst2\|inst15~0clkctrl 4 COMB CLKCTRL_G10 4 " "Info: 4: + IC(1.901 ns) + CELL(0.000 ns) = 4.573 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'registers:inst2\|inst15~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 488 232 296 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.053 ns) 5.518 ns registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] 5 REG LCCOMB_X14_Y16_N14 3 " "Info: 5: + IC(0.892 ns) + CELL(0.053 ns) = 5.518 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.143 ns ( 20.71 % ) " "Info: Total cell delay = 1.143 ns ( 20.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.375 ns ( 79.29 % ) " "Info: Total interconnect delay = 4.375 ns ( 79.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.518 ns" { init_control[6] control~0 registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.518 ns" { init_control[6] {} init_control[6]~combout {} control~0 {} registers:inst2|inst15~0 {} registers:inst2|inst15~0clkctrl {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.234ns 0.348ns 1.901ns 0.892ns } { 0.000ns 0.809ns 0.228ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init_control\[6\] source 5.984 ns - Longest register " "Info: - Longest clock path from clock \"init_control\[6\]\" to source register is 5.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns init_control\[6\] 1 CLK PIN_C12 11 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 11; CLK Node = 'init_control\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_control[6] } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.228 ns) 2.271 ns control~0 2 COMB LCCOMB_X19_Y16_N8 13 " "Info: 2: + IC(1.234 ns) + CELL(0.228 ns) = 2.271 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 13; COMB Node = 'control~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { init_control[6] control~0 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.225 ns) 3.066 ns registers:inst2\|inst12~0 3 COMB LCCOMB_X18_Y16_N24 1 " "Info: 3: + IC(0.570 ns) + CELL(0.225 ns) = 3.066 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'registers:inst2\|inst12~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.795 ns" { control~0 registers:inst2|inst12~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.000 ns) 4.882 ns registers:inst2\|inst12~0clkctrl 4 COMB CLKCTRL_G4 4 " "Info: 4: + IC(1.816 ns) + CELL(0.000 ns) = 4.882 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'registers:inst2\|inst12~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.225 ns) 5.984 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] 5 REG LCCOMB_X14_Y16_N30 3 " "Info: 5: + IC(0.877 ns) + CELL(0.225 ns) = 5.984 ns; Loc. = LCCOMB_X14_Y16_N30; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.487 ns ( 24.85 % ) " "Info: Total cell delay = 1.487 ns ( 24.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.497 ns ( 75.15 % ) " "Info: Total interconnect delay = 4.497 ns ( 75.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.984 ns" { init_control[6] control~0 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.984 ns" { init_control[6] {} init_control[6]~combout {} control~0 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.234ns 0.570ns 1.816ns 0.877ns } { 0.000ns 0.809ns 0.228ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.518 ns" { init_control[6] control~0 registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.518 ns" { init_control[6] {} init_control[6]~combout {} control~0 {} registers:inst2|inst15~0 {} registers:inst2|inst15~0clkctrl {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.234ns 0.348ns 1.901ns 0.892ns } { 0.000ns 0.809ns 0.228ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.984 ns" { init_control[6] control~0 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.984 ns" { init_control[6] {} init_control[6]~combout {} control~0 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.234ns 0.570ns 1.816ns 0.877ns } { 0.000ns 0.809ns 0.228ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.807 ns + " "Info: + Micro setup delay of destination is 0.807 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] registers:inst2|inst21[2]~5 registers:inst2|inst21[2]~32 registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.400 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] {} registers:inst2|inst21[2]~5 {} registers:inst2|inst21[2]~32 {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.241ns 0.307ns 0.346ns } { 0.000ns 0.053ns 0.225ns 0.228ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.518 ns" { init_control[6] control~0 registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.518 ns" { init_control[6] {} init_control[6]~combout {} control~0 {} registers:inst2|inst15~0 {} registers:inst2|inst15~0clkctrl {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.234ns 0.348ns 1.901ns 0.892ns } { 0.000ns 0.809ns 0.228ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.984 ns" { init_control[6] control~0 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.984 ns" { init_control[6] {} init_control[6]~combout {} control~0 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.234ns 0.570ns 1.816ns 0.877ns } { 0.000ns 0.809ns 0.228ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "init_control\[3\] register registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] register registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] 420.7 MHz 2.377 ns Internal " "Info: Clock \"init_control\[3\]\" has Internal fmax of 420.7 MHz between source register \"registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]\" and destination register \"registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]\" (period= 2.377 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.201 ns + Longest register register " "Info: + Longest register to register delay is 1.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG LCCOMB_X17_Y16_N28 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y16_N28; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.154 ns) 0.372 ns registers:inst2\|inst21\[0\]~11 2 COMB LCCOMB_X17_Y16_N20 5 " "Info: 2: + IC(0.218 ns) + CELL(0.154 ns) = 0.372 ns; Loc. = LCCOMB_X17_Y16_N20; Fanout = 5; COMB Node = 'registers:inst2\|inst21\[0\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] registers:inst2|inst21[0]~11 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.225 ns) 0.904 ns registers:inst2\|inst21\[0\]~34 3 COMB LCCOMB_X17_Y16_N26 4 " "Info: 3: + IC(0.307 ns) + CELL(0.225 ns) = 0.904 ns; Loc. = LCCOMB_X17_Y16_N26; Fanout = 4; COMB Node = 'registers:inst2\|inst21\[0\]~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { registers:inst2|inst21[0]~11 registers:inst2|inst21[0]~34 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.053 ns) 1.201 ns registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] 4 REG LCCOMB_X17_Y16_N30 3 " "Info: 4: + IC(0.244 ns) + CELL(0.053 ns) = 1.201 ns; Loc. = LCCOMB_X17_Y16_N30; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.297 ns" { registers:inst2|inst21[0]~34 registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.432 ns ( 35.97 % ) " "Info: Total cell delay = 0.432 ns ( 35.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.769 ns ( 64.03 % ) " "Info: Total interconnect delay = 0.769 ns ( 64.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] registers:inst2|inst21[0]~11 registers:inst2|inst21[0]~34 registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.201 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} registers:inst2|inst21[0]~11 {} registers:inst2|inst21[0]~34 {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.218ns 0.307ns 0.244ns } { 0.000ns 0.154ns 0.225ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.289 ns - Smallest " "Info: - Smallest clock skew is -0.289 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init_control\[3\] destination 4.996 ns + Shortest register " "Info: + Shortest clock path from clock \"init_control\[3\]\" to destination register is 4.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns init_control\[3\] 1 CLK PIN_M2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 10; CLK Node = 'init_control\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_control[3] } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.228 ns) 2.314 ns registers:inst2\|inst6~0 2 COMB LCCOMB_X18_Y16_N26 1 " "Info: 2: + IC(1.222 ns) + CELL(0.228 ns) = 2.314 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 1; COMB Node = 'registers:inst2\|inst6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { init_control[3] registers:inst2|inst6~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -16 232 296 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.000 ns) 3.889 ns registers:inst2\|inst6~0clkctrl 3 COMB CLKCTRL_G7 4 " "Info: 3: + IC(1.575 ns) + CELL(0.000 ns) = 3.889 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'registers:inst2\|inst6~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -16 232 296 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.225 ns) 4.996 ns registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] 4 REG LCCOMB_X17_Y16_N30 3 " "Info: 4: + IC(0.882 ns) + CELL(0.225 ns) = 4.996 ns; Loc. = LCCOMB_X17_Y16_N30; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.317 ns ( 26.36 % ) " "Info: Total cell delay = 1.317 ns ( 26.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.679 ns ( 73.64 % ) " "Info: Total interconnect delay = 3.679 ns ( 73.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.996 ns" { init_control[3] registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.996 ns" { init_control[3] {} init_control[3]~combout {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.222ns 1.575ns 0.882ns } { 0.000ns 0.864ns 0.228ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init_control\[3\] source 5.285 ns - Longest register " "Info: - Longest clock path from clock \"init_control\[3\]\" to source register is 5.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns init_control\[3\] 1 CLK PIN_M2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 10; CLK Node = 'init_control\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_control[3] } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.228 ns) 2.333 ns registers:inst2\|inst12~0 2 COMB LCCOMB_X18_Y16_N24 1 " "Info: 2: + IC(1.241 ns) + CELL(0.228 ns) = 2.333 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'registers:inst2\|inst12~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { init_control[3] registers:inst2|inst12~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.000 ns) 4.149 ns registers:inst2\|inst12~0clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(1.816 ns) + CELL(0.000 ns) = 4.149 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'registers:inst2\|inst12~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.228 ns) 5.285 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] 4 REG LCCOMB_X17_Y16_N28 3 " "Info: 4: + IC(0.908 ns) + CELL(0.228 ns) = 5.285 ns; Loc. = LCCOMB_X17_Y16_N28; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 24.98 % ) " "Info: Total cell delay = 1.320 ns ( 24.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.965 ns ( 75.02 % ) " "Info: Total interconnect delay = 3.965 ns ( 75.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.285 ns" { init_control[3] registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.285 ns" { init_control[3] {} init_control[3]~combout {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.241ns 1.816ns 0.908ns } { 0.000ns 0.864ns 0.228ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.996 ns" { init_control[3] registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.996 ns" { init_control[3] {} init_control[3]~combout {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.222ns 1.575ns 0.882ns } { 0.000ns 0.864ns 0.228ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.285 ns" { init_control[3] registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.285 ns" { init_control[3] {} init_control[3]~combout {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.241ns 1.816ns 0.908ns } { 0.000ns 0.864ns 0.228ns 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.887 ns + " "Info: + Micro setup delay of destination is 0.887 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] registers:inst2|inst21[0]~11 registers:inst2|inst21[0]~34 registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.201 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} registers:inst2|inst21[0]~11 {} registers:inst2|inst21[0]~34 {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.218ns 0.307ns 0.244ns } { 0.000ns 0.154ns 0.225ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.996 ns" { init_control[3] registers:inst2|inst6~0 registers:inst2|inst6~0clkctrl registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.996 ns" { init_control[3] {} init_control[3]~combout {} registers:inst2|inst6~0 {} registers:inst2|inst6~0clkctrl {} registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.222ns 1.575ns 0.882ns } { 0.000ns 0.864ns 0.228ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.285 ns" { init_control[3] registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.285 ns" { init_control[3] {} init_control[3]~combout {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.241ns 1.816ns 0.908ns } { 0.000ns 0.864ns 0.228ns 0.000ns 0.228ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "init_control\[5\] register registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] register registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\] 394.17 MHz 2.537 ns Internal " "Info: Clock \"init_control\[5\]\" has Internal fmax of 394.17 MHz between source register \"registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]\" and destination register \"registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\]\" (period= 2.537 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.418 ns + Longest register register " "Info: + Longest register to register delay is 1.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG LCCOMB_X17_Y16_N28 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y16_N28; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.154 ns) 0.372 ns registers:inst2\|inst21\[0\]~11 2 COMB LCCOMB_X17_Y16_N20 5 " "Info: 2: + IC(0.218 ns) + CELL(0.154 ns) = 0.372 ns; Loc. = LCCOMB_X17_Y16_N20; Fanout = 5; COMB Node = 'registers:inst2\|inst21\[0\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] registers:inst2|inst21[0]~11 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.225 ns) 0.904 ns registers:inst2\|inst21\[0\]~34 3 COMB LCCOMB_X17_Y16_N26 4 " "Info: 3: + IC(0.307 ns) + CELL(0.225 ns) = 0.904 ns; Loc. = LCCOMB_X17_Y16_N26; Fanout = 4; COMB Node = 'registers:inst2\|inst21\[0\]~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { registers:inst2|inst21[0]~11 registers:inst2|inst21[0]~34 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.228 ns) 1.418 ns registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\] 4 REG LCCOMB_X17_Y16_N4 3 " "Info: 4: + IC(0.286 ns) + CELL(0.228 ns) = 1.418 ns; Loc. = LCCOMB_X17_Y16_N4; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.514 ns" { registers:inst2|inst21[0]~34 registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.607 ns ( 42.81 % ) " "Info: Total cell delay = 0.607 ns ( 42.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.811 ns ( 57.19 % ) " "Info: Total interconnect delay = 0.811 ns ( 57.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] registers:inst2|inst21[0]~11 registers:inst2|inst21[0]~34 registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.418 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} registers:inst2|inst21[0]~11 {} registers:inst2|inst21[0]~34 {} registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.218ns 0.307ns 0.286ns } { 0.000ns 0.154ns 0.225ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.505 ns - Smallest " "Info: - Smallest clock skew is -0.505 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init_control\[5\] destination 5.714 ns + Shortest register " "Info: + Shortest clock path from clock \"init_control\[5\]\" to destination register is 5.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns init_control\[5\] 1 CLK PIN_B13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 10; CLK Node = 'init_control\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_control[5] } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.228 ns) 2.276 ns control~1 2 COMB LCCOMB_X18_Y17_N10 21 " "Info: 2: + IC(1.229 ns) + CELL(0.228 ns) = 2.276 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 21; COMB Node = 'control~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { init_control[5] control~1 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.597 ns) + CELL(0.053 ns) 2.926 ns registers:inst2\|inst9~0 3 COMB LCCOMB_X18_Y16_N8 1 " "Info: 3: + IC(0.597 ns) + CELL(0.053 ns) = 2.926 ns; Loc. = LCCOMB_X18_Y16_N8; Fanout = 1; COMB Node = 'registers:inst2\|inst9~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { control~1 registers:inst2|inst9~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 152 232 296 200 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.000 ns) 4.786 ns registers:inst2\|inst9~0clkctrl 4 COMB CLKCTRL_G2 4 " "Info: 4: + IC(1.860 ns) + CELL(0.000 ns) = 4.786 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'registers:inst2\|inst9~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { registers:inst2|inst9~0 registers:inst2|inst9~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 152 232 296 200 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.053 ns) 5.714 ns registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\] 5 REG LCCOMB_X17_Y16_N4 3 " "Info: 5: + IC(0.875 ns) + CELL(0.053 ns) = 5.714 ns; Loc. = LCCOMB_X17_Y16_N4; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { registers:inst2|inst9~0clkctrl registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.153 ns ( 20.18 % ) " "Info: Total cell delay = 1.153 ns ( 20.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.561 ns ( 79.82 % ) " "Info: Total interconnect delay = 4.561 ns ( 79.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { init_control[5] control~1 registers:inst2|inst9~0 registers:inst2|inst9~0clkctrl registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.714 ns" { init_control[5] {} init_control[5]~combout {} control~1 {} registers:inst2|inst9~0 {} registers:inst2|inst9~0clkctrl {} registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.229ns 0.597ns 1.860ns 0.875ns } { 0.000ns 0.819ns 0.228ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init_control\[5\] source 6.219 ns - Longest register " "Info: - Longest clock path from clock \"init_control\[5\]\" to source register is 6.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns init_control\[5\] 1 CLK PIN_B13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 10; CLK Node = 'init_control\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_control[5] } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.228 ns) 2.276 ns control~1 2 COMB LCCOMB_X18_Y17_N10 21 " "Info: 2: + IC(1.229 ns) + CELL(0.228 ns) = 2.276 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 21; COMB Node = 'control~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { init_control[5] control~1 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.346 ns) 3.267 ns registers:inst2\|inst12~0 3 COMB LCCOMB_X18_Y16_N24 1 " "Info: 3: + IC(0.645 ns) + CELL(0.346 ns) = 3.267 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'registers:inst2\|inst12~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { control~1 registers:inst2|inst12~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.000 ns) 5.083 ns registers:inst2\|inst12~0clkctrl 4 COMB CLKCTRL_G4 4 " "Info: 4: + IC(1.816 ns) + CELL(0.000 ns) = 5.083 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'registers:inst2\|inst12~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.228 ns) 6.219 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] 5 REG LCCOMB_X17_Y16_N28 3 " "Info: 5: + IC(0.908 ns) + CELL(0.228 ns) = 6.219 ns; Loc. = LCCOMB_X17_Y16_N28; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.621 ns ( 26.07 % ) " "Info: Total cell delay = 1.621 ns ( 26.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.598 ns ( 73.93 % ) " "Info: Total interconnect delay = 4.598 ns ( 73.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { init_control[5] control~1 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.219 ns" { init_control[5] {} init_control[5]~combout {} control~1 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.229ns 0.645ns 1.816ns 0.908ns } { 0.000ns 0.819ns 0.228ns 0.346ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { init_control[5] control~1 registers:inst2|inst9~0 registers:inst2|inst9~0clkctrl registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.714 ns" { init_control[5] {} init_control[5]~combout {} control~1 {} registers:inst2|inst9~0 {} registers:inst2|inst9~0clkctrl {} registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.229ns 0.597ns 1.860ns 0.875ns } { 0.000ns 0.819ns 0.228ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { init_control[5] control~1 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.219 ns" { init_control[5] {} init_control[5]~combout {} control~1 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.229ns 0.645ns 1.816ns 0.908ns } { 0.000ns 0.819ns 0.228ns 0.346ns 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.614 ns + " "Info: + Micro setup delay of destination is 0.614 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] registers:inst2|inst21[0]~11 registers:inst2|inst21[0]~34 registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.418 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} registers:inst2|inst21[0]~11 {} registers:inst2|inst21[0]~34 {} registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.218ns 0.307ns 0.286ns } { 0.000ns 0.154ns 0.225ns 0.228ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { init_control[5] control~1 registers:inst2|inst9~0 registers:inst2|inst9~0clkctrl registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.714 ns" { init_control[5] {} init_control[5]~combout {} control~1 {} registers:inst2|inst9~0 {} registers:inst2|inst9~0clkctrl {} registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.229ns 0.597ns 1.860ns 0.875ns } { 0.000ns 0.819ns 0.228ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { init_control[5] control~1 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.219 ns" { init_control[5] {} init_control[5]~combout {} control~1 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.229ns 0.645ns 1.816ns 0.908ns } { 0.000ns 0.819ns 0.228ns 0.346ns 0.000ns 0.228ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\] registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] clock 3.953 ns " "Info: Found hold time violation between source  pin or register \"control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\]\" and destination pin or register \"registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]\" for clock \"clock\" (Hold time is 3.953 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.194 ns + Largest " "Info: + Largest clock skew is 6.194 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 9.157 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 9.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -168 0 136 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.712 ns) 3.057 ns control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\] 2 REG LCFF_X18_Y17_N5 30 " "Info: 2: + IC(1.491 ns) + CELL(0.712 ns) = 3.057 ns; Loc. = LCFF_X18_Y17_N5; Fanout = 30; REG Node = 'control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.203 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.346 ns) 3.703 ns control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0 3 COMB LCCOMB_X18_Y17_N20 3 " "Info: 3: + IC(0.300 ns) + CELL(0.346 ns) = 3.703 ns; Loc. = LCCOMB_X18_Y17_N20; Fanout = 3; COMB Node = 'control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 } "NODE_NAME" } } { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 42 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 3.975 ns control:inst\|lpm_latch2:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] 4 REG LCCOMB_X18_Y17_N16 11 " "Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 3.975 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 11; REG Node = 'control:inst\|lpm_latch2:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.378 ns) 4.984 ns control:inst\|inst41~0 5 COMB LCCOMB_X19_Y16_N24 2 " "Info: 5: + IC(0.631 ns) + CELL(0.378 ns) = 4.984 ns; Loc. = LCCOMB_X19_Y16_N24; Fanout = 2; COMB Node = 'control:inst\|inst41~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/control.bdf" { { 520 1616 1680 568 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.225 ns) 5.434 ns control~0 6 COMB LCCOMB_X19_Y16_N8 13 " "Info: 6: + IC(0.225 ns) + CELL(0.225 ns) = 5.434 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 13; COMB Node = 'control~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { control:inst|inst41~0 control~0 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.225 ns) 6.229 ns registers:inst2\|inst12~0 7 COMB LCCOMB_X18_Y16_N24 1 " "Info: 7: + IC(0.570 ns) + CELL(0.225 ns) = 6.229 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'registers:inst2\|inst12~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.795 ns" { control~0 registers:inst2|inst12~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.000 ns) 8.045 ns registers:inst2\|inst12~0clkctrl 8 COMB CLKCTRL_G4 4 " "Info: 8: + IC(1.816 ns) + CELL(0.000 ns) = 8.045 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'registers:inst2\|inst12~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.225 ns) 9.157 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] 9 REG LCCOMB_X19_Y16_N0 4 " "Info: 9: + IC(0.887 ns) + CELL(0.225 ns) = 9.157 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 4; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.018 ns ( 32.96 % ) " "Info: Total cell delay = 3.018 ns ( 32.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.139 ns ( 67.04 % ) " "Info: Total interconnect delay = 6.139 ns ( 67.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.157 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.157 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.491ns 0.300ns 0.219ns 0.631ns 0.225ns 0.570ns 1.816ns 0.887ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.378ns 0.225ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.963 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -168 0 136 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.618 ns) 2.963 ns control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\] 2 REG LCFF_X18_Y17_N7 29 " "Info: 2: + IC(1.491 ns) + CELL(0.618 ns) = 2.963 ns; Loc. = LCFF_X18_Y17_N7; Fanout = 29; REG Node = 'control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.109 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 49.68 % ) " "Info: Total cell delay = 1.472 ns ( 49.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.491 ns ( 50.32 % ) " "Info: Total interconnect delay = 1.491 ns ( 50.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.491ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.157 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.157 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.491ns 0.300ns 0.219ns 0.631ns 0.225ns 0.570ns 1.816ns 0.887ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.378ns 0.225ns 0.225ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.491ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.147 ns - Shortest register register " "Info: - Shortest register to register delay is 2.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\] 1 REG LCFF_X18_Y17_N7 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y17_N7; Fanout = 29; REG Node = 'control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.053 ns) 0.403 ns control:inst\|inst28 2 COMB LCCOMB_X18_Y17_N18 4 " "Info: 2: + IC(0.350 ns) + CELL(0.053 ns) = 0.403 ns; Loc. = LCCOMB_X18_Y17_N18; Fanout = 4; COMB Node = 'control:inst\|inst28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] control:inst|inst28 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/control.bdf" { { 368 1536 1600 416 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.053 ns) 0.836 ns registers:inst2\|inst21\[3\]~0 3 COMB LCCOMB_X18_Y17_N12 21 " "Info: 3: + IC(0.380 ns) + CELL(0.053 ns) = 0.836 ns; Loc. = LCCOMB_X18_Y17_N12; Fanout = 21; COMB Node = 'registers:inst2\|inst21\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.433 ns" { control:inst|inst28 registers:inst2|inst21[3]~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.366 ns) 1.859 ns registers:inst2\|inst21\[3\]~31 4 COMB LCCOMB_X19_Y16_N30 4 " "Info: 4: + IC(0.657 ns) + CELL(0.366 ns) = 1.859 ns; Loc. = LCCOMB_X19_Y16_N30; Fanout = 4; COMB Node = 'registers:inst2\|inst21\[3\]~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { registers:inst2|inst21[3]~0 registers:inst2|inst21[3]~31 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.053 ns) 2.147 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] 5 REG LCCOMB_X19_Y16_N0 4 " "Info: 5: + IC(0.235 ns) + CELL(0.053 ns) = 2.147 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 4; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { registers:inst2|inst21[3]~31 registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.525 ns ( 24.45 % ) " "Info: Total cell delay = 0.525 ns ( 24.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.622 ns ( 75.55 % ) " "Info: Total interconnect delay = 1.622 ns ( 75.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] control:inst|inst28 registers:inst2|inst21[3]~0 registers:inst2|inst21[3]~31 registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.147 ns" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] {} control:inst|inst28 {} registers:inst2|inst21[3]~0 {} registers:inst2|inst21[3]~31 {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.350ns 0.380ns 0.657ns 0.235ns } { 0.000ns 0.053ns 0.053ns 0.366ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.157 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.157 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.491ns 0.300ns 0.219ns 0.631ns 0.225ns 0.570ns 1.816ns 0.887ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.378ns 0.225ns 0.225ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.491ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] control:inst|inst28 registers:inst2|inst21[3]~0 registers:inst2|inst21[3]~31 registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.147 ns" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] {} control:inst|inst28 {} registers:inst2|inst21[3]~0 {} registers:inst2|inst21[3]~31 {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.350ns 0.380ns 0.657ns 0.235ns } { 0.000ns 0.053ns 0.053ns 0.366ns 0.053ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "init 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"init\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[0\] registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] init 101 ps " "Info: Found hold time violation between source  pin or register \"registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[0\]\" and destination pin or register \"registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]\" for clock \"init\" (Hold time is 101 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.953 ns + Largest " "Info: + Largest clock skew is 0.953 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init destination 6.135 ns + Longest register " "Info: + Longest clock path from clock \"init\" to destination register is 6.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns init 1 CLK PIN_M3 25 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 25; CLK Node = 'init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { -40 200 368 -24 "init" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.053 ns) 2.192 ns control~1 2 COMB LCCOMB_X18_Y17_N10 21 " "Info: 2: + IC(1.275 ns) + CELL(0.053 ns) = 2.192 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 21; COMB Node = 'control~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { init control~1 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.346 ns) 3.183 ns registers:inst2\|inst12~0 3 COMB LCCOMB_X18_Y16_N24 1 " "Info: 3: + IC(0.645 ns) + CELL(0.346 ns) = 3.183 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'registers:inst2\|inst12~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { control~1 registers:inst2|inst12~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.000 ns) 4.999 ns registers:inst2\|inst12~0clkctrl 4 COMB CLKCTRL_G4 4 " "Info: 4: + IC(1.816 ns) + CELL(0.000 ns) = 4.999 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'registers:inst2\|inst12~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.228 ns) 6.135 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] 5 REG LCCOMB_X17_Y16_N28 3 " "Info: 5: + IC(0.908 ns) + CELL(0.228 ns) = 6.135 ns; Loc. = LCCOMB_X17_Y16_N28; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 24.30 % ) " "Info: Total cell delay = 1.491 ns ( 24.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.644 ns ( 75.70 % ) " "Info: Total interconnect delay = 4.644 ns ( 75.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.135 ns" { init control~1 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.135 ns" { init {} init~combout {} control~1 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.275ns 0.645ns 1.816ns 0.908ns } { 0.000ns 0.864ns 0.053ns 0.346ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "init source 5.182 ns - Shortest register " "Info: - Shortest clock path from clock \"init\" to source register is 5.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns init 1 CLK PIN_M3 25 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 25; CLK Node = 'init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { -40 200 368 -24 "init" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.228 ns) 2.333 ns registers:inst2\|inst15~0 2 COMB LCCOMB_X18_Y16_N12 1 " "Info: 2: + IC(1.241 ns) + CELL(0.228 ns) = 2.333 ns; Loc. = LCCOMB_X18_Y16_N12; Fanout = 1; COMB Node = 'registers:inst2\|inst15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { init registers:inst2|inst15~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 488 232 296 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.000 ns) 4.234 ns registers:inst2\|inst15~0clkctrl 3 COMB CLKCTRL_G10 4 " "Info: 3: + IC(1.901 ns) + CELL(0.000 ns) = 4.234 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'registers:inst2\|inst15~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 488 232 296 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.053 ns) 5.182 ns registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[0\] 4 REG LCCOMB_X17_Y16_N14 3 " "Info: 4: + IC(0.895 ns) + CELL(0.053 ns) = 5.182 ns; Loc. = LCCOMB_X17_Y16_N14; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.145 ns ( 22.10 % ) " "Info: Total cell delay = 1.145 ns ( 22.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.037 ns ( 77.90 % ) " "Info: Total interconnect delay = 4.037 ns ( 77.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.182 ns" { init registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.182 ns" { init {} init~combout {} registers:inst2|inst15~0 {} registers:inst2|inst15~0clkctrl {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.241ns 1.901ns 0.895ns } { 0.000ns 0.864ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.135 ns" { init control~1 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.135 ns" { init {} init~combout {} control~1 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.275ns 0.645ns 1.816ns 0.908ns } { 0.000ns 0.864ns 0.053ns 0.346ns 0.000ns 0.228ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.182 ns" { init registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.182 ns" { init {} init~combout {} registers:inst2|inst15~0 {} registers:inst2|inst15~0clkctrl {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.241ns 1.901ns 0.895ns } { 0.000ns 0.864ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.852 ns - Shortest register register " "Info: - Shortest register to register delay is 0.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG LCCOMB_X17_Y16_N14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y16_N14; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 0.283 ns registers:inst2\|inst21\[0\]~12 2 COMB LCCOMB_X17_Y16_N10 5 " "Info: 2: + IC(0.230 ns) + CELL(0.053 ns) = 0.283 ns; Loc. = LCCOMB_X17_Y16_N10; Fanout = 5; COMB Node = 'registers:inst2\|inst21\[0\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] registers:inst2|inst21[0]~12 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 0.554 ns registers:inst2\|inst21\[0\]~34 3 COMB LCCOMB_X17_Y16_N26 4 " "Info: 3: + IC(0.218 ns) + CELL(0.053 ns) = 0.554 ns; Loc. = LCCOMB_X17_Y16_N26; Fanout = 4; COMB Node = 'registers:inst2\|inst21\[0\]~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { registers:inst2|inst21[0]~12 registers:inst2|inst21[0]~34 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.053 ns) 0.852 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] 4 REG LCCOMB_X17_Y16_N28 3 " "Info: 4: + IC(0.245 ns) + CELL(0.053 ns) = 0.852 ns; Loc. = LCCOMB_X17_Y16_N28; Fanout = 3; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.298 ns" { registers:inst2|inst21[0]~34 registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.159 ns ( 18.66 % ) " "Info: Total cell delay = 0.159 ns ( 18.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.693 ns ( 81.34 % ) " "Info: Total interconnect delay = 0.693 ns ( 81.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] registers:inst2|inst21[0]~12 registers:inst2|inst21[0]~34 registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.852 ns" { registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] {} registers:inst2|inst21[0]~12 {} registers:inst2|inst21[0]~34 {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.230ns 0.218ns 0.245ns } { 0.000ns 0.053ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.135 ns" { init control~1 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.135 ns" { init {} init~combout {} control~1 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.275ns 0.645ns 1.816ns 0.908ns } { 0.000ns 0.864ns 0.053ns 0.346ns 0.000ns 0.228ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.182 ns" { init registers:inst2|inst15~0 registers:inst2|inst15~0clkctrl registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.182 ns" { init {} init~combout {} registers:inst2|inst15~0 {} registers:inst2|inst15~0clkctrl {} registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.241ns 1.901ns 0.895ns } { 0.000ns 0.864ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] registers:inst2|inst21[0]~12 registers:inst2|inst21[0]~34 registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.852 ns" { registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] {} registers:inst2|inst21[0]~12 {} registers:inst2|inst21[0]~34 {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.230ns 0.218ns 0.245ns } { 0.000ns 0.053ns 0.053ns 0.053ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0 init_control\[4\] clock 6.151 ns memory " "Info: tsu for memory \"memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0\" (data pin = \"init_control\[4\]\", clock pin = \"clock\") is 6.151 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.441 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns init_control\[4\] 1 PIN PIN_U4 14 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 14; PIN Node = 'init_control\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_control[4] } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.589 ns) + CELL(0.228 ns) 5.627 ns inst6\[4\]~0 2 COMB LCCOMB_X18_Y17_N30 26 " "Info: 2: + IC(4.589 ns) + CELL(0.228 ns) = 5.627 ns; Loc. = LCCOMB_X18_Y17_N30; Fanout = 26; COMB Node = 'inst6\[4\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.817 ns" { init_control[4] inst6[4]~0 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 72 520 568 104 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.366 ns) 6.970 ns registers:inst2\|inst21\[3\]~3 3 COMB LCCOMB_X19_Y16_N10 6 " "Info: 3: + IC(0.977 ns) + CELL(0.366 ns) = 6.970 ns; Loc. = LCCOMB_X19_Y16_N10; Fanout = 6; COMB Node = 'registers:inst2\|inst21\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { inst6[4]~0 registers:inst2|inst21[3]~3 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.272 ns) 7.504 ns memory:inst1\|inst12\[3\]~0 4 COMB LCCOMB_X19_Y16_N16 1 " "Info: 4: + IC(0.262 ns) + CELL(0.272 ns) = 7.504 ns; Loc. = LCCOMB_X19_Y16_N16; Fanout = 1; COMB Node = 'memory:inst1\|inst12\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { registers:inst2|inst21[3]~3 memory:inst1|inst12[3]~0 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/memory.bdf" { { 112 576 624 144 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.134 ns) 8.441 ns memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0 5 MEM M512_X24_Y18 1 " "Info: 5: + IC(0.803 ns) + CELL(0.134 ns) = 8.441 ns; Loc. = M512_X24_Y18; Fanout = 1; MEM Node = 'memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { memory:inst1|inst12[3]~0 memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_0ub1.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/altsyncram_0ub1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 21.44 % ) " "Info: Total cell delay = 1.810 ns ( 21.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.631 ns ( 78.56 % ) " "Info: Total interconnect delay = 6.631 ns ( 78.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.441 ns" { init_control[4] inst6[4]~0 registers:inst2|inst21[3]~3 memory:inst1|inst12[3]~0 memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.441 ns" { init_control[4] {} init_control[4]~combout {} inst6[4]~0 {} registers:inst2|inst21[3]~3 {} memory:inst1|inst12[3]~0 {} memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.000ns 4.589ns 0.977ns 0.262ns 0.803ns } { 0.000ns 0.810ns 0.228ns 0.366ns 0.272ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_0ub1.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/altsyncram_0ub1.tdf" 99 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.312 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -168 0 136 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -168 0 136 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.459 ns) 2.312 ns memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0 3 MEM M512_X24_Y18 1 " "Info: 3: + IC(0.656 ns) + CELL(0.459 ns) = 2.312 ns; Loc. = M512_X24_Y18; Fanout = 1; MEM Node = 'memory:inst1\|lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_0ub1:auto_generated\|ram_block1a3~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { clock~clkctrl memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_0ub1.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/altsyncram_0ub1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.79 % ) " "Info: Total cell delay = 1.313 ns ( 56.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 43.21 % ) " "Info: Total interconnect delay = 0.999 ns ( 43.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { clock clock~clkctrl memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.312 ns" { clock {} clock~combout {} clock~clkctrl {} memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.441 ns" { init_control[4] inst6[4]~0 registers:inst2|inst21[3]~3 memory:inst1|inst12[3]~0 memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.441 ns" { init_control[4] {} init_control[4]~combout {} inst6[4]~0 {} registers:inst2|inst21[3]~3 {} memory:inst1|inst12[3]~0 {} memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.000ns 4.589ns 0.977ns 0.262ns 0.803ns } { 0.000ns 0.810ns 0.228ns 0.366ns 0.272ns 0.134ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { clock clock~clkctrl memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.312 ns" { clock {} clock~combout {} clock~clkctrl {} memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock data\[3\] registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] 14.292 ns register " "Info: tco from clock \"clock\" to destination pin \"data\[3\]\" through register \"registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]\" is 14.292 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 9.157 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 9.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -168 0 136 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.712 ns) 3.057 ns control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\] 2 REG LCFF_X18_Y17_N5 30 " "Info: 2: + IC(1.491 ns) + CELL(0.712 ns) = 3.057 ns; Loc. = LCFF_X18_Y17_N5; Fanout = 30; REG Node = 'control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.203 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.346 ns) 3.703 ns control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0 3 COMB LCCOMB_X18_Y17_N20 3 " "Info: 3: + IC(0.300 ns) + CELL(0.346 ns) = 3.703 ns; Loc. = LCCOMB_X18_Y17_N20; Fanout = 3; COMB Node = 'control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 } "NODE_NAME" } } { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 42 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 3.975 ns control:inst\|lpm_latch2:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] 4 REG LCCOMB_X18_Y17_N16 11 " "Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 3.975 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 11; REG Node = 'control:inst\|lpm_latch2:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.378 ns) 4.984 ns control:inst\|inst41~0 5 COMB LCCOMB_X19_Y16_N24 2 " "Info: 5: + IC(0.631 ns) + CELL(0.378 ns) = 4.984 ns; Loc. = LCCOMB_X19_Y16_N24; Fanout = 2; COMB Node = 'control:inst\|inst41~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/control.bdf" { { 520 1616 1680 568 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.225 ns) 5.434 ns control~0 6 COMB LCCOMB_X19_Y16_N8 13 " "Info: 6: + IC(0.225 ns) + CELL(0.225 ns) = 5.434 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 13; COMB Node = 'control~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { control:inst|inst41~0 control~0 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.225 ns) 6.229 ns registers:inst2\|inst12~0 7 COMB LCCOMB_X18_Y16_N24 1 " "Info: 7: + IC(0.570 ns) + CELL(0.225 ns) = 6.229 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'registers:inst2\|inst12~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.795 ns" { control~0 registers:inst2|inst12~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.000 ns) 8.045 ns registers:inst2\|inst12~0clkctrl 8 COMB CLKCTRL_G4 4 " "Info: 8: + IC(1.816 ns) + CELL(0.000 ns) = 8.045 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'registers:inst2\|inst12~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.225 ns) 9.157 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] 9 REG LCCOMB_X19_Y16_N0 4 " "Info: 9: + IC(0.887 ns) + CELL(0.225 ns) = 9.157 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 4; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.018 ns ( 32.96 % ) " "Info: Total cell delay = 3.018 ns ( 32.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.139 ns ( 67.04 % ) " "Info: Total interconnect delay = 6.139 ns ( 67.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.157 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.157 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.491ns 0.300ns 0.219ns 0.631ns 0.225ns 0.570ns 1.816ns 0.887ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.378ns 0.225ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.135 ns + Longest register pin " "Info: + Longest register to pin delay is 5.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] 1 REG LCCOMB_X19_Y16_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 4; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 0.290 ns registers:inst2\|inst21\[3\]~2 2 COMB LCCOMB_X19_Y16_N20 5 " "Info: 2: + IC(0.237 ns) + CELL(0.053 ns) = 0.290 ns; Loc. = LCCOMB_X19_Y16_N20; Fanout = 5; COMB Node = 'registers:inst2\|inst21\[3\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.290 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] registers:inst2|inst21[3]~2 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.228 ns) 1.156 ns registers:inst2\|inst22\[3\]~11 3 COMB LCCOMB_X23_Y16_N14 1 " "Info: 3: + IC(0.638 ns) + CELL(0.228 ns) = 1.156 ns; Loc. = LCCOMB_X23_Y16_N14; Fanout = 1; COMB Node = 'registers:inst2\|inst22\[3\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { registers:inst2|inst21[3]~2 registers:inst2|inst22[3]~11 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 664 712 -160 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(2.154 ns) 5.135 ns data\[3\] 4 PIN PIN_R1 0 " "Info: 4: + IC(1.825 ns) + CELL(2.154 ns) = 5.135 ns; Loc. = PIN_R1; Fanout = 0; PIN Node = 'data\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.979 ns" { registers:inst2|inst22[3]~11 data[3] } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 280 1248 1424 296 "data\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.435 ns ( 47.42 % ) " "Info: Total cell delay = 2.435 ns ( 47.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 52.58 % ) " "Info: Total interconnect delay = 2.700 ns ( 52.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.135 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] registers:inst2|inst21[3]~2 registers:inst2|inst22[3]~11 data[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.135 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] {} registers:inst2|inst21[3]~2 {} registers:inst2|inst22[3]~11 {} data[3] {} } { 0.000ns 0.237ns 0.638ns 1.825ns } { 0.000ns 0.053ns 0.228ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.157 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.157 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.491ns 0.300ns 0.219ns 0.631ns 0.225ns 0.570ns 1.816ns 0.887ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.378ns 0.225ns 0.225ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.135 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] registers:inst2|inst21[3]~2 registers:inst2|inst22[3]~11 data[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.135 ns" { registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] {} registers:inst2|inst21[3]~2 {} registers:inst2|inst22[3]~11 {} data[3] {} } { 0.000ns 0.237ns 0.638ns 1.825ns } { 0.000ns 0.053ns 0.228ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "init_control\[4\] data\[3\] 11.777 ns Longest " "Info: Longest tpd from source pin \"init_control\[4\]\" to destination pin \"data\[3\]\" is 11.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns init_control\[4\] 1 PIN PIN_U4 14 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 14; PIN Node = 'init_control\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_control[4] } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 80 184 360 96 "init_control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.589 ns) + CELL(0.228 ns) 5.627 ns inst6\[4\]~0 2 COMB LCCOMB_X18_Y17_N30 26 " "Info: 2: + IC(4.589 ns) + CELL(0.228 ns) = 5.627 ns; Loc. = LCCOMB_X18_Y17_N30; Fanout = 26; COMB Node = 'inst6\[4\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.817 ns" { init_control[4] inst6[4]~0 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 72 520 568 104 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.272 ns) 6.932 ns registers:inst2\|inst21\[3\]~2 3 COMB LCCOMB_X19_Y16_N20 5 " "Info: 3: + IC(1.033 ns) + CELL(0.272 ns) = 6.932 ns; Loc. = LCCOMB_X19_Y16_N20; Fanout = 5; COMB Node = 'registers:inst2\|inst21\[3\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst6[4]~0 registers:inst2|inst21[3]~2 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.228 ns) 7.798 ns registers:inst2\|inst22\[3\]~11 4 COMB LCCOMB_X23_Y16_N14 1 " "Info: 4: + IC(0.638 ns) + CELL(0.228 ns) = 7.798 ns; Loc. = LCCOMB_X23_Y16_N14; Fanout = 1; COMB Node = 'registers:inst2\|inst22\[3\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { registers:inst2|inst21[3]~2 registers:inst2|inst22[3]~11 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 664 712 -160 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(2.154 ns) 11.777 ns data\[3\] 5 PIN PIN_R1 0 " "Info: 5: + IC(1.825 ns) + CELL(2.154 ns) = 11.777 ns; Loc. = PIN_R1; Fanout = 0; PIN Node = 'data\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.979 ns" { registers:inst2|inst22[3]~11 data[3] } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 280 1248 1424 296 "data\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.692 ns ( 31.35 % ) " "Info: Total cell delay = 3.692 ns ( 31.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.085 ns ( 68.65 % ) " "Info: Total interconnect delay = 8.085 ns ( 68.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.777 ns" { init_control[4] inst6[4]~0 registers:inst2|inst21[3]~2 registers:inst2|inst22[3]~11 data[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.777 ns" { init_control[4] {} init_control[4]~combout {} inst6[4]~0 {} registers:inst2|inst21[3]~2 {} registers:inst2|inst22[3]~11 {} data[3] {} } { 0.000ns 0.000ns 4.589ns 1.033ns 0.638ns 1.825ns } { 0.000ns 0.810ns 0.228ns 0.272ns 0.228ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] init clock 6.006 ns register " "Info: th for register \"registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]\" (data pin = \"init\", clock pin = \"clock\") is 6.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 9.157 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 9.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 120 -168 0 136 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.712 ns) 3.057 ns control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\] 2 REG LCFF_X18_Y17_N5 30 " "Info: 2: + IC(1.491 ns) + CELL(0.712 ns) = 3.057 ns; Loc. = LCFF_X18_Y17_N5; Fanout = 30; REG Node = 'control:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.203 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_e4i.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.346 ns) 3.703 ns control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0 3 COMB LCCOMB_X18_Y17_N20 3 " "Info: 3: + IC(0.300 ns) + CELL(0.346 ns) = 3.703 ns; Loc. = LCCOMB_X18_Y17_N20; Fanout = 3; COMB Node = 'control:inst\|lpm_decode2:inst5\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 } "NODE_NAME" } } { "db/decode_e9f.tdf" "" { Text "C:/Users/narey/Desktop/сифо/lab4/db/decode_e9f.tdf" 42 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 3.975 ns control:inst\|lpm_latch2:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] 4 REG LCCOMB_X18_Y17_N16 11 " "Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 3.975 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 11; REG Node = 'control:inst\|lpm_latch2:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.378 ns) 4.984 ns control:inst\|inst41~0 5 COMB LCCOMB_X19_Y16_N24 2 " "Info: 5: + IC(0.631 ns) + CELL(0.378 ns) = 4.984 ns; Loc. = LCCOMB_X19_Y16_N24; Fanout = 2; COMB Node = 'control:inst\|inst41~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/control.bdf" { { 520 1616 1680 568 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.225 ns) 5.434 ns control~0 6 COMB LCCOMB_X19_Y16_N8 13 " "Info: 6: + IC(0.225 ns) + CELL(0.225 ns) = 5.434 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 13; COMB Node = 'control~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { control:inst|inst41~0 control~0 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.225 ns) 6.229 ns registers:inst2\|inst12~0 7 COMB LCCOMB_X18_Y16_N24 1 " "Info: 7: + IC(0.570 ns) + CELL(0.225 ns) = 6.229 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'registers:inst2\|inst12~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.795 ns" { control~0 registers:inst2|inst12~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.000 ns) 8.045 ns registers:inst2\|inst12~0clkctrl 8 COMB CLKCTRL_G4 4 " "Info: 8: + IC(1.816 ns) + CELL(0.000 ns) = 8.045 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'registers:inst2\|inst12~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { 320 232 296 368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.225 ns) 9.157 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] 9 REG LCCOMB_X19_Y16_N0 4 " "Info: 9: + IC(0.887 ns) + CELL(0.225 ns) = 9.157 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 4; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.018 ns ( 32.96 % ) " "Info: Total cell delay = 3.018 ns ( 32.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.139 ns ( 67.04 % ) " "Info: Total interconnect delay = 6.139 ns ( 67.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.157 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.157 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.491ns 0.300ns 0.219ns 0.631ns 0.225ns 0.570ns 1.816ns 0.887ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.378ns 0.225ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.151 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns init 1 CLK PIN_M3 25 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 25; CLK Node = 'init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { -40 200 368 -24 "init" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.053 ns) 2.122 ns control~0 2 COMB LCCOMB_X19_Y16_N8 13 " "Info: 2: + IC(1.205 ns) + CELL(0.053 ns) = 2.122 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 13; COMB Node = 'control~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { init control~0 } "NODE_NAME" } } { "sifoLab4.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/sifoLab4.bdf" { { 304 1248 1424 320 "control\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.225 ns) 2.583 ns registers:inst2\|inst21\[3\]~3 3 COMB LCCOMB_X19_Y16_N10 6 " "Info: 3: + IC(0.236 ns) + CELL(0.225 ns) = 2.583 ns; Loc. = LCCOMB_X19_Y16_N10; Fanout = 6; COMB Node = 'registers:inst2\|inst21\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { control~0 registers:inst2|inst21[3]~3 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 2.863 ns registers:inst2\|inst21\[3\]~31 4 COMB LCCOMB_X19_Y16_N30 4 " "Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 2.863 ns; Loc. = LCCOMB_X19_Y16_N30; Fanout = 4; COMB Node = 'registers:inst2\|inst21\[3\]~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { registers:inst2|inst21[3]~3 registers:inst2|inst21[3]~31 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/lab4/registers.bdf" { { -192 208 256 -160 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.053 ns) 3.151 ns registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] 5 REG LCCOMB_X19_Y16_N0 4 " "Info: 5: + IC(0.235 ns) + CELL(0.053 ns) = 3.151 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 4; REG Node = 'registers:inst2\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { registers:inst2|inst21[3]~31 registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 39.61 % ) " "Info: Total cell delay = 1.248 ns ( 39.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.903 ns ( 60.39 % ) " "Info: Total interconnect delay = 1.903 ns ( 60.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { init control~0 registers:inst2|inst21[3]~3 registers:inst2|inst21[3]~31 registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.151 ns" { init {} init~combout {} control~0 {} registers:inst2|inst21[3]~3 {} registers:inst2|inst21[3]~31 {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.205ns 0.236ns 0.227ns 0.235ns } { 0.000ns 0.864ns 0.053ns 0.225ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.157 ns" { clock control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] control:inst|inst41~0 control~0 registers:inst2|inst12~0 registers:inst2|inst12~0clkctrl registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.157 ns" { clock {} clock~combout {} control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] {} control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0 {} control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0] {} control:inst|inst41~0 {} control~0 {} registers:inst2|inst12~0 {} registers:inst2|inst12~0clkctrl {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.491ns 0.300ns 0.219ns 0.631ns 0.225ns 0.570ns 1.816ns 0.887ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.378ns 0.225ns 0.225ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { init control~0 registers:inst2|inst21[3]~3 registers:inst2|inst21[3]~31 registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.151 ns" { init {} init~combout {} control~0 {} registers:inst2|inst21[3]~3 {} registers:inst2|inst21[3]~31 {} registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.205ns 0.236ns 0.227ns 0.235ns } { 0.000ns 0.864ns 0.053ns 0.225ns 0.053ns 0.053ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 51 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 01:09:22 2017 " "Info: Processing ended: Fri Nov 10 01:09:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
