{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678271034874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678271034879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 10:23:54 2023 " "Processing started: Wed Mar 08 10:23:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678271034879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271034879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LangProcProject -c LangProcProject_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LangProcProject -c LangProcProject_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271034879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678271035388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678271035388 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_project.qsys " "Elaborating Platform Designer system entity \"nios_project.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271042772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:05 Progress: Loading LangProcProject/nios_project.qsys " "2023.03.08.10:24:05 Progress: Loading LangProcProject/nios_project.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271045962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:06 Progress: Reading input file " "2023.03.08.10:24:06 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271046533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:06 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\] " "2023.03.08.10:24:06 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271046608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:07 Progress: Parameterizing module accelerometer_spi " "2023.03.08.10:24:07 Progress: Parameterizing module accelerometer_spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271047531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:07 Progress: Adding button \[altera_avalon_pio 18.0\] " "2023.03.08.10:24:07 Progress: Adding button \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271047533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:07 Progress: Parameterizing module button " "2023.03.08.10:24:07 Progress: Parameterizing module button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271047556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:07 Progress: Adding clk \[clock_source 18.0\] " "2023.03.08.10:24:07 Progress: Adding clk \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271047556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:07 Progress: Parameterizing module clk " "2023.03.08.10:24:07 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271047662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:07 Progress: Adding cpu \[altera_nios2_gen2 18.0\] " "2023.03.08.10:24:07 Progress: Adding cpu \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271047662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:07 Progress: Parameterizing module cpu " "2023.03.08.10:24:07 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271047800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:07 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\] " "2023.03.08.10:24:07 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271047804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:07 Progress: Parameterizing module jtag_uart " "2023.03.08.10:24:07 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271047823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:07 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.0\] " "2023.03.08.10:24:07 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271047823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:07 Progress: Parameterizing module onchip_memory " "2023.03.08.10:24:07 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271047843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:07 Progress: Adding timer \[altera_avalon_timer 18.0\] " "2023.03.08.10:24:07 Progress: Adding timer \[altera_avalon_timer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271047845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:07 Progress: Parameterizing module timer " "2023.03.08.10:24:07 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271047875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:07 Progress: Building connections " "2023.03.08.10:24:07 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271047876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:07 Progress: Parameterizing connections " "2023.03.08.10:24:07 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271047905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:07 Progress: Validating " "2023.03.08.10:24:07 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271047907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.08.10:24:08 Progress: Done reading input file " "2023.03.08.10:24:08 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271048594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_project.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_project.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271049588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_project.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_project.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271049588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_project: Generating nios_project \"nios_project\" for QUARTUS_SYNTH " "Nios_project: Generating nios_project \"nios_project\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271050163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode " "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271054383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: \"nios_project\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\" " "Accelerometer_spi: \"nios_project\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271054427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Starting RTL generation for module 'nios_project_button' " "Button: Starting RTL generation for module 'nios_project_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271054433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button:   Generation command is \[exec D:/intel/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/intel/quartusprimelite/quartus/bin64/perl/lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_project_button --dir=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0003_button_gen/ --quartus_dir=D:/intel/quartusprimelite/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0003_button_gen//nios_project_button_component_configuration.pl  --do_build_sim=0  \] " "Button:   Generation command is \[exec D:/intel/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/intel/quartusprimelite/quartus/bin64/perl/lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_project_button --dir=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0003_button_gen/ --quartus_dir=D:/intel/quartusprimelite/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0003_button_gen//nios_project_button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271054434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Done RTL generation for module 'nios_project_button' " "Button: Done RTL generation for module 'nios_project_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271054649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: \"nios_project\" instantiated altera_avalon_pio \"button\" " "Button: \"nios_project\" instantiated altera_avalon_pio \"button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271054663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios_project\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"nios_project\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271055264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nios_project_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nios_project_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271055269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec D:/intel/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/intel/quartusprimelite/quartus/bin64/perl/lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_project_jtag_uart --dir=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0004_jtag_uart_gen/ --quartus_dir=D:/intel/quartusprimelite/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0004_jtag_uart_gen//nios_project_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec D:/intel/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/intel/quartusprimelite/quartus/bin64/perl/lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_project_jtag_uart --dir=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0004_jtag_uart_gen/ --quartus_dir=D:/intel/quartusprimelite/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0004_jtag_uart_gen//nios_project_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271055269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nios_project_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nios_project_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271055499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nios_project\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nios_project\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271055507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'nios_project_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'nios_project_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271055512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec D:/intel/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/intel/quartusprimelite/quartus/bin64/perl/lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_project_onchip_memory --dir=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0005_onchip_memory_gen/ --quartus_dir=D:/intel/quartusprimelite/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0005_onchip_memory_gen//nios_project_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec D:/intel/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/intel/quartusprimelite/quartus/bin64/perl/lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_project_onchip_memory --dir=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0005_onchip_memory_gen/ --quartus_dir=D:/intel/quartusprimelite/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0005_onchip_memory_gen//nios_project_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271055512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'nios_project_onchip_memory' " "Onchip_memory: Done RTL generation for module 'nios_project_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271055677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"nios_project\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"nios_project\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271055684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'nios_project_timer' " "Timer: Starting RTL generation for module 'nios_project_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271055690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec D:/Intel/QuartusPrimeLite/quartus/bin64//perl/bin/perl.exe -I D:/Intel/QuartusPrimeLite/quartus/bin64//perl/lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_project_timer --dir=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0006_timer_gen/ --quartus_dir=D:/intel/quartusprimelite/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0006_timer_gen//nios_project_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec D:/Intel/QuartusPrimeLite/quartus/bin64//perl/bin/perl.exe -I D:/Intel/QuartusPrimeLite/quartus/bin64//perl/lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intel/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_project_timer --dir=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0006_timer_gen/ --quartus_dir=D:/intel/quartusprimelite/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0006_timer_gen//nios_project_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271055690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'nios_project_timer' " "Timer: Done RTL generation for module 'nios_project_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271055879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"nios_project\" instantiated altera_avalon_timer \"timer\" " "Timer: \"nios_project\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271055890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271059133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271059445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271059756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271060062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271060368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271060696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios_project\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios_project\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271062912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios_project\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios_project\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271062917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_project\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_project\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271062920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_project_cpu_cpu' " "Cpu: Starting RTL generation for module 'nios_project_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271062931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/Intel/QuartusPrimeLite/quartus/bin64//eperlcmd.exe -I D:/Intel/QuartusPrimeLite/quartus/bin64//perl/lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin -I D:/intel/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intel/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intel/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intel/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intel/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_project_cpu_cpu --dir=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0009_cpu_gen/ --quartus_bindir=D:/Intel/QuartusPrimeLite/quartus/bin64/ --verilog --config=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0009_cpu_gen//nios_project_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/Intel/QuartusPrimeLite/quartus/bin64//eperlcmd.exe -I D:/Intel/QuartusPrimeLite/quartus/bin64//perl/lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/intel/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartusprimelite/quartus/sopc_builder/bin -I D:/intel/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intel/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intel/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intel/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intel/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_project_cpu_cpu --dir=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0009_cpu_gen/ --quartus_bindir=D:/Intel/QuartusPrimeLite/quartus/bin64/ --verilog --config=C:/Users/james/AppData/Local/Temp/alt9424_5026112221843710585.dir/0009_cpu_gen//nios_project_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271062931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.08 10:24:23 (*) Starting Nios II generation " "Cpu: # 2023.03.08 10:24:23 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.08 10:24:23 (*)   Checking for plaintext license. " "Cpu: # 2023.03.08 10:24:23 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.08 10:24:23 (*)   Couldn't query license setup in Quartus directory D:/Intel/QuartusPrimeLite/quartus/bin64/ " "Cpu: # 2023.03.08 10:24:23 (*)   Couldn't query license setup in Quartus directory D:/Intel/QuartusPrimeLite/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.08 10:24:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.03.08 10:24:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.08 10:24:23 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.03.08 10:24:23 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.08 10:24:23 (*)   Plaintext license not found. " "Cpu: # 2023.03.08 10:24:23 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.08 10:24:23 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2023.03.08 10:24:23 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.08 10:24:23 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.03.08 10:24:23 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.08 10:24:23 (*)   Creating all objects for CPU " "Cpu: # 2023.03.08 10:24:23 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.08 10:24:24 (*)   Generating RTL from CPU objects " "Cpu: # 2023.03.08 10:24:24 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.08 10:24:24 (*)   Creating plain-text RTL " "Cpu: # 2023.03.08 10:24:24 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.08 10:24:25 (*) Done Nios II generation " "Cpu: # 2023.03.08 10:24:25 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_project_cpu_cpu' " "Cpu: Done RTL generation for module 'nios_project_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271065949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271066511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271066514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271066517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_project: Done \"nios_project\" with 34 modules, 59 files " "Nios_project: Done \"nios_project\" with 34 modules, 59 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271066517 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_project.qsys " "Finished elaborating Platform Designer system entity \"nios_project.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271067713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/nios_project.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/nios_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project " "Found entity 1: nios_project" {  } { { "db/ip/nios_project/nios_project.v" "" { Text "D:/LangProcProject/db/ip/nios_project/nios_project.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios_project/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nios_project/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/nios_project/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/nios_project/submodules/altera_default_burst_converter.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/nios_project/submodules/altera_incr_burst_converter.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/nios_project/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_project/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios_project/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067875 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios_project/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/nios_project/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios_project/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/nios_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067893 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/nios_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067893 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/nios_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067893 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/nios_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067893 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/nios_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/nios_project/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678271067908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/nios_project/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/nios_project/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios_project/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios_project/submodules/altera_merlin_master_agent.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios_project/submodules/altera_merlin_master_translator.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios_project/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios_project/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/nios_project/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios_project/submodules/altera_reset_controller.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios_project/submodules/altera_reset_synchronizer.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "db/ip/nios_project/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067979 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "db/ip/nios_project/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271067986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "db/ip/nios_project/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "db/ip/nios_project/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271067996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271067996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "db/ip/nios_project/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/nios_project/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678271068011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/nios_project/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_accelerometer_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_accelerometer_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_accelerometer_spi " "Found entity 1: nios_project_accelerometer_spi" {  } { { "db/ip/nios_project/submodules/nios_project_accelerometer_spi.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_accelerometer_spi.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_button.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_button " "Found entity 1: nios_project_button" {  } { { "db/ip/nios_project/submodules/nios_project_button.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_cpu " "Found entity 1: nios_project_cpu" {  } { { "db/ip/nios_project/submodules/nios_project_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios_project/submodules/nios_project_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_cpu_cpu_register_bank_a_module " "Found entity 1: nios_project_cpu_cpu_register_bank_a_module" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_project_cpu_cpu_register_bank_b_module " "Found entity 2: nios_project_cpu_cpu_register_bank_b_module" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_project_cpu_cpu_nios2_oci_debug " "Found entity 3: nios_project_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_project_cpu_cpu_nios2_oci_break " "Found entity 4: nios_project_cpu_cpu_nios2_oci_break" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_project_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios_project_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_project_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios_project_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_project_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios_project_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_project_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios_project_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_project_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios_project_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_project_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_project_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_project_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_project_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_project_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_project_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_project_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios_project_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_project_cpu_cpu_nios2_oci_pib " "Found entity 14: nios_project_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_project_cpu_cpu_nios2_oci_im " "Found entity 15: nios_project_cpu_cpu_nios2_oci_im" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_project_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios_project_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_project_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios_project_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_project_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios_project_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_project_cpu_cpu_nios2_ocimem " "Found entity 19: nios_project_cpu_cpu_nios2_ocimem" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_project_cpu_cpu_nios2_oci " "Found entity 20: nios_project_cpu_cpu_nios2_oci" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_project_cpu_cpu " "Found entity 21: nios_project_cpu_cpu" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_project_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_cpu_cpu_debug_slave_tck " "Found entity 1: nios_project_cpu_cpu_debug_slave_tck" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_tck.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_project_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_cpu_cpu_test_bench " "Found entity 1: nios_project_cpu_cpu_test_bench" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu_test_bench.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_irq_mapper " "Found entity 1: nios_project_irq_mapper" {  } { { "db/ip/nios_project/submodules/nios_project_irq_mapper.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios_project/submodules/nios_project_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_jtag_uart_sim_scfifo_w " "Found entity 1: nios_project_jtag_uart_sim_scfifo_w" {  } { { "db/ip/nios_project/submodules/nios_project_jtag_uart.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068086 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_project_jtag_uart_scfifo_w " "Found entity 2: nios_project_jtag_uart_scfifo_w" {  } { { "db/ip/nios_project/submodules/nios_project_jtag_uart.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068086 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_project_jtag_uart_sim_scfifo_r " "Found entity 3: nios_project_jtag_uart_sim_scfifo_r" {  } { { "db/ip/nios_project/submodules/nios_project_jtag_uart.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068086 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_project_jtag_uart_scfifo_r " "Found entity 4: nios_project_jtag_uart_scfifo_r" {  } { { "db/ip/nios_project/submodules/nios_project_jtag_uart.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068086 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_project_jtag_uart " "Found entity 5: nios_project_jtag_uart" {  } { { "db/ip/nios_project/submodules/nios_project_jtag_uart.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_mm_interconnect_0 " "Found entity 1: nios_project_mm_interconnect_0" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_project_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: nios_project_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: nios_project_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_mm_interconnect_0_cmd_demux " "Found entity 1: nios_project_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_project_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_mm_interconnect_0_cmd_mux " "Found entity 1: nios_project_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_project_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_project_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_project_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678271068166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_project_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_project_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678271068166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_mm_interconnect_0_router_default_decode " "Found entity 1: nios_project_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068167 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_project_mm_interconnect_0_router " "Found entity 2: nios_project_mm_interconnect_0_router" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_project_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_project_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_001.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678271068168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_project_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_project_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_001.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678271068168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_project_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_001.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068170 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_project_mm_interconnect_0_router_001 " "Found entity 2: nios_project_mm_interconnect_0_router_001" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_001.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_project_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_project_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_002.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678271068171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_project_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_project_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_002.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678271068171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_project_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_002.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068172 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_project_mm_interconnect_0_router_002 " "Found entity 2: nios_project_mm_interconnect_0_router_002" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_002.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_project_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_project_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_003.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678271068173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_project_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_project_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_003.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678271068173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_project_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_003.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068175 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_project_mm_interconnect_0_router_003 " "Found entity 2: nios_project_mm_interconnect_0_router_003" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_003.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_project_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_project_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_004.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678271068176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_project_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_project_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_004.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678271068176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_project_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_004.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068177 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_project_mm_interconnect_0_router_004 " "Found entity 2: nios_project_mm_interconnect_0_router_004" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_004.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_mm_interconnect_0_rsp_demux " "Found entity 1: nios_project_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_mm_interconnect_0_rsp_mux " "Found entity 1: nios_project_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_project_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_onchip_memory " "Found entity 1: nios_project_onchip_memory" {  } { { "db/ip/nios_project/submodules/nios_project_onchip_memory.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_project/submodules/nios_project_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_project/submodules/nios_project_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_project_timer " "Found entity 1: nios_project_timer" {  } { { "db/ip/nios_project/submodules/nios_project_timer.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068207 ""}
{ "Warning" "WSGN_SEARCH_FILE" "langprocproject_top.v 1 1 " "Using design file langprocproject_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LangProcProject_top " "Found entity 1: LangProcProject_top" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068299 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1678271068299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LangProcProject_top " "Elaborating entity \"LangProcProject_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678271068303 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR langprocproject_top.v(13) " "Output port \"DRAM_ADDR\" at langprocproject_top.v(13) has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678271068304 "|LangProcProject_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA langprocproject_top.v(14) " "Output port \"DRAM_BA\" at langprocproject_top.v(14) has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678271068304 "|LangProcProject_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B langprocproject_top.v(26) " "Output port \"VGA_B\" at langprocproject_top.v(26) has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678271068304 "|LangProcProject_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G langprocproject_top.v(27) " "Output port \"VGA_G\" at langprocproject_top.v(27) has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678271068304 "|LangProcProject_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R langprocproject_top.v(29) " "Output port \"VGA_R\" at langprocproject_top.v(29) has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678271068304 "|LangProcProject_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N langprocproject_top.v(15) " "Output port \"DRAM_CAS_N\" at langprocproject_top.v(15) has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678271068304 "|LangProcProject_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE langprocproject_top.v(16) " "Output port \"DRAM_CKE\" at langprocproject_top.v(16) has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678271068304 "|LangProcProject_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK langprocproject_top.v(17) " "Output port \"DRAM_CLK\" at langprocproject_top.v(17) has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678271068304 "|LangProcProject_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N langprocproject_top.v(18) " "Output port \"DRAM_CS_N\" at langprocproject_top.v(18) has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678271068304 "|LangProcProject_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM langprocproject_top.v(20) " "Output port \"DRAM_LDQM\" at langprocproject_top.v(20) has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678271068304 "|LangProcProject_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N langprocproject_top.v(21) " "Output port \"DRAM_RAS_N\" at langprocproject_top.v(21) has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678271068304 "|LangProcProject_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM langprocproject_top.v(22) " "Output port \"DRAM_UDQM\" at langprocproject_top.v(22) has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678271068304 "|LangProcProject_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N langprocproject_top.v(23) " "Output port \"DRAM_WE_N\" at langprocproject_top.v(23) has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678271068304 "|LangProcProject_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS langprocproject_top.v(28) " "Output port \"VGA_HS\" at langprocproject_top.v(28) has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678271068304 "|LangProcProject_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS langprocproject_top.v(30) " "Output port \"VGA_VS\" at langprocproject_top.v(30) has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678271068304 "|LangProcProject_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project nios_project:u0 " "Elaborating entity \"nios_project\" for hierarchy \"nios_project:u0\"" {  } { { "langprocproject_top.v" "u0" { Text "D:/LangProcProject/langprocproject_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_accelerometer_spi nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi " "Elaborating entity \"nios_project_accelerometer_spi\" for hierarchy \"nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\"" {  } { { "db/ip/nios_project/nios_project.v" "accelerometer_spi" { Text "D:/LangProcProject/db/ip/nios_project/nios_project.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068325 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nios_project_accelerometer_spi.v(226) " "Verilog HDL assignment warning at nios_project_accelerometer_spi.v(226): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/nios_project/submodules/nios_project_accelerometer_spi.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_accelerometer_spi.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678271068327 "|LangProcProject_top|nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 nios_project_accelerometer_spi.v(241) " "Verilog HDL assignment warning at nios_project_accelerometer_spi.v(241): truncated value with size 8 to match size of target (6)" {  } { { "db/ip/nios_project/submodules/nios_project_accelerometer_spi.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_accelerometer_spi.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678271068327 "|LangProcProject_top|nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init_ctrl nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller " "Elaborating entity \"altera_up_accelerometer_spi_auto_init_ctrl\" for hierarchy \"nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\"" {  } { { "db/ip/nios_project/submodules/nios_project_accelerometer_spi.v" "Auto_Init_Controller" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_accelerometer_spi.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_auto_init_ctrl.v(137) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/nios_project/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678271068337 "|LangProcProject_top|nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer " "Elaborating entity \"altera_up_accelerometer_spi_auto_init\" for hierarchy \"nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer\"" {  } { { "db/ip/nios_project/submodules/nios_project_accelerometer_spi.v" "Auto_Init_Accelerometer" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_accelerometer_spi.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_serial_bus_controller nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_accelerometer_spi_serial_bus_controller\" for hierarchy \"nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "db/ip/nios_project/submodules/nios_project_accelerometer_spi.v" "Serial_Bus_Controller" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_accelerometer_spi.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_accelerometer_spi_serial_bus_controller.v(215) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(215): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/nios_project/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678271068348 "|LangProcProject_top|nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_slow_clock_generator nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_accelerometer_spi_slow_clock_generator\" for hierarchy \"nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "db/ip/nios_project/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_slow_clock_generator.v(110) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/nios_project/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678271068358 "|LangProcProject_top|nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_button nios_project:u0\|nios_project_button:button " "Elaborating entity \"nios_project_button\" for hierarchy \"nios_project:u0\|nios_project_button:button\"" {  } { { "db/ip/nios_project/nios_project.v" "button" { Text "D:/LangProcProject/db/ip/nios_project/nios_project.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu nios_project:u0\|nios_project_cpu:cpu " "Elaborating entity \"nios_project_cpu\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\"" {  } { { "db/ip/nios_project/nios_project.v" "cpu" { Text "D:/LangProcProject/db/ip/nios_project/nios_project.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu " "Elaborating entity \"nios_project_cpu_cpu\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu.v" "cpu" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_test_bench nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_test_bench:the_nios_project_cpu_cpu_test_bench " "Elaborating entity \"nios_project_cpu_cpu_test_bench\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_test_bench:the_nios_project_cpu_cpu_test_bench\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_nios_project_cpu_cpu_test_bench" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_register_bank_a_module nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_register_bank_a_module:nios_project_cpu_cpu_register_bank_a " "Elaborating entity \"nios_project_cpu_cpu_register_bank_a_module\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_register_bank_a_module:nios_project_cpu_cpu_register_bank_a\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "nios_project_cpu_cpu_register_bank_a" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_register_bank_a_module:nios_project_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_register_bank_a_module:nios_project_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_altsyncram" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_register_bank_a_module:nios_project_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_register_bank_a_module:nios_project_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_register_bank_a_module:nios_project_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_register_bank_a_module:nios_project_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068528 ""}  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678271068528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "D:/LangProcProject/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_register_bank_a_module:nios_project_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_register_bank_a_module:nios_project_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_register_bank_b_module nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_register_bank_b_module:nios_project_cpu_cpu_register_bank_b " "Elaborating entity \"nios_project_cpu_cpu_register_bank_b_module\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_register_bank_b_module:nios_project_cpu_cpu_register_bank_b\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "nios_project_cpu_cpu_register_bank_b" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_nios2_oci nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci " "Elaborating entity \"nios_project_cpu_cpu_nios2_oci\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_nios_project_cpu_cpu_nios2_oci" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_nios2_oci_debug nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_debug:the_nios_project_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios_project_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_debug:the_nios_project_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_nios_project_cpu_cpu_nios2_oci_debug" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_debug:the_nios_project_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_debug:the_nios_project_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_debug:the_nios_project_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_debug:the_nios_project_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_debug:the_nios_project_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_debug:the_nios_project_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068659 ""}  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678271068659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_nios2_oci_break nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_break:the_nios_project_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios_project_cpu_cpu_nios2_oci_break\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_break:the_nios_project_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_nios_project_cpu_cpu_nios2_oci_break" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_nios2_oci_xbrk nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_xbrk:the_nios_project_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_project_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_xbrk:the_nios_project_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_nios_project_cpu_cpu_nios2_oci_xbrk" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_nios2_oci_dbrk nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_dbrk:the_nios_project_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_project_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_dbrk:the_nios_project_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_nios_project_cpu_cpu_nios2_oci_dbrk" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_nios2_oci_itrace nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_itrace:the_nios_project_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios_project_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_itrace:the_nios_project_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_nios_project_cpu_cpu_nios2_oci_itrace" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_nios2_oci_dtrace nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_dtrace:the_nios_project_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_project_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_dtrace:the_nios_project_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_nios_project_cpu_cpu_nios2_oci_dtrace" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_nios2_oci_td_mode nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_dtrace:the_nios_project_cpu_cpu_nios2_oci_dtrace\|nios_project_cpu_cpu_nios2_oci_td_mode:nios_project_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_project_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_dtrace:the_nios_project_cpu_cpu_nios2_oci_dtrace\|nios_project_cpu_cpu_nios2_oci_td_mode:nios_project_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "nios_project_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_nios2_oci_fifo nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_fifo:the_nios_project_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios_project_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_fifo:the_nios_project_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_nios_project_cpu_cpu_nios2_oci_fifo" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_nios2_oci_compute_input_tm_cnt nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_fifo:the_nios_project_cpu_cpu_nios2_oci_fifo\|nios_project_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_project_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_project_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_fifo:the_nios_project_cpu_cpu_nios2_oci_fifo\|nios_project_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_project_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_nios_project_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_nios2_oci_fifo_wrptr_inc nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_fifo:the_nios_project_cpu_cpu_nios2_oci_fifo\|nios_project_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_project_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_project_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_fifo:the_nios_project_cpu_cpu_nios2_oci_fifo\|nios_project_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_project_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_nios_project_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_nios2_oci_fifo_cnt_inc nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_fifo:the_nios_project_cpu_cpu_nios2_oci_fifo\|nios_project_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_project_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_project_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_fifo:the_nios_project_cpu_cpu_nios2_oci_fifo\|nios_project_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_project_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_nios_project_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_nios2_oci_pib nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_pib:the_nios_project_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios_project_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_pib:the_nios_project_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_nios_project_cpu_cpu_nios2_oci_pib" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_nios2_oci_im nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_im:the_nios_project_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios_project_cpu_cpu_nios2_oci_im\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_oci_im:the_nios_project_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_nios_project_cpu_cpu_nios2_oci_im" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_nios2_avalon_reg nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_avalon_reg:the_nios_project_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios_project_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_avalon_reg:the_nios_project_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_nios_project_cpu_cpu_nios2_avalon_reg" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_nios2_ocimem nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios_project_cpu_cpu_nios2_ocimem\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_nios_project_cpu_cpu_nios2_ocimem" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_ociram_sp_ram_module nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem\|nios_project_cpu_cpu_ociram_sp_ram_module:nios_project_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios_project_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem\|nios_project_cpu_cpu_ociram_sp_ram_module:nios_project_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "nios_project_cpu_cpu_ociram_sp_ram" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem\|nios_project_cpu_cpu_ociram_sp_ram_module:nios_project_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem\|nios_project_cpu_cpu_ociram_sp_ram_module:nios_project_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_altsyncram" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem\|nios_project_cpu_cpu_ociram_sp_ram_module:nios_project_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem\|nios_project_cpu_cpu_ociram_sp_ram_module:nios_project_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem\|nios_project_cpu_cpu_ociram_sp_ram_module:nios_project_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem\|nios_project_cpu_cpu_ociram_sp_ram_module:nios_project_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271068863 ""}  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678271068863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "D:/LangProcProject/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271068906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271068906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem\|nios_project_cpu_cpu_ociram_sp_ram_module:nios_project_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem\|nios_project_cpu_cpu_ociram_sp_ram_module:nios_project_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_debug_slave_wrapper nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios_project_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "the_nios_project_cpu_cpu_debug_slave_wrapper" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_debug_slave_tck nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|nios_project_cpu_cpu_debug_slave_tck:the_nios_project_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios_project_cpu_cpu_debug_slave_tck\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|nios_project_cpu_cpu_debug_slave_tck:the_nios_project_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_wrapper.v" "the_nios_project_cpu_cpu_debug_slave_tck" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_cpu_cpu_debug_slave_sysclk nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|nios_project_cpu_cpu_debug_slave_sysclk:the_nios_project_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios_project_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|nios_project_cpu_cpu_debug_slave_sysclk:the_nios_project_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_wrapper.v" "the_nios_project_cpu_cpu_debug_slave_sysclk" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271068964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_wrapper.v" "nios_project_cpu_cpu_debug_slave_phy" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271069007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271069084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271069084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271069084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271069084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271069084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271069084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271069084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271069084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271069084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271069084 ""}  } { { "db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678271069084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intel/quartusprimelite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271069088 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intel/quartusprimelite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271069092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intel/quartusprimelite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271069589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_project:u0\|nios_project_cpu:cpu\|nios_project_cpu_cpu:cpu\|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci\|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intel/quartusprimelite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271069692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_jtag_uart nios_project:u0\|nios_project_jtag_uart:jtag_uart " "Elaborating entity \"nios_project_jtag_uart\" for hierarchy \"nios_project:u0\|nios_project_jtag_uart:jtag_uart\"" {  } { { "db/ip/nios_project/nios_project.v" "jtag_uart" { Text "D:/LangProcProject/db/ip/nios_project/nios_project.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271069724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_jtag_uart_scfifo_w nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w " "Elaborating entity \"nios_project_jtag_uart_scfifo_w\" for hierarchy \"nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w\"" {  } { { "db/ip/nios_project/submodules/nios_project_jtag_uart.v" "the_nios_project_jtag_uart_scfifo_w" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271069732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios_project/submodules/nios_project_jtag_uart.v" "wfifo" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271069904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios_project/submodules/nios_project_jtag_uart.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271069909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271069909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271069909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271069909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271069909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271069909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271069909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271069909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271069909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271069909 ""}  } { { "db/ip/nios_project/submodules/nios_project_jtag_uart.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678271069909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "D:/LangProcProject/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271069949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271069949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intel/quartusprimelite/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271069950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "D:/LangProcProject/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271069960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271069960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "D:/LangProcProject/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271069961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/LangProcProject/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271069972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271069972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "D:/LangProcProject/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271069974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/LangProcProject/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271070013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271070013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/LangProcProject/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "D:/LangProcProject/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271070057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271070057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "D:/LangProcProject/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/LangProcProject/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271070102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271070102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "D:/LangProcProject/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_jtag_uart_scfifo_r nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_r:the_nios_project_jtag_uart_scfifo_r " "Elaborating entity \"nios_project_jtag_uart_scfifo_r\" for hierarchy \"nios_project:u0\|nios_project_jtag_uart:jtag_uart\|nios_project_jtag_uart_scfifo_r:the_nios_project_jtag_uart_scfifo_r\"" {  } { { "db/ip/nios_project/submodules/nios_project_jtag_uart.v" "the_nios_project_jtag_uart_scfifo_r" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_project:u0\|nios_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_project:u0\|nios_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nios_project/submodules/nios_project_jtag_uart.v" "nios_project_jtag_uart_alt_jtag_atlantic" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_project:u0\|nios_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_project:u0\|nios_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nios_project/submodules/nios_project_jtag_uart.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_project:u0\|nios_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_project:u0\|nios_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271070428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271070428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271070428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271070428 ""}  } { { "db/ip/nios_project/submodules/nios_project_jtag_uart.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678271070428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_project:u0\|nios_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_project:u0\|nios_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intel/quartusprimelite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_project:u0\|nios_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_project:u0\|nios_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intel/quartusprimelite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_onchip_memory nios_project:u0\|nios_project_onchip_memory:onchip_memory " "Elaborating entity \"nios_project_onchip_memory\" for hierarchy \"nios_project:u0\|nios_project_onchip_memory:onchip_memory\"" {  } { { "db/ip/nios_project/nios_project.v" "onchip_memory" { Text "D:/LangProcProject/db/ip/nios_project/nios_project.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_project:u0\|nios_project_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_project:u0\|nios_project_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_project/submodules/nios_project_onchip_memory.v" "the_altsyncram" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_project:u0\|nios_project_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_project:u0\|nios_project_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_project/submodules/nios_project_onchip_memory.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_project:u0\|nios_project_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_project:u0\|nios_project_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271070486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271070486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271070486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271070486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271070486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271070486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271070486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271070486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271070486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271070486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271070486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271070486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678271070486 ""}  } { { "db/ip/nios_project/submodules/nios_project_onchip_memory.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678271070486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uoc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uoc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uoc1 " "Found entity 1: altsyncram_uoc1" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "D:/LangProcProject/db/altsyncram_uoc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271070533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271070533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uoc1 nios_project:u0\|nios_project_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated " "Elaborating entity \"altsyncram_uoc1\" for hierarchy \"nios_project:u0\|nios_project_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "D:/LangProcProject/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271070587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271070587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a nios_project:u0\|nios_project_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"nios_project:u0\|nios_project_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_uoc1.tdf" "decode3" { Text "D:/LangProcProject/db/altsyncram_uoc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "D:/LangProcProject/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271070629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271070629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b nios_project:u0\|nios_project_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"nios_project:u0\|nios_project_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_uoc1.tdf" "mux2" { Text "D:/LangProcProject/db/altsyncram_uoc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_timer nios_project:u0\|nios_project_timer:timer " "Elaborating entity \"nios_project_timer\" for hierarchy \"nios_project:u0\|nios_project_timer:timer\"" {  } { { "db/ip/nios_project/nios_project.v" "timer" { Text "D:/LangProcProject/db/ip/nios_project/nios_project.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0 nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_project_mm_interconnect_0\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nios_project/nios_project.v" "mm_interconnect_0" { Text "D:/LangProcProject/db/ip/nios_project/nios_project.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:button_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:button_s1_translator\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "button_s1_translator" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios_project/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271070985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios_project/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 1417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_router nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router:router " "Elaborating entity \"nios_project_mm_interconnect_0_router\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router:router\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "router" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_router_default_decode nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router:router\|nios_project_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_project_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router:router\|nios_project_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_router_001 nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_project_mm_interconnect_0_router_001\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "router_001" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 1949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_router_001_default_decode nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router_001:router_001\|nios_project_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_project_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router_001:router_001\|nios_project_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_router_002 nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_project_mm_interconnect_0_router_002\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "router_002" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 1965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_router_002_default_decode nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router_002:router_002\|nios_project_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_project_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router_002:router_002\|nios_project_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_router_003 nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_project_mm_interconnect_0_router_003\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "router_003" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_router_003_default_decode nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router_003:router_003\|nios_project_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_project_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router_003:router_003\|nios_project_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_router_004 nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_project_mm_interconnect_0_router_004\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "router_004" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 1997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_router_004_default_decode nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router_004:router_004\|nios_project_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_project_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_router_004:router_004\|nios_project_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 2095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/nios_project/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_cmd_demux nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_project_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "cmd_demux" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 2142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_cmd_demux_001 nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_project_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 2165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_cmd_mux nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_project_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "cmd_mux" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 2182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_cmd_mux_002 nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios_project_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 2222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios_project/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_rsp_demux nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_project_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "rsp_demux" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_rsp_mux nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_project_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "rsp_mux" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 2440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios_project/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_rsp_mux_001 nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_project_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 2463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 2529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071302 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/nios_project/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678271071311 "|LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/nios_project/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678271071312 "|LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/nios_project/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678271071312 "|LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_avalon_st_adapter nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_project_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_avalon_st_adapter_001 nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"nios_project_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios_project_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_project_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"nios_project:u0\|nios_project_mm_interconnect_0:mm_interconnect_0\|nios_project_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios_project_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_project_irq_mapper nios_project:u0\|nios_project_irq_mapper:irq_mapper " "Elaborating entity \"nios_project_irq_mapper\" for hierarchy \"nios_project:u0\|nios_project_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios_project/nios_project.v" "irq_mapper" { Text "D:/LangProcProject/db/ip/nios_project/nios_project.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_project:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_project:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios_project/nios_project.v" "rst_controller" { Text "D:/LangProcProject/db/ip/nios_project/nios_project.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_project:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_project:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios_project/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_project:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_project:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios_project/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271071416 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1678271072291 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.03.08.10:24:35 Progress: Loading sldfc9b9e57/alt_sld_fab_wrapper_hw.tcl " "2023.03.08.10:24:35 Progress: Loading sldfc9b9e57/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271075358 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271077399 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271077529 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271079844 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271079921 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271080006 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271080111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271080114 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271080114 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1678271080793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfc9b9e57/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfc9b9e57/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfc9b9e57/alt_sld_fab.v" "" { Text "D:/LangProcProject/db/ip/sldfc9b9e57/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271080970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271080970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/LangProcProject/db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271081043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271081043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/LangProcProject/db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271081054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271081054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/LangProcProject/db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271081100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271081100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/LangProcProject/db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271081171 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/LangProcProject/db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271081171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271081171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/LangProcProject/db/ip/sldfc9b9e57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678271081223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271081223 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1678271083941 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678271084036 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1678271084036 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/intel/quartusprimelite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 3500 -1 0 } } { "db/ip/nios_project/submodules/nios_project_jtag_uart.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intel/quartusprimelite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intel/quartusprimelite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/nios_project/submodules/nios_project_jtag_uart.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_jtag_uart.v" 352 -1 0 } } { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2878 -1 0 } } { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 3878 -1 0 } } { "db/ip/nios_project/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/nios_project/submodules/nios_project_cpu_cpu.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_cpu_cpu.v" 2099 -1 0 } } { "db/ip/nios_project/submodules/nios_project_timer.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_timer.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1678271084049 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1678271084049 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678271084799 "|LangProcProject_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678271084799 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271084950 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "105 " "105 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678271086117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LangProcProject/LangProcProject_top.map.smsg " "Generated suppressed messages file D:/LangProcProject/LangProcProject_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271086444 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678271087290 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678271087290 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678271087521 "|LangProcProject_top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678271087521 "|LangProcProject_top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678271087521 "|LangProcProject_top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678271087521 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2561 " "Implemented 2561 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678271087521 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678271087521 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1678271087521 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2263 " "Implemented 2263 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678271087521 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1678271087521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678271087521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4960 " "Peak virtual memory: 4960 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678271087575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 08 10:24:47 2023 " "Processing ended: Wed Mar 08 10:24:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678271087575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678271087575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678271087575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678271087575 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1678271088916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678271088921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 10:24:48 2023 " "Processing started: Wed Mar 08 10:24:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678271088921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1678271088921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LangProcProject -c LangProcProject_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LangProcProject -c LangProcProject_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1678271088921 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1678271088989 ""}
{ "Info" "0" "" "Project  = LangProcProject" {  } {  } 0 0 "Project  = LangProcProject" 0 0 "Fitter" 0 0 1678271088990 ""}
{ "Info" "0" "" "Revision = LangProcProject_top" {  } {  } 0 0 "Revision = LangProcProject_top" 0 0 "Fitter" 0 0 1678271088990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1678271089097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1678271089098 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LangProcProject_top 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"LangProcProject_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678271089121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678271089150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678271089150 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678271089375 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1678271089380 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678271089671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678271089671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678271089671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678271089671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678271089671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678271089671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678271089671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678271089671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678271089671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678271089671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678271089671 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1678271089671 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 8022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678271089678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 8024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678271089678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 8026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678271089678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 8028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678271089678 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1678271089678 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678271089679 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678271089679 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678271089679 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678271089679 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678271089682 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1678271089969 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1678271091265 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1678271091265 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LangProcProject_top.SDC " "Synopsys Design Constraints File file not found: 'LangProcProject_top.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1678271091292 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/langprocproject/db/ip/nios_project/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/langprocproject/db/ip/nios_project/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1678271091292 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/langprocproject/db/ip/nios_project/submodules/nios_project_cpu_cpu.sdc " "Reading SDC File: 'd:/langprocproject/db/ip/nios_project/submodules/nios_project_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1678271091297 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en MAX10_CLK1_50 " "Register nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678271091320 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1678271091320 "|LangProcProject_top|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678271091320 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1678271091320 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678271091350 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678271091350 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678271091350 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1678271091350 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1678271091351 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678271091351 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678271091351 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678271091351 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1678271091351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678271091643 ""}  } { { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 8008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678271091643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678271091643 ""}  } { { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 7447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678271091643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_project:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios_project:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678271091643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en " "Destination node nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en" {  } { { "db/ip/nios_project/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 2318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678271091643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|auto_init_complete " "Destination node nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|auto_init_complete" {  } { { "db/ip/nios_project/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 2362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678271091643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|transfer_complete " "Destination node nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|transfer_complete" {  } { { "db/ip/nios_project/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 2320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678271091643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_high_level " "Destination node nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_high_level" {  } { { "db/ip/nios_project/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 2270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678271091643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|transfer_data " "Destination node nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|transfer_data" {  } { { "db/ip/nios_project/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 2359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678271091643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_low_level " "Destination node nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_low_level" {  } { { "db/ip/nios_project/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 2271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678271091643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|external_read_transfer " "Destination node nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|external_read_transfer" {  } { { "db/ip/nios_project/submodules/nios_project_accelerometer_spi.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_accelerometer_spi.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 2400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678271091643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|shiftreg_data\[13\] " "Destination node nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|shiftreg_data\[13\]" {  } { { "db/ip/nios_project/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 2304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678271091643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|readdata\[0\] " "Destination node nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|readdata\[0\]" {  } { { "db/ip/nios_project/submodules/nios_project_accelerometer_spi.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_accelerometer_spi.v" 223 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 2368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678271091643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|readdata\[1\] " "Destination node nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|readdata\[1\]" {  } { { "db/ip/nios_project/submodules/nios_project_accelerometer_spi.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/nios_project_accelerometer_spi.v" 223 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 2388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678271091643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1678271091643 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1678271091643 ""}  } { { "db/ip/nios_project/submodules/altera_reset_controller.v" "" { Text "D:/LangProcProject/db/ip/nios_project/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678271091643 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678271092333 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678271092338 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678271092338 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678271092343 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678271092350 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678271092357 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678271092357 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678271092361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678271092436 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1678271092440 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678271092440 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678271092851 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1678271092851 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678271092853 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1678271092858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678271094102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678271094411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678271094453 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678271095466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678271095466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678271096464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "D:/LangProcProject/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1678271098156 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678271098156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1678271098467 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1678271098467 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678271098467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678271098469 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1678271098677 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678271098705 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678271099391 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678271099392 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678271100385 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678271101380 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1678271101930 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "78 MAX 10 " "78 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL A7 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL B8 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678271101958 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1678271101958 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "70 " "Following 70 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartusprimelite/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "langprocproject_top.v" "" { Text "D:/LangProcProject/langprocproject_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/LangProcProject/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678271101963 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1678271101963 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LangProcProject/LangProcProject_top.fit.smsg " "Generated suppressed messages file D:/LangProcProject/LangProcProject_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1678271102162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 81 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6655 " "Peak virtual memory: 6655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678271103037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 08 10:25:03 2023 " "Processing ended: Wed Mar 08 10:25:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678271103037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678271103037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678271103037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678271103037 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1678271104193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678271104197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 10:25:04 2023 " "Processing started: Wed Mar 08 10:25:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678271104197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1678271104197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LangProcProject -c LangProcProject_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LangProcProject -c LangProcProject_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1678271104197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1678271104455 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1678271106248 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1678271106360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678271107392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 08 10:25:07 2023 " "Processing ended: Wed Mar 08 10:25:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678271107392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678271107392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678271107392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1678271107392 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1678271108024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1678271108504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678271108509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 10:25:08 2023 " "Processing started: Wed Mar 08 10:25:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678271108509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1678271108509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LangProcProject -c LangProcProject_top " "Command: quartus_sta LangProcProject -c LangProcProject_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1678271108509 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1678271108577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1678271108779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1678271108779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678271108807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678271108807 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1678271109131 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1678271109131 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LangProcProject_top.SDC " "Synopsys Design Constraints File file not found: 'LangProcProject_top.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1678271109153 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/langprocproject/db/ip/nios_project/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/langprocproject/db/ip/nios_project/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1678271109153 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/langprocproject/db/ip/nios_project/submodules/nios_project_cpu_cpu.sdc " "Reading SDC File: 'd:/langprocproject/db/ip/nios_project/submodules/nios_project_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1678271109159 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en MAX10_CLK1_50 " "Register nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678271109177 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678271109177 "|LangProcProject_top|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678271109177 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1678271109177 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678271109195 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678271109195 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678271109195 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1678271109195 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1678271109196 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678271109206 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1678271109210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.082 " "Worst-case setup slack is 46.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271109213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271109213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.082               0.000 altera_reserved_tck  " "   46.082               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271109213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678271109213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271109216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271109216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271109216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678271109216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.364 " "Worst-case recovery slack is 47.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271109218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271109218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.364               0.000 altera_reserved_tck  " "   47.364               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271109218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678271109218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.162 " "Worst-case removal slack is 1.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271109219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271109219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.162               0.000 altera_reserved_tck  " "    1.162               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271109219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678271109219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.630 " "Worst-case minimum pulse width slack is 49.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271109220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271109220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.630               0.000 altera_reserved_tck  " "   49.630               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271109220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678271109220 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271109232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271109232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271109232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271109232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271109232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.954 ns " "Worst Case Available Settling Time: 196.954 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271109232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271109232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271109232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271109232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271109232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271109232 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678271109232 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678271109235 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678271109260 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678271110319 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en MAX10_CLK1_50 " "Register nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678271110481 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678271110481 "|LangProcProject_top|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678271110481 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1678271110481 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678271110484 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678271110484 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678271110484 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1678271110484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.320 " "Worst-case setup slack is 46.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.320               0.000 altera_reserved_tck  " "   46.320               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678271110490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678271110493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.571 " "Worst-case recovery slack is 47.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.571               0.000 altera_reserved_tck  " "   47.571               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678271110495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.060 " "Worst-case removal slack is 1.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.060               0.000 altera_reserved_tck  " "    1.060               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678271110497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.658 " "Worst-case minimum pulse width slack is 49.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.658               0.000 altera_reserved_tck  " "   49.658               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678271110498 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.229 ns " "Worst Case Available Settling Time: 197.229 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110510 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678271110510 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678271110512 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en MAX10_CLK1_50 " "Register nios_project:u0\|nios_project_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678271110711 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1678271110711 "|LangProcProject_top|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678271110711 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1678271110711 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678271110714 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678271110714 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678271110714 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1678271110714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.557 " "Worst-case setup slack is 48.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.557               0.000 altera_reserved_tck  " "   48.557               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678271110717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678271110720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.018 " "Worst-case recovery slack is 49.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.018               0.000 altera_reserved_tck  " "   49.018               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678271110722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.492 " "Worst-case removal slack is 0.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 altera_reserved_tck  " "    0.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678271110724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.416 " "Worst-case minimum pulse width slack is 49.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.416               0.000 altera_reserved_tck  " "   49.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678271110725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678271110725 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.743 ns " "Worst Case Available Settling Time: 198.743 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678271110737 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678271110737 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678271111751 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678271111752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4999 " "Peak virtual memory: 4999 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678271111844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 08 10:25:11 2023 " "Processing ended: Wed Mar 08 10:25:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678271111844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678271111844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678271111844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1678271111844 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 239 s " "Quartus Prime Full Compilation was successful. 0 errors, 239 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1678271112514 ""}
