<dec f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='231' type='llvm::Align llvm::MachineMemOperand::getAlign() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='318' u='c' c='_ZN4llvmeqERKNS_17MachineMemOperandES2_'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='318' u='c' c='_ZN4llvmeqERKNS_17MachineMemOperandES2_'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='229'>/// Return the minimum known alignment in bytes of the actual memory
  /// reference.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1264' u='c' c='_ZNK4llvm9MemSDNode8getAlignEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1270' u='c' c='_ZNK4llvm9MemSDNode12getAlignmentEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='485' u='c' c='_ZN4llvm14CombinerHelper26matchCombineExtendingLoadsERNS_12MachineInstrERNS_14PreferredTupleE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='3538' u='c' c='_ZN4llvm14CombinerHelper18matchLoadOrCombineERNS_12MachineInstrERSt8functionIFvRNS_16MachineIRBuilderEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='511' u='c' c='_ZNK4llvm13LegalizerInfo9getActionERKNS_12MachineInstrERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1065' u='c' c='_ZNK4llvm17MachineMemOperand12getAlignmentEv'/>
<def f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1069' ll='1071' type='llvm::Align llvm::MachineMemOperand::getAlign() const'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1165' u='c' c='_ZNK4llvm17MachineMemOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerERNS_15SmallVectorImplINS_9StringRefEEERKNS_11LLVMContextEPKNS_16MachineFr15543580'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1166' u='c' c='_ZNK4llvm17MachineMemOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerERNS_15SmallVectorImplINS_9StringRefEEERKNS_11LLVMContextEPKNS_16MachineFr15543580'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1167' u='c' c='_ZNK4llvm17MachineMemOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerERNS_15SmallVectorImplINS_9StringRefEEERKNS_11LLVMContextEPKNS_16MachineFr15543580'/>
<doc f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1067'>/// getAlign - Return the minimum known alignment in bytes of the
/// actual memory reference.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1709' u='c' c='_ZNK4llvm18TargetLoweringBase30allowsMemoryAccessForAlignmentERNS_11LLVMContextERKNS_10DataLayoutENS_3EVTERKNS_17MachineMemOperandEPb'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1725' u='c' c='_ZNK4llvm18TargetLoweringBase18allowsMemoryAccessERNS_11LLVMContextERKNS_10DataLayoutENS_3EVTERKNS_17MachineMemOperandEPb'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1734' u='c' c='_ZNK4llvm18TargetLoweringBase18allowsMemoryAccessERNS_11LLVMContextERKNS_10DataLayoutENS_3LLTERKNS_17MachineMemOperandEPb'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='487' u='c' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2387' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo12legalizeLoadERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='448' u='c' c='_ZL17isScalarLoadLegalRKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1178' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingLoadERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='3830' u='c' c='_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4401' u='c' c='_ZNK4llvm16ARMBaseInstrInfo21getOperandLatencyImplEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjRKNS_11MCInstrDescEjRKNS_14MachineOperandEjS6_jS9_j'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4404' u='c' c='_ZNK4llvm16ARMBaseInstrInfo21getOperandLatencyImplEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjRKNS_11MCInstrDescEjRKNS_14MachineOperandEjS6_jS9_j'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4451' u='c' c='_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4455' u='c' c='_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4747' u='c' c='_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='1691' u='c' c='_ZL10isMemoryOpRKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2268' u='c' c='_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt16CanFormLdStDWordEPN4llvm12MachineInstrES3_RNS1_8DebugLocERjRNS1_8RegisterES8_S8_RiS8_RNS1_5ARMCC9CondCodesERb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='460' u='c' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce15ReduceLoadStoreERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1029' u='c' c='_ZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='688' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs11splitMemRefEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp' l='317' u='c' c='_ZN12_GLOBAL__N_120HexagonStoreWidening12selectStoresEN9__gnu_cxx17__normal_iteratorIPPN4llvm12MachineInstrESt6vectorIS5_SaIS5_EEEESA_RS9_Rjj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp' l='421' u='c' c='_ZN12_GLOBAL__N_120HexagonStoreWidening16createWideStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_j'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='465' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsPreLegalizerCombiner.cpp' l='55' u='c' c='_ZNK12_GLOBAL__N_128MipsPreLegalizerCombinerInfo7combineERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='160' u='c' c='_ZL34isGprbTwoInstrUnalignedLoadOrStorePKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='13701' u='c' c='_ZNK4llvm17PPCTargetLowering18expandVSXLoadForLEEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='13772' u='c' c='_ZNK4llvm17PPCTargetLowering19expandVSXStoreForLEEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZAsmPrinter.cpp' l='95' u='c' c='_ZL18lowerAlignmentHintPKN4llvm12MachineInstrERNS_6MCInstEj'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZAsmPrinter.cpp' l='97' u='c' c='_ZL18lowerAlignmentHintPKN4llvm12MachineInstrERNS_6MCInstEj'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblySetP2AlignOperands.cpp' l='68' u='c' c='_ZL14rewriteP2AlignRN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6013' u='c' c='_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEES4_PNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6298' u='c' c='_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6375' u='c' c='_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6442' u='c' c='_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6508' u='c' c='_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='524' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector17selectLoadStoreOpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='530' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector17selectLoadStoreOpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='641' u='c' c='_ZN36AArch64GISelMITest_TestMetadata_Test8TestBodyEv'/>
