\BOOKMARK [0][-]{section*.5}{List of Figures}{}% 1
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 2
\BOOKMARK [1][-]{section.1.1}{Motivation}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.2}{Previous Work}{chapter.1}% 4
\BOOKMARK [1][-]{section.1.3}{Problem Definition}{chapter.1}% 5
\BOOKMARK [1][-]{section.1.4}{Contributions}{chapter.1}% 6
\BOOKMARK [1][-]{section.1.5}{Thesis Organization}{chapter.1}% 7
\BOOKMARK [0][-]{chapter.2}{Designing the CLB}{}% 8
\BOOKMARK [1][-]{section.2.1}{Overview}{chapter.2}% 9
\BOOKMARK [1][-]{section.2.2}{CLB architecture: area estimation}{chapter.2}% 10
\BOOKMARK [1][-]{section.2.3}{CLB architecture: delay estimation}{chapter.2}% 11
\BOOKMARK [1][-]{section.2.4}{CLB schematic}{chapter.2}% 12
\BOOKMARK [1][-]{section.2.5}{Simulation Setup}{chapter.2}% 13
\BOOKMARK [1][-]{section.2.6}{Summary}{chapter.2}% 14
\BOOKMARK [0][-]{chapter.3}{Designing the Switch Matrix}{}% 15
\BOOKMARK [1][-]{section.3.1}{Overview}{chapter.3}% 16
\BOOKMARK [1][-]{section.3.2}{Switch Matrix type}{chapter.3}% 17
\BOOKMARK [1][-]{section.3.3}{Describing the FPGA in VTR}{chapter.3}% 18
\BOOKMARK [1][-]{section.3.4}{Deciding CLB pinout}{chapter.3}% 19
\BOOKMARK [1][-]{section.3.5}{Deciding channel width}{chapter.3}% 20
\BOOKMARK [1][-]{section.3.6}{Summary}{chapter.3}% 21
\BOOKMARK [0][-]{chapter.4}{Designing the I/O Block}{}% 22
\BOOKMARK [1][-]{section.4.1}{Overview}{chapter.4}% 23
\BOOKMARK [1][-]{section.4.2}{I/O Block architecture}{chapter.4}% 24
\BOOKMARK [1][-]{section.4.3}{Describing the I/O Block in VTR}{chapter.4}% 25
\BOOKMARK [1][-]{section.4.4}{Summary}{chapter.4}% 26
\BOOKMARK [0][-]{chapter.5}{Programmability of the FPGA}{}% 27
\BOOKMARK [1][-]{section.5.1}{Overview}{chapter.5}% 28
\BOOKMARK [1][-]{section.5.2}{Configuration memory architecture}{chapter.5}% 29
\BOOKMARK [1][-]{section.5.3}{Sizing a memory cell}{chapter.5}% 30
\BOOKMARK [1][-]{section.5.4}{Designing the row decoder}{chapter.5}% 31
\BOOKMARK [1][-]{section.5.5}{Designing the column decoder}{chapter.5}% 32
\BOOKMARK [1][-]{section.5.6}{Hot-swapping and partial reconfiguration}{chapter.5}% 33
\BOOKMARK [1][-]{section.5.7}{Summary}{chapter.5}% 34
\BOOKMARK [0][-]{chapter.6}{Results \046 Discussion}{}% 35
\BOOKMARK [1][-]{section.6.1}{Results}{chapter.6}% 36
\BOOKMARK [1][-]{section.6.2}{Discussion}{chapter.6}% 37
\BOOKMARK [0][-]{chapter.7}{Conclusions}{}% 38
\BOOKMARK [1][-]{section.7.1}{Conclusion}{chapter.7}% 39
\BOOKMARK [1][-]{section.7.2}{Scope for Future Research}{chapter.7}% 40
\BOOKMARK [0][-]{appendix*.86}{Appendix A}{}% 41
\BOOKMARK [1][-]{section*.87}{A.I \040Architecture XML file of our FPGA}{appendix*.86}% 42
\BOOKMARK [1][-]{section*.89}{A.II \040Bitstream to binary stimulus - script}{appendix*.86}% 43
\BOOKMARK [1][-]{section*.91}{A.III \040binary sequences to .scs - script }{appendix*.86}% 44
\BOOKMARK [1][-]{section*.93}{A.IV \040.scs for D Flip Flop}{appendix*.86}% 45
\BOOKMARK [1][-]{section*.95}{A.V \040Decoder SKILL code}{appendix*.86}% 46
