{
    "vtr/and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "and_latch.blif",
        "max_rss(MiB)": 63.5,
        "exec_time(ms)": 59,
        "techmap_time(ms)": 3.8,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "vtr/arm_core/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/arm_core/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "arm_core.blif",
        "max_rss(MiB)": 2084.8,
        "exec_time(ms)": 16657.1,
        "techmap_time(ms)": 9125.5,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 179,
        "logic element": 26155,
        "latch": 4692,
        "Adder": 390,
        "Memory": 1192,
        "generic logic size": 4,
        "Longest Path": 5726,
        "Average Path": 6,
        "Estimated LUTs": 26855,
        "Total Node": 32430
    },
    "vtr/bgm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/bgm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bgm.blif",
        "max_rss(MiB)": 2796.1,
        "exec_time(ms)": 346720.5,
        "techmap_time(ms)": 272762.4,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 110675,
        "latch": 5140,
        "Adder": 2511,
        "Multiplier": 11,
        "generic logic size": 4,
        "Longest Path": 12300,
        "Average Path": 6,
        "Estimated LUTs": 122905,
        "Total Node": 118338
    },
    "vtr/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "blob_merge.blif",
        "max_rss(MiB)": 1898.1,
        "exec_time(ms)": 4000.6,
        "techmap_time(ms)": 1540.6,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 18345,
        "latch": 552,
        "Adder": 3689,
        "generic logic size": 4,
        "Longest Path": 306,
        "Average Path": 5,
        "Estimated LUTs": 19740,
        "Total Node": 22587
    },
    "vtr/boundtop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/boundtop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "boundtop.blif",
        "max_rss(MiB)": 932.7,
        "exec_time(ms)": 2193.1,
        "techmap_time(ms)": 1682.5,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 193,
        "logic element": 7007,
        "latch": 1197,
        "Adder": 200,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 673,
        "Average Path": 6,
        "Estimated LUTs": 7273,
        "Total Node": 8437
    },
    "vtr/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 118.1,
        "exec_time(ms)": 204.3,
        "techmap_time(ms)": 122.7,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 674,
        "latch": 208,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 48,
        "Average Path": 5,
        "Estimated LUTs": 719,
        "Total Node": 891
    },
    "vtr/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq1.blif",
        "max_rss(MiB)": 122.7,
        "exec_time(ms)": 226.4,
        "techmap_time(ms)": 107.9,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 647,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 128,
        "Average Path": 5,
        "Estimated LUTs": 657,
        "Total Node": 978
    },
    "vtr/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq2.blif",
        "max_rss(MiB)": 113.7,
        "exec_time(ms)": 177.3,
        "techmap_time(ms)": 72.8,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 447,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 120,
        "Average Path": 5,
        "Estimated LUTs": 457,
        "Total Node": 681
    },
    "vtr/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU32PEEng.blif",
        "max_rss(MiB)": 4214.7,
        "exec_time(ms)": 1089853.1,
        "techmap_time(ms)": 651675.3,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 182904,
        "latch": 25893,
        "Adder": 13855,
        "Multiplier": 32,
        "Memory": 5251,
        "generic logic size": 4,
        "Longest Path": 7085,
        "Average Path": 5,
        "Estimated LUTs": 193670,
        "Total Node": 227936
    },
    "vtr/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU64PEEng.blif",
        "max_rss(MiB)": 6628.7,
        "exec_time(ms)": 4085349.3,
        "techmap_time(ms)": 2418922.7,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 355726,
        "latch": 49581,
        "Adder": 25948,
        "Multiplier": 64,
        "Memory": 10372,
        "generic logic size": 4,
        "Longest Path": 7133,
        "Average Path": 5,
        "Estimated LUTs": 376573,
        "Total Node": 441692
    },
    "vtr/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU8PEEng.blif",
        "max_rss(MiB)": 2350.3,
        "exec_time(ms)": 104171.5,
        "techmap_time(ms)": 65514.5,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 53184,
        "latch": 7877,
        "Adder": 4749,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 6973,
        "Average Path": 5,
        "Estimated LUTs": 56541,
        "Total Node": 67228
    },
    "vtr/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mcml.blif",
        "exec_time(ms)": 2137910.7,
        "techmap_time(ms)": 751177.3,
        "Latch Drivers": 16,
        "Pi": 35,
        "Po": 356,
        "logic element": 184608,
        "latch": 51903,
        "Adder": 27358,
        "Multiplier": 27,
        "Memory": 348,
        "generic logic size": 4,
        "Longest Path": 16460,
        "Average Path": 5,
        "Estimated LUTs": 193418,
        "Total Node": 264260
    },
    "vtr/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkDelayWorker32B.blif",
        "exec_time(ms)": 130651,
        "Latch Drivers": 1,
        "Pi": 505,
        "Po": 553,
        "logic element": 14236,
        "latch": 3383,
        "Adder": 768,
        "Memory": 1074,
        "generic logic size": 4,
        "Longest Path": 353,
        "Average Path": 5,
        "Estimated LUTs": 14560,
        "Total Node": 19462
    },
    "vtr/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkPktMerge.blif",
        "max_rss(MiB)": 829.2,
        "exec_time(ms)": 1307.6,
        "techmap_time(ms)": 809.6,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 683,
        "latch": 495,
        "Adder": 42,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 113,
        "Average Path": 5,
        "Estimated LUTs": 683,
        "Total Node": 1680
    },
    "vtr/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkSMAdapter4B.blif",
        "max_rss(MiB)": 1131.7,
        "exec_time(ms)": 2202.2,
        "techmap_time(ms)": 1428.7,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 205,
        "logic element": 5966,
        "latch": 1054,
        "Adder": 344,
        "Memory": 153,
        "generic logic size": 4,
        "Longest Path": 381,
        "Average Path": 5,
        "Estimated LUTs": 6097,
        "Total Node": 7518
    },
    "vtr/multiclock_output_and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/multiclock_output_and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multiclock_output_and_latch.blif",
        "max_rss(MiB)": 74.6,
        "exec_time(ms)": 77.9,
        "techmap_time(ms)": 26.1,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 1,
        "logic element": 4,
        "latch": 3,
        "Adder": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 4,
        "Total Node": 11
    },
    "vtr/multiclock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/multiclock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multiclock_reader_writer.blif",
        "max_rss(MiB)": 80.1,
        "exec_time(ms)": 91.8,
        "techmap_time(ms)": 38.3,
        "Latch Drivers": 2,
        "Pi": 1,
        "Po": 1,
        "logic element": 59,
        "latch": 11,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 20,
        "Average Path": 6,
        "Estimated LUTs": 59,
        "Total Node": 80
    },
    "vtr/multiclock_separate_and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/multiclock_separate_and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multiclock_separate_and_latch.blif",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 54.3,
        "techmap_time(ms)": 5.2,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 8
    },
    "vtr/or1200/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/or1200/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "or1200.blif",
        "max_rss(MiB)": 1515.1,
        "exec_time(ms)": 2803.6,
        "techmap_time(ms)": 1891.9,
        "Latch Drivers": 1,
        "Pi": 384,
        "Po": 394,
        "logic element": 7544,
        "latch": 756,
        "Adder": 562,
        "Multiplier": 1,
        "Memory": 64,
        "generic logic size": 4,
        "Longest Path": 1693,
        "Average Path": 6,
        "Estimated LUTs": 7915,
        "Total Node": 8928
    },
    "vtr/raygentop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/raygentop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "raygentop.blif",
        "max_rss(MiB)": 748.7,
        "exec_time(ms)": 2090.4,
        "techmap_time(ms)": 1563.3,
        "Latch Drivers": 1,
        "Pi": 238,
        "Po": 305,
        "logic element": 5603,
        "latch": 1374,
        "Adder": 413,
        "Multiplier": 18,
        "Memory": 21,
        "generic logic size": 4,
        "Longest Path": 333,
        "Average Path": 5,
        "Estimated LUTs": 5632,
        "Total Node": 7430
    },
    "vtr/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sha.blif",
        "max_rss(MiB)": 446.5,
        "exec_time(ms)": 807.6,
        "techmap_time(ms)": 417.3,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 4874,
        "latch": 910,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 2440,
        "Average Path": 5,
        "Estimated LUTs": 5097,
        "Total Node": 6094
    },
    "vtr/single_ff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/single_ff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "single_ff.blif",
        "max_rss(MiB)": 62.8,
        "exec_time(ms)": 67.7,
        "techmap_time(ms)": 20,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "vtr/single_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/single_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "single_wire.blif",
        "max_rss(MiB)": 60.1,
        "exec_time(ms)": 56.5,
        "techmap_time(ms)": 8,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "vtr/spree/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/spree/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "spree.blif",
        "max_rss(MiB)": 462.5,
        "exec_time(ms)": 1259.2,
        "techmap_time(ms)": 1004.3,
        "Latch Drivers": 1,
        "Pi": 44,
        "Po": 32,
        "logic element": 2704,
        "latch": 352,
        "Adder": 62,
        "Multiplier": 1,
        "Memory": 128,
        "generic logic size": 4,
        "Longest Path": 687,
        "Average Path": 5,
        "Estimated LUTs": 2968,
        "Total Node": 3248
    },
    "vtr/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision0.blif",
        "max_rss(MiB)": 1714.5,
        "exec_time(ms)": 4289,
        "techmap_time(ms)": 2644.4,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 197,
        "logic element": 9178,
        "latch": 12215,
        "Adder": 2815,
        "generic logic size": 4,
        "Longest Path": 169,
        "Average Path": 5,
        "Estimated LUTs": 9322,
        "Total Node": 24209
    },
    "vtr/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision1.blif",
        "max_rss(MiB)": 2208.6,
        "exec_time(ms)": 6777,
        "techmap_time(ms)": 5030.2,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 11376,
        "latch": 11449,
        "Adder": 2356,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 200,
        "Average Path": 5,
        "Estimated LUTs": 11403,
        "Total Node": 25334
    },
    "vtr/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision2.blif",
        "max_rss(MiB)": 2124,
        "exec_time(ms)": 10986.3,
        "techmap_time(ms)": 4848.3,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 10429,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 139,
        "Average Path": 5,
        "Estimated LUTs": 10443,
        "Total Node": 40052
    },
    "vtr/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision3.blif",
        "max_rss(MiB)": 135.5,
        "exec_time(ms)": 356.7,
        "techmap_time(ms)": 258.9,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1242,
        "latch": 99,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 81,
        "Average Path": 5,
        "Estimated LUTs": 1538,
        "Total Node": 1371
    },
    "vtr/tpu.16x16.int8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/tpu.16x16.int8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "tpu.16x16.int8.blif",
        "max_rss(MiB)": 2202.2,
        "exec_time(ms)": 39313.5,
        "techmap_time(ms)": 22872.1,
        "Latch Drivers": 2,
        "Pi": 353,
        "Po": 289,
        "logic element": 39883,
        "latch": 18936,
        "Adder": 4892,
        "Multiplier": 288,
        "Memory": 256,
        "generic logic size": 4,
        "Longest Path": 1638,
        "Average Path": 5,
        "Estimated LUTs": 40980,
        "Total Node": 64257
    },
    "vtr/tpu.32x32.int8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/tpu.32x32.int8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "tpu.32x32.int8.blif",
        "max_rss(MiB)": 3329.6,
        "exec_time(ms)": 370230.2,
        "techmap_time(ms)": 206350.6,
        "Latch Drivers": 2,
        "Pi": 641,
        "Po": 545,
        "logic element": 134149,
        "latch": 70104,
        "Adder": 18245,
        "Multiplier": 1088,
        "Memory": 512,
        "generic logic size": 4,
        "Longest Path": 4077,
        "Average Path": 5,
        "Estimated LUTs": 137199,
        "Total Node": 224100
    },
    "vtr/and_latch/no_arch": {
        "test_name": "vtr/and_latch/no_arch",
        "input_blif": "and_latch.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 2.8,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "vtr/arm_core/no_arch": {
        "test_name": "vtr/arm_core/no_arch",
        "input_blif": "arm_core.blif",
        "max_rss(MiB)": 3044.4,
        "exec_time(ms)": 21204.6,
        "techmap_time(ms)": 10007.5,
        "Latch Drivers": 17,
        "Pi": 132,
        "Po": 179,
        "logic element": 646642,
        "latch": 309844,
        "Longest Path": 5755,
        "Average Path": 6,
        "Estimated LUTs": 646642,
        "Total Node": 956503
    },
    "vtr/bgm/no_arch": {
        "test_name": "vtr/bgm/no_arch",
        "input_blif": "bgm.blif",
        "max_rss(MiB)": 935.9,
        "exec_time(ms)": 106592.4,
        "techmap_time(ms)": 104787.3,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 133824,
        "latch": 5140,
        "Longest Path": 12637,
        "Average Path": 6,
        "Estimated LUTs": 133824,
        "Total Node": 138965
    },
    "vtr/blob_merge/no_arch": {
        "test_name": "vtr/blob_merge/no_arch",
        "input_blif": "blob_merge.blif",
        "max_rss(MiB)": 94.4,
        "exec_time(ms)": 811,
        "techmap_time(ms)": 599.4,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 24779,
        "latch": 552,
        "Longest Path": 311,
        "Average Path": 5,
        "Estimated LUTs": 24779,
        "Total Node": 25332
    },
    "vtr/boundtop/no_arch": {
        "test_name": "vtr/boundtop/no_arch",
        "input_blif": "boundtop.blif",
        "max_rss(MiB)": 363.7,
        "exec_time(ms)": 2909.6,
        "techmap_time(ms)": 1375.4,
        "Latch Drivers": 2,
        "Pi": 273,
        "Po": 193,
        "logic element": 74960,
        "latch": 33965,
        "Longest Path": 716,
        "Average Path": 6,
        "Estimated LUTs": 74960,
        "Total Node": 108927
    },
    "vtr/ch_intrinsics/no_arch": {
        "test_name": "vtr/ch_intrinsics/no_arch",
        "input_blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 16.2,
        "exec_time(ms)": 48.3,
        "techmap_time(ms)": 32.8,
        "Latch Drivers": 2,
        "Pi": 98,
        "Po": 130,
        "logic element": 1262,
        "latch": 464,
        "Longest Path": 48,
        "Average Path": 5,
        "Estimated LUTs": 1262,
        "Total Node": 1728
    },
    "vtr/diffeq1/no_arch": {
        "test_name": "vtr/diffeq1/no_arch",
        "input_blif": "diffeq1.blif",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 97.3,
        "techmap_time(ms)": 49.4,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 5556,
        "latch": 193,
        "Longest Path": 1584,
        "Average Path": 5,
        "Estimated LUTs": 5556,
        "Total Node": 5750
    },
    "vtr/diffeq2/no_arch": {
        "test_name": "vtr/diffeq2/no_arch",
        "input_blif": "diffeq2.blif",
        "max_rss(MiB)": 33,
        "exec_time(ms)": 80.6,
        "techmap_time(ms)": 39.1,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 5356,
        "latch": 96,
        "Longest Path": 1463,
        "Average Path": 5,
        "Estimated LUTs": 5356,
        "Total Node": 5453
    },
    "vtr/LU32PEEng/no_arch": {
        "test_name": "vtr/LU32PEEng/no_arch",
        "input_blif": "LU32PEEng.blif",
        "max_rss(MiB)": 10859.7,
        "exec_time(ms)": 928064.9,
        "techmap_time(ms)": 891817.2,
        "Latch Drivers": 10,
        "Pi": 113,
        "Po": 102,
        "logic element": 2310349,
        "latch": 699221,
        "Longest Path": 49107,
        "Average Path": 5,
        "Estimated LUTs": 2310349,
        "Total Node": 3009580
    },
    "vtr/LU64PEEng/no_arch": {
        "test_name": "vtr/LU64PEEng/no_arch",
        "input_blif": "LU64PEEng.blif",
        "max_rss(MiB)": 38231,
        "exec_time(ms)": 2105790.8,
        "techmap_time(ms)": 1869415.8,
        "Latch Drivers": 10,
        "Pi": 113,
        "Po": 102,
        "logic element": 8576524,
        "latch": 2705389,
        "Longest Path": 49241,
        "Average Path": 5,
        "Estimated LUTs": 8576524,
        "Total Node": 11281923
    },
    "vtr/LU8PEEng/no_arch": {
        "test_name": "vtr/LU8PEEng/no_arch",
        "input_blif": "LU8PEEng.blif",
        "max_rss(MiB)": 1168.3,
        "exec_time(ms)": 33734.9,
        "techmap_time(ms)": 30535.3,
        "Latch Drivers": 10,
        "Pi": 113,
        "Po": 102,
        "logic element": 218609,
        "latch": 54485,
        "Longest Path": 23118,
        "Average Path": 5,
        "Estimated LUTs": 218609,
        "Total Node": 273104
    },
    "vtr/mcml/no_arch": {
        "test_name": "vtr/mcml/no_arch",
        "input_blif": "mcml.blif",
        "max_rss(MiB)": 76222.1,
        "exec_time(ms)": 4731433.9,
        "techmap_time(ms)": 4135087.4,
        "Latch Drivers": 26,
        "Pi": 35,
        "Po": 356,
        "logic element": 17024444,
        "latch": 5262015,
        "Longest Path": 94318,
        "Average Path": 5,
        "Estimated LUTs": 17024444,
        "Total Node": 22286485
    },
    "vtr/mkDelayWorker32B/no_arch": {
        "test_name": "vtr/mkDelayWorker32B/no_arch",
        "input_blif": "mkDelayWorker32B.blif",
        "max_rss(MiB)": 3643.4,
        "exec_time(ms)": 37316.5,
        "techmap_time(ms)": 22298.8,
        "Latch Drivers": 10,
        "Pi": 505,
        "Po": 553,
        "logic element": 834467,
        "latch": 274113,
        "Longest Path": 694,
        "Average Path": 5,
        "Estimated LUTs": 834467,
        "Total Node": 1108590
    },
    "vtr/mkPktMerge/no_arch": {
        "test_name": "vtr/mkPktMerge/no_arch",
        "input_blif": "mkPktMerge.blif",
        "max_rss(MiB)": 123.8,
        "exec_time(ms)": 635.2,
        "techmap_time(ms)": 336,
        "Latch Drivers": 4,
        "Pi": 310,
        "Po": 156,
        "logic element": 23492,
        "latch": 7839,
        "Longest Path": 131,
        "Average Path": 6,
        "Estimated LUTs": 23492,
        "Total Node": 31335
    },
    "vtr/mkSMAdapter4B/no_arch": {
        "test_name": "vtr/mkSMAdapter4B/no_arch",
        "input_blif": "mkSMAdapter4B.blif",
        "max_rss(MiB)": 111.4,
        "exec_time(ms)": 888.5,
        "techmap_time(ms)": 622.6,
        "Latch Drivers": 4,
        "Pi": 192,
        "Po": 205,
        "logic element": 20502,
        "latch": 5510,
        "Longest Path": 697,
        "Average Path": 5,
        "Estimated LUTs": 20502,
        "Total Node": 26016
    },
    "vtr/multiclock_output_and_latch/no_arch": {
        "test_name": "vtr/multiclock_output_and_latch/no_arch",
        "input_blif": "multiclock_output_and_latch.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 5.1,
        "techmap_time(ms)": 4.7,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 1,
        "logic element": 5,
        "latch": 3,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 10
    },
    "vtr/multiclock_reader_writer/no_arch": {
        "test_name": "vtr/multiclock_reader_writer/no_arch",
        "input_blif": "multiclock_reader_writer.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 7.9,
        "techmap_time(ms)": 6.9,
        "Latch Drivers": 2,
        "Pi": 1,
        "Po": 1,
        "logic element": 69,
        "latch": 11,
        "Longest Path": 22,
        "Average Path": 6,
        "Estimated LUTs": 69,
        "Total Node": 82
    },
    "vtr/multiclock_separate_and_latch/no_arch": {
        "test_name": "vtr/multiclock_separate_and_latch/no_arch",
        "input_blif": "multiclock_separate_and_latch.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 8
    },
    "vtr/or1200/no_arch": {
        "test_name": "vtr/or1200/no_arch",
        "input_blif": "or1200.blif",
        "max_rss(MiB)": 101.3,
        "exec_time(ms)": 1099.4,
        "techmap_time(ms)": 870.2,
        "Latch Drivers": 3,
        "Pi": 384,
        "Po": 394,
        "logic element": 18200,
        "latch": 2804,
        "Longest Path": 1931,
        "Average Path": 6,
        "Estimated LUTs": 18200,
        "Total Node": 21007
    },
    "vtr/raygentop/no_arch": {
        "test_name": "vtr/raygentop/no_arch",
        "input_blif": "raygentop.blif",
        "max_rss(MiB)": 120.5,
        "exec_time(ms)": 1121.7,
        "techmap_time(ms)": 786.6,
        "Latch Drivers": 2,
        "Pi": 238,
        "Po": 305,
        "logic element": 24765,
        "latch": 6735,
        "Longest Path": 435,
        "Average Path": 5,
        "Estimated LUTs": 24765,
        "Total Node": 31502
    },
    "vtr/sha/no_arch": {
        "test_name": "vtr/sha/no_arch",
        "input_blif": "sha.blif",
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 180.9,
        "techmap_time(ms)": 116.7,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 5459,
        "latch": 910,
        "Longest Path": 3215,
        "Average Path": 5,
        "Estimated LUTs": 5459,
        "Total Node": 6370
    },
    "vtr/single_ff/no_arch": {
        "test_name": "vtr/single_ff/no_arch",
        "input_blif": "single_ff.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 9.3,
        "techmap_time(ms)": 8.2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "vtr/single_wire/no_arch": {
        "test_name": "vtr/single_wire/no_arch",
        "input_blif": "single_wire.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 4,
        "techmap_time(ms)": 3.2,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "vtr/spree/no_arch": {
        "test_name": "vtr/spree/no_arch",
        "input_blif": "spree.blif",
        "max_rss(MiB)": 805.4,
        "exec_time(ms)": 684701.9,
        "techmap_time(ms)": 1955.3,
        "Latch Drivers": 5,
        "Pi": 44,
        "Po": 32,
        "logic element": 178563,
        "latch": 67936,
        "Longest Path": 912,
        "Average Path": 5,
        "Estimated LUTs": 178563,
        "Total Node": 246504
    },
    "vtr/stereovision0/no_arch": {
        "test_name": "vtr/stereovision0/no_arch",
        "input_blif": "stereovision0.blif",
        "max_rss(MiB)": 106.7,
        "exec_time(ms)": 1374.8,
        "techmap_time(ms)": 1125.5,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 197,
        "logic element": 13875,
        "latch": 12215,
        "Longest Path": 169,
        "Average Path": 5,
        "Estimated LUTs": 13875,
        "Total Node": 26091
    },
    "vtr/stereovision1/no_arch": {
        "test_name": "vtr/stereovision1/no_arch",
        "input_blif": "stereovision1.blif",
        "max_rss(MiB)": 214.6,
        "exec_time(ms)": 3426.2,
        "techmap_time(ms)": 2927.7,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 42810,
        "latch": 11449,
        "Longest Path": 221,
        "Average Path": 5,
        "Estimated LUTs": 42810,
        "Total Node": 54260
    },
    "vtr/stereovision2/no_arch": {
        "test_name": "vtr/stereovision2/no_arch",
        "input_blif": "stereovision2.blif",
        "max_rss(MiB)": 430.7,
        "exec_time(ms)": 8835.9,
        "techmap_time(ms)": 7749.6,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 114787,
        "latch": 16281,
        "Longest Path": 127,
        "Average Path": 5,
        "Estimated LUTs": 114787,
        "Total Node": 131069
    },
    "vtr/stereovision3/no_arch": {
        "test_name": "vtr/stereovision3/no_arch",
        "input_blif": "stereovision3.blif",
        "max_rss(MiB)": 16.1,
        "exec_time(ms)": 74.7,
        "techmap_time(ms)": 62,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1289,
        "latch": 99,
        "Longest Path": 106,
        "Average Path": 5,
        "Estimated LUTs": 1289,
        "Total Node": 1390
    },
    "vtr/tpu.16x16.int8/no_arch": {
        "test_name": "vtr/tpu.16x16.int8/no_arch",
        "input_blif": "tpu.16x16.int8.blif",
        "max_rss(MiB)": 4006.8,
        "exec_time(ms)": 5736790.2,
        "techmap_time(ms)": 17331.8,
        "Latch Drivers": 4,
        "Pi": 353,
        "Po": 289,
        "logic element": 895543,
        "latch": 281080,
        "Longest Path": 2319,
        "Average Path": 6,
        "Estimated LUTs": 895543,
        "Total Node": 1176627
    },
    "vtr/tpu.32x32.int8/no_arch": {
        "test_name": "vtr/tpu.32x32.int8/no_arch",
        "input_blif": "tpu.32x32.int8.blif",
        "max_rss(MiB)": 8735.9,
        "exec_time(ms)": 97596.5,
        "techmap_time(ms)": 52833.9,
        "Latch Drivers": 4,
        "Pi": 641,
        "Po": 545,
        "logic element": 1944319,
        "latch": 594392,
        "Longest Path": 5210,
        "Average Path": 6,
        "Estimated LUTs": 1944319,
        "Total Node": 2538715
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
