✔ [2/91] Built LeanRV64DLEAN.Sail.IntRange
✔ [3/91] Built LeanRV64DLEAN.Sail.BitVec
✔ [4/91] Built LeanRV64DLEAN.Sail.Sail
✔ [5/91] Built LeanRV64DLEAN.Defs
✔ [6/91] Built LeanRV64DLEAN.RiscvExtras
✔ [7/91] Built LeanRV64DLEAN.Specialization
✔ [8/91] Built LeanRV64DLEAN.Option
✔ [9/91] Built LeanRV64DLEAN.Flow
✔ [10/91] Built LeanRV64DLEAN.Arith
✔ [11/91] Built LeanRV64DLEAN.String
✔ [12/91] Built LeanRV64DLEAN.Mapping
✔ [13/91] Built LeanRV64DLEAN.Vector
✔ [14/91] Built LeanRV64DLEAN.HexBits
✔ [15/91] Built LeanRV64DLEAN.HexBitsSigned
✔ [16/91] Built LeanRV64DLEAN.Prelude
✔ [17/91] Built LeanRV64DLEAN.RiscvErrors
✔ [18/91] Built LeanRV64DLEAN.RiscvXlen
✔ [19/91] Built LeanRV64DLEAN.RiscvFlen
✔ [20/91] Built LeanRV64DLEAN.RiscvVlen
✔ [21/91] Built LeanRV64DLEAN.PreludeMemAddrtype
✔ [22/91] Built LeanRV64DLEAN.PreludeMemMetadata
✔ [23/91] Built LeanRV64DLEAN.Result
✔ [24/91] Built LeanRV64DLEAN.Common
✔ [25/91] Built LeanRV64DLEAN.ReadWrite
✔ [26/91] Built LeanRV64DLEAN.PreludeMem
✔ [27/91] Built LeanRV64DLEAN.RiscvTypesExt
✔ [28/91] Built LeanRV64DLEAN.RiscvTypes
✔ [29/91] Built LeanRV64DLEAN.RiscvVmemTypes
✔ [30/91] Built LeanRV64DLEAN.RiscvRegType
✔ [31/91] Built LeanRV64DLEAN.RiscvFregType
✔ [32/91] Built LeanRV64DLEAN.RiscvRegs
✔ [33/91] Built LeanRV64DLEAN.RiscvPcAccess
✔ [34/91] Built LeanRV64DLEAN.RiscvSysRegs
✔ [35/91] Built LeanRV64DLEAN.RiscvPmpRegs
✔ [36/91] Built LeanRV64DLEAN.RiscvPmpControl
✔ [37/91] Built LeanRV64DLEAN.RiscvExtRegs
✔ [38/91] Built LeanRV64DLEAN.RiscvAddrChecks
✔ [39/91] Built LeanRV64DLEAN.RiscvVregType
✔ [40/91] Built LeanRV64DLEAN.RiscvVextRegs
✔ [41/91] Built LeanRV64DLEAN.RiscvVextControl
✔ [42/91] Built LeanRV64DLEAN.RiscvSysExceptions
✔ [43/91] Built LeanRV64DLEAN.RiscvZihpm
✔ [44/91] Built LeanRV64DLEAN.RiscvSscofpmf
✔ [45/91] Built LeanRV64DLEAN.RiscvZkrControl
✔ [46/91] Built LeanRV64DLEAN.RiscvSoftfloatInterface
✔ [47/91] Built LeanRV64DLEAN.RiscvFdextRegs
✔ [48/91] Built LeanRV64DLEAN.RiscvSmcntrpmf
✔ [49/91] Built LeanRV64DLEAN.RiscvSysControl
✔ [50/91] Built LeanRV64DLEAN.RiscvPlatform
✔ [51/91] Built LeanRV64DLEAN.RiscvMem
✔ [52/91] Built LeanRV64DLEAN.RiscvVmemPte
✔ [53/91] Built LeanRV64DLEAN.RiscvVmemPtw
✔ [54/91] Built LeanRV64DLEAN.RiscvVmemTlb
✔ [55/91] Built LeanRV64DLEAN.RiscvVmem
✔ [56/91] Built LeanRV64DLEAN.RiscvTypesKext
✔ [57/91] Built LeanRV64DLEAN.RiscvInstsBase
✔ [58/91] Built LeanRV64DLEAN.RiscvInstsAext
✔ [59/91] Built LeanRV64DLEAN.RiscvInstsMext
✔ [60/91] Built LeanRV64DLEAN.RiscvInstsZicsr
✔ [61/91] Built LeanRV64DLEAN.RiscvInstsFext
✔ [62/91] Built LeanRV64DLEAN.RiscvInstsDext
✔ [63/91] Built LeanRV64DLEAN.RiscvInstsZba
✔ [64/91] Built LeanRV64DLEAN.RiscvInstsZbb
✔ [65/91] Built LeanRV64DLEAN.RiscvInstsZbs
✔ [66/91] Built LeanRV64DLEAN.RiscvInstsZfh
✔ [67/91] Built LeanRV64DLEAN.RiscvInstsZfa
✔ [68/91] Built LeanRV64DLEAN.RiscvInstsZbkb
✔ [69/91] Built LeanRV64DLEAN.RiscvInstsZicond
✔ [70/91] Built LeanRV64DLEAN.RiscvInstsVextUtils
✔ [71/91] Built LeanRV64DLEAN.RiscvInstsVextFpUtils
✔ [72/91] Built LeanRV64DLEAN.RiscvInstsVextVset
✔ [73/91] Built LeanRV64DLEAN.RiscvInstsVextArith
✔ [74/91] Built LeanRV64DLEAN.RiscvInstsVextFp
✔ [75/91] Built LeanRV64DLEAN.RiscvInstsVextMem
✔ [76/91] Built LeanRV64DLEAN.RiscvInstsVextMask
✔ [77/91] Built LeanRV64DLEAN.RiscvInstsVextVm
✔ [78/91] Built LeanRV64DLEAN.RiscvInstsVextFpVm
✔ [79/91] Built LeanRV64DLEAN.RiscvInstsVextRed
✔ [80/91] Built LeanRV64DLEAN.RiscvInstsVextFpRed
✔ [81/91] Built LeanRV64DLEAN.RiscvInstsZicbom
✔ [82/91] Built LeanRV64DLEAN.RiscvInstsZicboz
✔ [83/91] Built LeanRV64DLEAN.RiscvInstsEnd
✔ [84/91] Built LeanRV64DLEAN.RiscvCsrEnd
✔ [85/91] Built LeanRV64DLEAN.RiscvStepExt
✔ [86/91] Built LeanRV64DLEAN.RiscvDecodeExt
✔ [87/91] Built LeanRV64DLEAN.RiscvFetch
✔ [88/91] Built LeanRV64DLEAN.RiscvStep
✔ [89/91] Built LeanRV64DLEAN.Main
✔ [90/91] Built LeanRV64DLEAN
Build completed successfully.
