Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Aug 18 13:57:52 2025
| Host         : DESKTOP-S7TDGUG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pipeline_timing_summary_routed.rpt -pb pipeline_timing_summary_routed.pb -rpx pipeline_timing_summary_routed.rpx -warn_on_violation
| Design       : pipeline
| Device       : xa7z010-clg400
| Speed File   : -1I  PRODUCTION 1.09 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                               Violations  
--------  --------  ----------------------------------------  ----------  
SYNTH-10  Warning   Wide multiplier                           46          
XDCH-2    Warning   Same min and max delay values on IO port  98          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    971.013        0.000                      0                46837        0.010        0.000                      0                46837      498.750        0.000                       0                 15942  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_output  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_output        971.013        0.000                      0                46837        0.010        0.000                      0                46837      498.750        0.000                       0                 15942  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_output    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_output
  To Clock:  clk_output

Setup :            0  Failing Endpoints,  Worst Slack      971.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      498.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             971.013ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[104]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.263ns  (logic 11.136ns (39.402%)  route 17.127ns (60.598%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 1004.368 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.665     4.888    filterbank/clk_output_IBUF_BUFG
    SLICE_X15Y54         FDRE                                         r  filterbank/read_pos_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     5.344 r  filterbank/read_pos_reg_rep[3]/Q
                         net (fo=135, routed)         5.329    10.673    filterbank/samples_reg_0_63_24_26/ADDRB3
    SLICE_X34Y75         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    10.797 r  filterbank/samples_reg_0_63_24_26/RAMB/O
                         net (fo=1, routed)           0.984    11.780    filterbank/samples_reg_0_63_24_26_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.904 r  filterbank/multOp__0_i_43/O
                         net (fo=1, routed)           1.264    13.169    filterbank/multOp__0_i_43_n_0
    SLICE_X25Y55         LUT5 (Prop_lut5_I4_O)        0.124    13.293 r  filterbank/multOp__0_i_26/O
                         net (fo=1, routed)           0.667    13.960    pow_spectrum/multOp__0_7
    SLICE_X25Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.084 r  pow_spectrum/multOp__0_i_9/O
                         net (fo=4, routed)           1.327    15.410    filterbank/processed_sample[25]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    19.446 r  filterbank/multOp__7/PCOUT[47]
                         net (fo=1, routed)           0.002    19.448    filterbank/multOp__7_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.161 r  filterbank/multOp__8/PCOUT[47]
                         net (fo=1, routed)           0.002    21.163    filterbank/multOp__8_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.681 r  filterbank/multOp__9/P[1]
                         net (fo=3, routed)           2.536    25.218    filterbank/multOp__9_n_104
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.149    25.367 r  filterbank/coefficients[115]_i_10/O
                         net (fo=2, routed)           0.645    26.012    filterbank/coefficients[115]_i_10_n_0
    SLICE_X33Y63         LUT4 (Prop_lut4_I3_O)        0.332    26.344 r  filterbank/coefficients[115]_i_14/O
                         net (fo=1, routed)           0.000    26.344    filterbank/coefficients[115]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.876 r  filterbank/coefficients_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.876    filterbank/coefficients_reg[115]_i_2_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.990 r  filterbank/coefficients_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.990    filterbank/coefficients_reg[119]_i_6_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.213 r  filterbank/coefficients_reg[119]_i_5/O[0]
                         net (fo=2, routed)           0.797    28.010    filterbank/coefficients_reg[119]_i_5_n_7
    SLICE_X32Y65         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.741    28.751 f  filterbank/coefficients_reg[119]_i_3/O[2]
                         net (fo=10, routed)          1.389    30.140    filterbank/data0[62]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.301    30.441 r  filterbank/coefficients[119]_i_12/O
                         net (fo=1, routed)           0.000    30.441    filterbank/coefficients[119]_i_12_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.842 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           1.024    31.867    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.124    31.991 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.160    33.151    filterbank/coefficients[119]_i_1_n_0
    SLICE_X32Y62         FDRE                                         r  filterbank/coefficients_reg[104]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.486  1004.368    filterbank/clk_output_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  filterbank/coefficients_reg[104]/C
                         clock pessimism              0.354  1004.723    
                         clock uncertainty           -0.035  1004.687    
    SLICE_X32Y62         FDRE (Setup_fdre_C_R)       -0.524  1004.163    filterbank/coefficients_reg[104]
  -------------------------------------------------------------------
                         required time                       1004.163    
                         arrival time                         -33.151    
  -------------------------------------------------------------------
                         slack                                971.013    

Slack (MET) :             971.013ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[105]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.263ns  (logic 11.136ns (39.402%)  route 17.127ns (60.598%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 1004.368 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.665     4.888    filterbank/clk_output_IBUF_BUFG
    SLICE_X15Y54         FDRE                                         r  filterbank/read_pos_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     5.344 r  filterbank/read_pos_reg_rep[3]/Q
                         net (fo=135, routed)         5.329    10.673    filterbank/samples_reg_0_63_24_26/ADDRB3
    SLICE_X34Y75         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    10.797 r  filterbank/samples_reg_0_63_24_26/RAMB/O
                         net (fo=1, routed)           0.984    11.780    filterbank/samples_reg_0_63_24_26_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.904 r  filterbank/multOp__0_i_43/O
                         net (fo=1, routed)           1.264    13.169    filterbank/multOp__0_i_43_n_0
    SLICE_X25Y55         LUT5 (Prop_lut5_I4_O)        0.124    13.293 r  filterbank/multOp__0_i_26/O
                         net (fo=1, routed)           0.667    13.960    pow_spectrum/multOp__0_7
    SLICE_X25Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.084 r  pow_spectrum/multOp__0_i_9/O
                         net (fo=4, routed)           1.327    15.410    filterbank/processed_sample[25]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    19.446 r  filterbank/multOp__7/PCOUT[47]
                         net (fo=1, routed)           0.002    19.448    filterbank/multOp__7_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.161 r  filterbank/multOp__8/PCOUT[47]
                         net (fo=1, routed)           0.002    21.163    filterbank/multOp__8_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.681 r  filterbank/multOp__9/P[1]
                         net (fo=3, routed)           2.536    25.218    filterbank/multOp__9_n_104
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.149    25.367 r  filterbank/coefficients[115]_i_10/O
                         net (fo=2, routed)           0.645    26.012    filterbank/coefficients[115]_i_10_n_0
    SLICE_X33Y63         LUT4 (Prop_lut4_I3_O)        0.332    26.344 r  filterbank/coefficients[115]_i_14/O
                         net (fo=1, routed)           0.000    26.344    filterbank/coefficients[115]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.876 r  filterbank/coefficients_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.876    filterbank/coefficients_reg[115]_i_2_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.990 r  filterbank/coefficients_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.990    filterbank/coefficients_reg[119]_i_6_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.213 r  filterbank/coefficients_reg[119]_i_5/O[0]
                         net (fo=2, routed)           0.797    28.010    filterbank/coefficients_reg[119]_i_5_n_7
    SLICE_X32Y65         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.741    28.751 f  filterbank/coefficients_reg[119]_i_3/O[2]
                         net (fo=10, routed)          1.389    30.140    filterbank/data0[62]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.301    30.441 r  filterbank/coefficients[119]_i_12/O
                         net (fo=1, routed)           0.000    30.441    filterbank/coefficients[119]_i_12_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.842 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           1.024    31.867    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.124    31.991 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.160    33.151    filterbank/coefficients[119]_i_1_n_0
    SLICE_X32Y62         FDRE                                         r  filterbank/coefficients_reg[105]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.486  1004.368    filterbank/clk_output_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  filterbank/coefficients_reg[105]/C
                         clock pessimism              0.354  1004.723    
                         clock uncertainty           -0.035  1004.687    
    SLICE_X32Y62         FDRE (Setup_fdre_C_R)       -0.524  1004.163    filterbank/coefficients_reg[105]
  -------------------------------------------------------------------
                         required time                       1004.163    
                         arrival time                         -33.151    
  -------------------------------------------------------------------
                         slack                                971.013    

Slack (MET) :             971.013ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[106]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.263ns  (logic 11.136ns (39.402%)  route 17.127ns (60.598%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 1004.368 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.665     4.888    filterbank/clk_output_IBUF_BUFG
    SLICE_X15Y54         FDRE                                         r  filterbank/read_pos_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     5.344 r  filterbank/read_pos_reg_rep[3]/Q
                         net (fo=135, routed)         5.329    10.673    filterbank/samples_reg_0_63_24_26/ADDRB3
    SLICE_X34Y75         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    10.797 r  filterbank/samples_reg_0_63_24_26/RAMB/O
                         net (fo=1, routed)           0.984    11.780    filterbank/samples_reg_0_63_24_26_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.904 r  filterbank/multOp__0_i_43/O
                         net (fo=1, routed)           1.264    13.169    filterbank/multOp__0_i_43_n_0
    SLICE_X25Y55         LUT5 (Prop_lut5_I4_O)        0.124    13.293 r  filterbank/multOp__0_i_26/O
                         net (fo=1, routed)           0.667    13.960    pow_spectrum/multOp__0_7
    SLICE_X25Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.084 r  pow_spectrum/multOp__0_i_9/O
                         net (fo=4, routed)           1.327    15.410    filterbank/processed_sample[25]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    19.446 r  filterbank/multOp__7/PCOUT[47]
                         net (fo=1, routed)           0.002    19.448    filterbank/multOp__7_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.161 r  filterbank/multOp__8/PCOUT[47]
                         net (fo=1, routed)           0.002    21.163    filterbank/multOp__8_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.681 r  filterbank/multOp__9/P[1]
                         net (fo=3, routed)           2.536    25.218    filterbank/multOp__9_n_104
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.149    25.367 r  filterbank/coefficients[115]_i_10/O
                         net (fo=2, routed)           0.645    26.012    filterbank/coefficients[115]_i_10_n_0
    SLICE_X33Y63         LUT4 (Prop_lut4_I3_O)        0.332    26.344 r  filterbank/coefficients[115]_i_14/O
                         net (fo=1, routed)           0.000    26.344    filterbank/coefficients[115]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.876 r  filterbank/coefficients_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.876    filterbank/coefficients_reg[115]_i_2_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.990 r  filterbank/coefficients_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.990    filterbank/coefficients_reg[119]_i_6_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.213 r  filterbank/coefficients_reg[119]_i_5/O[0]
                         net (fo=2, routed)           0.797    28.010    filterbank/coefficients_reg[119]_i_5_n_7
    SLICE_X32Y65         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.741    28.751 f  filterbank/coefficients_reg[119]_i_3/O[2]
                         net (fo=10, routed)          1.389    30.140    filterbank/data0[62]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.301    30.441 r  filterbank/coefficients[119]_i_12/O
                         net (fo=1, routed)           0.000    30.441    filterbank/coefficients[119]_i_12_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.842 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           1.024    31.867    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.124    31.991 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.160    33.151    filterbank/coefficients[119]_i_1_n_0
    SLICE_X32Y62         FDRE                                         r  filterbank/coefficients_reg[106]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.486  1004.368    filterbank/clk_output_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  filterbank/coefficients_reg[106]/C
                         clock pessimism              0.354  1004.723    
                         clock uncertainty           -0.035  1004.687    
    SLICE_X32Y62         FDRE (Setup_fdre_C_R)       -0.524  1004.163    filterbank/coefficients_reg[106]
  -------------------------------------------------------------------
                         required time                       1004.163    
                         arrival time                         -33.151    
  -------------------------------------------------------------------
                         slack                                971.013    

Slack (MET) :             971.013ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[107]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.263ns  (logic 11.136ns (39.402%)  route 17.127ns (60.598%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 1004.368 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.665     4.888    filterbank/clk_output_IBUF_BUFG
    SLICE_X15Y54         FDRE                                         r  filterbank/read_pos_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     5.344 r  filterbank/read_pos_reg_rep[3]/Q
                         net (fo=135, routed)         5.329    10.673    filterbank/samples_reg_0_63_24_26/ADDRB3
    SLICE_X34Y75         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    10.797 r  filterbank/samples_reg_0_63_24_26/RAMB/O
                         net (fo=1, routed)           0.984    11.780    filterbank/samples_reg_0_63_24_26_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.904 r  filterbank/multOp__0_i_43/O
                         net (fo=1, routed)           1.264    13.169    filterbank/multOp__0_i_43_n_0
    SLICE_X25Y55         LUT5 (Prop_lut5_I4_O)        0.124    13.293 r  filterbank/multOp__0_i_26/O
                         net (fo=1, routed)           0.667    13.960    pow_spectrum/multOp__0_7
    SLICE_X25Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.084 r  pow_spectrum/multOp__0_i_9/O
                         net (fo=4, routed)           1.327    15.410    filterbank/processed_sample[25]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    19.446 r  filterbank/multOp__7/PCOUT[47]
                         net (fo=1, routed)           0.002    19.448    filterbank/multOp__7_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.161 r  filterbank/multOp__8/PCOUT[47]
                         net (fo=1, routed)           0.002    21.163    filterbank/multOp__8_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.681 r  filterbank/multOp__9/P[1]
                         net (fo=3, routed)           2.536    25.218    filterbank/multOp__9_n_104
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.149    25.367 r  filterbank/coefficients[115]_i_10/O
                         net (fo=2, routed)           0.645    26.012    filterbank/coefficients[115]_i_10_n_0
    SLICE_X33Y63         LUT4 (Prop_lut4_I3_O)        0.332    26.344 r  filterbank/coefficients[115]_i_14/O
                         net (fo=1, routed)           0.000    26.344    filterbank/coefficients[115]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.876 r  filterbank/coefficients_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.876    filterbank/coefficients_reg[115]_i_2_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.990 r  filterbank/coefficients_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.990    filterbank/coefficients_reg[119]_i_6_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.213 r  filterbank/coefficients_reg[119]_i_5/O[0]
                         net (fo=2, routed)           0.797    28.010    filterbank/coefficients_reg[119]_i_5_n_7
    SLICE_X32Y65         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.741    28.751 f  filterbank/coefficients_reg[119]_i_3/O[2]
                         net (fo=10, routed)          1.389    30.140    filterbank/data0[62]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.301    30.441 r  filterbank/coefficients[119]_i_12/O
                         net (fo=1, routed)           0.000    30.441    filterbank/coefficients[119]_i_12_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.842 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           1.024    31.867    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.124    31.991 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.160    33.151    filterbank/coefficients[119]_i_1_n_0
    SLICE_X32Y62         FDRE                                         r  filterbank/coefficients_reg[107]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.486  1004.368    filterbank/clk_output_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  filterbank/coefficients_reg[107]/C
                         clock pessimism              0.354  1004.723    
                         clock uncertainty           -0.035  1004.687    
    SLICE_X32Y62         FDRE (Setup_fdre_C_R)       -0.524  1004.163    filterbank/coefficients_reg[107]
  -------------------------------------------------------------------
                         required time                       1004.163    
                         arrival time                         -33.151    
  -------------------------------------------------------------------
                         slack                                971.013    

Slack (MET) :             971.104ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.116ns  (logic 11.846ns (42.133%)  route 16.270ns (57.867%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 1004.365 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.717     4.940    filterbank/clk_output_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  filterbank/curr_filter_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.518     5.458 r  filterbank/curr_filter_base_reg[3]/Q
                         net (fo=203, routed)         2.501     7.959    filterbank/curr_filter_base_reg[3]
    SLICE_X18Y49         LUT3 (Prop_lut3_I1_O)        0.124     8.083 r  filterbank/multOp_i_154/O
                         net (fo=33, routed)          2.625    10.709    filterbank/multOp_i_154_n_0
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.150    10.859 r  filterbank/multOp_i_131/O
                         net (fo=1, routed)           0.993    11.852    filterbank/multOp_i_131_n_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.326    12.178 r  filterbank/multOp_i_76/O
                         net (fo=1, routed)           0.000    12.178    filterbank/multOp_i_76_n_0
    SLICE_X2Y45          MUXF7 (Prop_muxf7_I1_O)      0.217    12.395 r  filterbank/multOp_i_30/O
                         net (fo=1, routed)           1.232    13.626    filterbank/multOp_i_30_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I2_O)        0.299    13.925 r  filterbank/multOp_i_9/O
                         net (fo=4, routed)           2.242    16.167    filterbank/multOp_i_9_n_0
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    20.018 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.020    filterbank/multOp__3_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.733 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.735    filterbank/multOp__4_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[36])
                                                      1.518    23.253 r  filterbank/multOp__5/P[36]
                         net (fo=2, routed)           1.149    24.402    filterbank/multOp__5_n_69
    SLICE_X27Y64         LUT3 (Prop_lut3_I2_O)        0.150    24.552 r  filterbank/coeffs[2][59]_i_9/O
                         net (fo=2, routed)           1.048    25.600    filterbank/coeffs[2][59]_i_9_n_0
    SLICE_X27Y64         LUT4 (Prop_lut4_I3_O)        0.326    25.926 r  filterbank/coeffs[2][59]_i_13/O
                         net (fo=1, routed)           0.000    25.926    filterbank/coeffs[2][59]_i_13_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.476 r  filterbank/coeffs_reg[2][59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.476    filterbank/coeffs_reg[2][59]_i_2_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    26.699 r  filterbank/coeffs_reg[2][63]_i_5/O[0]
                         net (fo=2, routed)           0.460    27.159    filterbank/coeffs_reg[2][63]_i_5_n_7
    SLICE_X28Y64         LUT4 (Prop_lut4_I3_O)        0.299    27.458 r  filterbank/coeffs[2][59]_i_5/O
                         net (fo=1, routed)           0.000    27.458    filterbank/coeffs[2][59]_i_5_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.991 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.991    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    28.223 f  filterbank/coeffs_reg[2][63]_i_2/O[0]
                         net (fo=18, routed)          1.834    30.058    filterbank/data1[60]
    SLICE_X26Y59         LUT2 (Prop_lut2_I0_O)        0.295    30.353 r  filterbank/coefficients[55]_i_5/O
                         net (fo=1, routed)           0.000    30.353    filterbank/coefficients[55]_i_5_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.751 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.622    31.373    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X27Y58         LUT6 (Prop_lut6_I0_O)        0.124    31.497 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.559    33.056    filterbank/coefficients[55]_i_1_n_0
    SLICE_X28Y65         FDRE                                         r  filterbank/coefficients_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.483  1004.365    filterbank/clk_output_IBUF_BUFG
    SLICE_X28Y65         FDRE                                         r  filterbank/coefficients_reg[52]/C
                         clock pessimism              0.354  1004.720    
                         clock uncertainty           -0.035  1004.684    
    SLICE_X28Y65         FDRE (Setup_fdre_C_R)       -0.524  1004.160    filterbank/coefficients_reg[52]
  -------------------------------------------------------------------
                         required time                       1004.160    
                         arrival time                         -33.056    
  -------------------------------------------------------------------
                         slack                                971.104    

Slack (MET) :             971.104ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.116ns  (logic 11.846ns (42.133%)  route 16.270ns (57.867%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 1004.365 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.717     4.940    filterbank/clk_output_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  filterbank/curr_filter_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.518     5.458 r  filterbank/curr_filter_base_reg[3]/Q
                         net (fo=203, routed)         2.501     7.959    filterbank/curr_filter_base_reg[3]
    SLICE_X18Y49         LUT3 (Prop_lut3_I1_O)        0.124     8.083 r  filterbank/multOp_i_154/O
                         net (fo=33, routed)          2.625    10.709    filterbank/multOp_i_154_n_0
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.150    10.859 r  filterbank/multOp_i_131/O
                         net (fo=1, routed)           0.993    11.852    filterbank/multOp_i_131_n_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.326    12.178 r  filterbank/multOp_i_76/O
                         net (fo=1, routed)           0.000    12.178    filterbank/multOp_i_76_n_0
    SLICE_X2Y45          MUXF7 (Prop_muxf7_I1_O)      0.217    12.395 r  filterbank/multOp_i_30/O
                         net (fo=1, routed)           1.232    13.626    filterbank/multOp_i_30_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I2_O)        0.299    13.925 r  filterbank/multOp_i_9/O
                         net (fo=4, routed)           2.242    16.167    filterbank/multOp_i_9_n_0
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    20.018 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.020    filterbank/multOp__3_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.733 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.735    filterbank/multOp__4_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[36])
                                                      1.518    23.253 r  filterbank/multOp__5/P[36]
                         net (fo=2, routed)           1.149    24.402    filterbank/multOp__5_n_69
    SLICE_X27Y64         LUT3 (Prop_lut3_I2_O)        0.150    24.552 r  filterbank/coeffs[2][59]_i_9/O
                         net (fo=2, routed)           1.048    25.600    filterbank/coeffs[2][59]_i_9_n_0
    SLICE_X27Y64         LUT4 (Prop_lut4_I3_O)        0.326    25.926 r  filterbank/coeffs[2][59]_i_13/O
                         net (fo=1, routed)           0.000    25.926    filterbank/coeffs[2][59]_i_13_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.476 r  filterbank/coeffs_reg[2][59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.476    filterbank/coeffs_reg[2][59]_i_2_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    26.699 r  filterbank/coeffs_reg[2][63]_i_5/O[0]
                         net (fo=2, routed)           0.460    27.159    filterbank/coeffs_reg[2][63]_i_5_n_7
    SLICE_X28Y64         LUT4 (Prop_lut4_I3_O)        0.299    27.458 r  filterbank/coeffs[2][59]_i_5/O
                         net (fo=1, routed)           0.000    27.458    filterbank/coeffs[2][59]_i_5_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.991 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.991    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    28.223 f  filterbank/coeffs_reg[2][63]_i_2/O[0]
                         net (fo=18, routed)          1.834    30.058    filterbank/data1[60]
    SLICE_X26Y59         LUT2 (Prop_lut2_I0_O)        0.295    30.353 r  filterbank/coefficients[55]_i_5/O
                         net (fo=1, routed)           0.000    30.353    filterbank/coefficients[55]_i_5_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.751 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.622    31.373    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X27Y58         LUT6 (Prop_lut6_I0_O)        0.124    31.497 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.559    33.056    filterbank/coefficients[55]_i_1_n_0
    SLICE_X28Y65         FDRE                                         r  filterbank/coefficients_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.483  1004.365    filterbank/clk_output_IBUF_BUFG
    SLICE_X28Y65         FDRE                                         r  filterbank/coefficients_reg[53]/C
                         clock pessimism              0.354  1004.720    
                         clock uncertainty           -0.035  1004.684    
    SLICE_X28Y65         FDRE (Setup_fdre_C_R)       -0.524  1004.160    filterbank/coefficients_reg[53]
  -------------------------------------------------------------------
                         required time                       1004.160    
                         arrival time                         -33.056    
  -------------------------------------------------------------------
                         slack                                971.104    

Slack (MET) :             971.104ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.116ns  (logic 11.846ns (42.133%)  route 16.270ns (57.867%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 1004.365 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.717     4.940    filterbank/clk_output_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  filterbank/curr_filter_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.518     5.458 r  filterbank/curr_filter_base_reg[3]/Q
                         net (fo=203, routed)         2.501     7.959    filterbank/curr_filter_base_reg[3]
    SLICE_X18Y49         LUT3 (Prop_lut3_I1_O)        0.124     8.083 r  filterbank/multOp_i_154/O
                         net (fo=33, routed)          2.625    10.709    filterbank/multOp_i_154_n_0
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.150    10.859 r  filterbank/multOp_i_131/O
                         net (fo=1, routed)           0.993    11.852    filterbank/multOp_i_131_n_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.326    12.178 r  filterbank/multOp_i_76/O
                         net (fo=1, routed)           0.000    12.178    filterbank/multOp_i_76_n_0
    SLICE_X2Y45          MUXF7 (Prop_muxf7_I1_O)      0.217    12.395 r  filterbank/multOp_i_30/O
                         net (fo=1, routed)           1.232    13.626    filterbank/multOp_i_30_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I2_O)        0.299    13.925 r  filterbank/multOp_i_9/O
                         net (fo=4, routed)           2.242    16.167    filterbank/multOp_i_9_n_0
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    20.018 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.020    filterbank/multOp__3_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.733 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.735    filterbank/multOp__4_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[36])
                                                      1.518    23.253 r  filterbank/multOp__5/P[36]
                         net (fo=2, routed)           1.149    24.402    filterbank/multOp__5_n_69
    SLICE_X27Y64         LUT3 (Prop_lut3_I2_O)        0.150    24.552 r  filterbank/coeffs[2][59]_i_9/O
                         net (fo=2, routed)           1.048    25.600    filterbank/coeffs[2][59]_i_9_n_0
    SLICE_X27Y64         LUT4 (Prop_lut4_I3_O)        0.326    25.926 r  filterbank/coeffs[2][59]_i_13/O
                         net (fo=1, routed)           0.000    25.926    filterbank/coeffs[2][59]_i_13_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.476 r  filterbank/coeffs_reg[2][59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.476    filterbank/coeffs_reg[2][59]_i_2_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    26.699 r  filterbank/coeffs_reg[2][63]_i_5/O[0]
                         net (fo=2, routed)           0.460    27.159    filterbank/coeffs_reg[2][63]_i_5_n_7
    SLICE_X28Y64         LUT4 (Prop_lut4_I3_O)        0.299    27.458 r  filterbank/coeffs[2][59]_i_5/O
                         net (fo=1, routed)           0.000    27.458    filterbank/coeffs[2][59]_i_5_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.991 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.991    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    28.223 f  filterbank/coeffs_reg[2][63]_i_2/O[0]
                         net (fo=18, routed)          1.834    30.058    filterbank/data1[60]
    SLICE_X26Y59         LUT2 (Prop_lut2_I0_O)        0.295    30.353 r  filterbank/coefficients[55]_i_5/O
                         net (fo=1, routed)           0.000    30.353    filterbank/coefficients[55]_i_5_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.751 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.622    31.373    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X27Y58         LUT6 (Prop_lut6_I0_O)        0.124    31.497 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.559    33.056    filterbank/coefficients[55]_i_1_n_0
    SLICE_X28Y65         FDRE                                         r  filterbank/coefficients_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.483  1004.365    filterbank/clk_output_IBUF_BUFG
    SLICE_X28Y65         FDRE                                         r  filterbank/coefficients_reg[54]/C
                         clock pessimism              0.354  1004.720    
                         clock uncertainty           -0.035  1004.684    
    SLICE_X28Y65         FDRE (Setup_fdre_C_R)       -0.524  1004.160    filterbank/coefficients_reg[54]
  -------------------------------------------------------------------
                         required time                       1004.160    
                         arrival time                         -33.056    
  -------------------------------------------------------------------
                         slack                                971.104    

Slack (MET) :             971.104ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.116ns  (logic 11.846ns (42.133%)  route 16.270ns (57.867%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 1004.365 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.717     4.940    filterbank/clk_output_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  filterbank/curr_filter_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.518     5.458 r  filterbank/curr_filter_base_reg[3]/Q
                         net (fo=203, routed)         2.501     7.959    filterbank/curr_filter_base_reg[3]
    SLICE_X18Y49         LUT3 (Prop_lut3_I1_O)        0.124     8.083 r  filterbank/multOp_i_154/O
                         net (fo=33, routed)          2.625    10.709    filterbank/multOp_i_154_n_0
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.150    10.859 r  filterbank/multOp_i_131/O
                         net (fo=1, routed)           0.993    11.852    filterbank/multOp_i_131_n_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.326    12.178 r  filterbank/multOp_i_76/O
                         net (fo=1, routed)           0.000    12.178    filterbank/multOp_i_76_n_0
    SLICE_X2Y45          MUXF7 (Prop_muxf7_I1_O)      0.217    12.395 r  filterbank/multOp_i_30/O
                         net (fo=1, routed)           1.232    13.626    filterbank/multOp_i_30_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I2_O)        0.299    13.925 r  filterbank/multOp_i_9/O
                         net (fo=4, routed)           2.242    16.167    filterbank/multOp_i_9_n_0
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    20.018 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.020    filterbank/multOp__3_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.733 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.735    filterbank/multOp__4_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[36])
                                                      1.518    23.253 r  filterbank/multOp__5/P[36]
                         net (fo=2, routed)           1.149    24.402    filterbank/multOp__5_n_69
    SLICE_X27Y64         LUT3 (Prop_lut3_I2_O)        0.150    24.552 r  filterbank/coeffs[2][59]_i_9/O
                         net (fo=2, routed)           1.048    25.600    filterbank/coeffs[2][59]_i_9_n_0
    SLICE_X27Y64         LUT4 (Prop_lut4_I3_O)        0.326    25.926 r  filterbank/coeffs[2][59]_i_13/O
                         net (fo=1, routed)           0.000    25.926    filterbank/coeffs[2][59]_i_13_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.476 r  filterbank/coeffs_reg[2][59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.476    filterbank/coeffs_reg[2][59]_i_2_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    26.699 r  filterbank/coeffs_reg[2][63]_i_5/O[0]
                         net (fo=2, routed)           0.460    27.159    filterbank/coeffs_reg[2][63]_i_5_n_7
    SLICE_X28Y64         LUT4 (Prop_lut4_I3_O)        0.299    27.458 r  filterbank/coeffs[2][59]_i_5/O
                         net (fo=1, routed)           0.000    27.458    filterbank/coeffs[2][59]_i_5_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.991 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.991    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    28.223 f  filterbank/coeffs_reg[2][63]_i_2/O[0]
                         net (fo=18, routed)          1.834    30.058    filterbank/data1[60]
    SLICE_X26Y59         LUT2 (Prop_lut2_I0_O)        0.295    30.353 r  filterbank/coefficients[55]_i_5/O
                         net (fo=1, routed)           0.000    30.353    filterbank/coefficients[55]_i_5_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.751 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.622    31.373    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X27Y58         LUT6 (Prop_lut6_I0_O)        0.124    31.497 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.559    33.056    filterbank/coefficients[55]_i_1_n_0
    SLICE_X28Y65         FDRE                                         r  filterbank/coefficients_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.483  1004.365    filterbank/clk_output_IBUF_BUFG
    SLICE_X28Y65         FDRE                                         r  filterbank/coefficients_reg[55]/C
                         clock pessimism              0.354  1004.720    
                         clock uncertainty           -0.035  1004.684    
    SLICE_X28Y65         FDRE (Setup_fdre_C_R)       -0.524  1004.160    filterbank/coefficients_reg[55]
  -------------------------------------------------------------------
                         required time                       1004.160    
                         arrival time                         -33.056    
  -------------------------------------------------------------------
                         slack                                971.104    

Slack (MET) :             971.149ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[65]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.131ns  (logic 11.136ns (39.586%)  route 16.995ns (60.414%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 1004.373 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.665     4.888    filterbank/clk_output_IBUF_BUFG
    SLICE_X15Y54         FDRE                                         r  filterbank/read_pos_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     5.344 r  filterbank/read_pos_reg_rep[3]/Q
                         net (fo=135, routed)         5.329    10.673    filterbank/samples_reg_0_63_24_26/ADDRB3
    SLICE_X34Y75         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    10.797 r  filterbank/samples_reg_0_63_24_26/RAMB/O
                         net (fo=1, routed)           0.984    11.780    filterbank/samples_reg_0_63_24_26_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.904 r  filterbank/multOp__0_i_43/O
                         net (fo=1, routed)           1.264    13.169    filterbank/multOp__0_i_43_n_0
    SLICE_X25Y55         LUT5 (Prop_lut5_I4_O)        0.124    13.293 r  filterbank/multOp__0_i_26/O
                         net (fo=1, routed)           0.667    13.960    pow_spectrum/multOp__0_7
    SLICE_X25Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.084 r  pow_spectrum/multOp__0_i_9/O
                         net (fo=4, routed)           1.327    15.410    filterbank/processed_sample[25]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    19.446 r  filterbank/multOp__7/PCOUT[47]
                         net (fo=1, routed)           0.002    19.448    filterbank/multOp__7_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.161 r  filterbank/multOp__8/PCOUT[47]
                         net (fo=1, routed)           0.002    21.163    filterbank/multOp__8_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.681 r  filterbank/multOp__9/P[1]
                         net (fo=3, routed)           2.536    25.218    filterbank/multOp__9_n_104
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.149    25.367 r  filterbank/coefficients[115]_i_10/O
                         net (fo=2, routed)           0.645    26.012    filterbank/coefficients[115]_i_10_n_0
    SLICE_X33Y63         LUT4 (Prop_lut4_I3_O)        0.332    26.344 r  filterbank/coefficients[115]_i_14/O
                         net (fo=1, routed)           0.000    26.344    filterbank/coefficients[115]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.876 r  filterbank/coefficients_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.876    filterbank/coefficients_reg[115]_i_2_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.990 r  filterbank/coefficients_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.990    filterbank/coefficients_reg[119]_i_6_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.213 r  filterbank/coefficients_reg[119]_i_5/O[0]
                         net (fo=2, routed)           0.797    28.010    filterbank/coefficients_reg[119]_i_5_n_7
    SLICE_X32Y65         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.741    28.751 f  filterbank/coefficients_reg[119]_i_3/O[2]
                         net (fo=10, routed)          1.389    30.140    filterbank/data0[62]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.301    30.441 r  filterbank/coefficients[119]_i_12/O
                         net (fo=1, routed)           0.000    30.441    filterbank/coefficients[119]_i_12_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.842 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           1.024    31.867    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.124    31.991 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.029    33.019    filterbank/coefficients[119]_i_1_n_0
    SLICE_X32Y52         FDRE                                         r  filterbank/coefficients_reg[65]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.491  1004.373    filterbank/clk_output_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  filterbank/coefficients_reg[65]/C
                         clock pessimism              0.354  1004.728    
                         clock uncertainty           -0.035  1004.692    
    SLICE_X32Y52         FDRE (Setup_fdre_C_R)       -0.524  1004.168    filterbank/coefficients_reg[65]
  -------------------------------------------------------------------
                         required time                       1004.168    
                         arrival time                         -33.019    
  -------------------------------------------------------------------
                         slack                                971.149    

Slack (MET) :             971.149ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[66]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.131ns  (logic 11.136ns (39.586%)  route 16.995ns (60.414%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 1004.373 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.665     4.888    filterbank/clk_output_IBUF_BUFG
    SLICE_X15Y54         FDRE                                         r  filterbank/read_pos_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     5.344 r  filterbank/read_pos_reg_rep[3]/Q
                         net (fo=135, routed)         5.329    10.673    filterbank/samples_reg_0_63_24_26/ADDRB3
    SLICE_X34Y75         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    10.797 r  filterbank/samples_reg_0_63_24_26/RAMB/O
                         net (fo=1, routed)           0.984    11.780    filterbank/samples_reg_0_63_24_26_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.904 r  filterbank/multOp__0_i_43/O
                         net (fo=1, routed)           1.264    13.169    filterbank/multOp__0_i_43_n_0
    SLICE_X25Y55         LUT5 (Prop_lut5_I4_O)        0.124    13.293 r  filterbank/multOp__0_i_26/O
                         net (fo=1, routed)           0.667    13.960    pow_spectrum/multOp__0_7
    SLICE_X25Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.084 r  pow_spectrum/multOp__0_i_9/O
                         net (fo=4, routed)           1.327    15.410    filterbank/processed_sample[25]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    19.446 r  filterbank/multOp__7/PCOUT[47]
                         net (fo=1, routed)           0.002    19.448    filterbank/multOp__7_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.161 r  filterbank/multOp__8/PCOUT[47]
                         net (fo=1, routed)           0.002    21.163    filterbank/multOp__8_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.681 r  filterbank/multOp__9/P[1]
                         net (fo=3, routed)           2.536    25.218    filterbank/multOp__9_n_104
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.149    25.367 r  filterbank/coefficients[115]_i_10/O
                         net (fo=2, routed)           0.645    26.012    filterbank/coefficients[115]_i_10_n_0
    SLICE_X33Y63         LUT4 (Prop_lut4_I3_O)        0.332    26.344 r  filterbank/coefficients[115]_i_14/O
                         net (fo=1, routed)           0.000    26.344    filterbank/coefficients[115]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.876 r  filterbank/coefficients_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.876    filterbank/coefficients_reg[115]_i_2_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.990 r  filterbank/coefficients_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.990    filterbank/coefficients_reg[119]_i_6_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.213 r  filterbank/coefficients_reg[119]_i_5/O[0]
                         net (fo=2, routed)           0.797    28.010    filterbank/coefficients_reg[119]_i_5_n_7
    SLICE_X32Y65         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.741    28.751 f  filterbank/coefficients_reg[119]_i_3/O[2]
                         net (fo=10, routed)          1.389    30.140    filterbank/data0[62]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.301    30.441 r  filterbank/coefficients[119]_i_12/O
                         net (fo=1, routed)           0.000    30.441    filterbank/coefficients[119]_i_12_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.842 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           1.024    31.867    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.124    31.991 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.029    33.019    filterbank/coefficients[119]_i_1_n_0
    SLICE_X32Y52         FDRE                                         r  filterbank/coefficients_reg[66]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.491  1004.373    filterbank/clk_output_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  filterbank/coefficients_reg[66]/C
                         clock pessimism              0.354  1004.728    
                         clock uncertainty           -0.035  1004.692    
    SLICE_X32Y52         FDRE (Setup_fdre_C_R)       -0.524  1004.168    filterbank/coefficients_reg[66]
  -------------------------------------------------------------------
                         required time                       1004.168    
                         arrival time                         -33.019    
  -------------------------------------------------------------------
                         slack                                971.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[13].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.325%)  route 0.200ns (58.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.552     1.479    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/aclk
    SLICE_X21Y19         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[13].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y19         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[13].ff/Q
                         net (fo=1, routed)           0.200     1.820    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_tmp[13]
    SLICE_X25Y19         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.818     1.994    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X25Y19         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[13]/C
                         clock pessimism             -0.254     1.740    
    SLICE_X25Y19         FDRE (Hold_fdre_C_D)         0.070     1.810    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[15].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.399%)  route 0.217ns (60.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.560     1.487    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/aclk
    SLICE_X23Y5          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[15].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y5          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[15].ff/Q
                         net (fo=1, routed)           0.217     1.845    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_tmp[15]
    SLICE_X17Y5          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.831     2.007    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X17Y5          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[15]/C
                         clock pessimism             -0.254     1.753    
    SLICE_X17Y5          FDRE (Hold_fdre_C_D)         0.078     1.831    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.094%)  route 0.226ns (57.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.567     1.494    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X10Y0          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]/Q
                         net (fo=1, routed)           0.226     1.883    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/dina[2]
    RAMB18_X0Y1          RAMB18E1                                     r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.877     2.053    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X0Y1          RAMB18E1                                     r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.482     1.571    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     1.867    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.189ns (48.858%)  route 0.198ns (51.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.564     1.491    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X19Y0          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.198     1.830    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/out[3]
    SLICE_X23Y0          LUT3 (Prop_lut3_I1_O)        0.048     1.878 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[1].mlut1/O
                         net (fo=1, routed)           0.000     1.878    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.qi[3]
    SLICE_X23Y0          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.829     2.005    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X23Y0          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
                         clock pessimism             -0.254     1.751    
    SLICE_X23Y0          FDRE (Hold_fdre_C_D)         0.107     1.858    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.788%)  route 0.202ns (61.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.548     1.475    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X25Y26         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[9]/Q
                         net (fo=1, routed)           0.202     1.805    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/D[9]
    SLICE_X20Y26         SRL16E                                       r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.815     1.991    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/aclk
    SLICE_X20Y26         SRL16E                                       r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism             -0.254     1.737    
    SLICE_X20Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.785    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[26].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.048%)  route 0.220ns (60.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.559     1.486    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/aclk
    SLICE_X23Y7          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[26].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141     1.627 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[26].ff/Q
                         net (fo=1, routed)           0.220     1.847    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_tmp[26]
    SLICE_X17Y9          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.830     2.006    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X17Y9          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[26]/C
                         clock pessimism             -0.254     1.752    
    SLICE_X17Y9          FDRE (Hold_fdre_C_D)         0.075     1.827    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[7].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.553     1.480    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/aclk
    SLICE_X21Y18         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[7].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[7].ff/Q
                         net (fo=1, routed)           0.215     1.836    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_tmp[7]
    SLICE_X25Y18         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.819     1.995    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X25Y18         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[7]/C
                         clock pessimism             -0.254     1.741    
    SLICE_X25Y18         FDRE (Hold_fdre_C_D)         0.075     1.816    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[6].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.048%)  route 0.220ns (60.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.561     1.488    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/aclk
    SLICE_X23Y2          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[6].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[6].ff/Q
                         net (fo=1, routed)           0.220     1.849    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_tmp[6]
    SLICE_X17Y4          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.831     2.007    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X17Y4          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[6]/C
                         clock pessimism             -0.254     1.753    
    SLICE_X17Y4          FDRE (Hold_fdre_C_D)         0.075     1.828    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[22].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.654%)  route 0.215ns (60.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.560     1.487    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/aclk
    SLICE_X23Y6          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[22].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[22].ff/Q
                         net (fo=1, routed)           0.215     1.842    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_tmp[22]
    SLICE_X21Y8          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.829     2.005    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X21Y8          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[22]/C
                         clock pessimism             -0.254     1.751    
    SLICE_X21Y8          FDRE (Hold_fdre_C_D)         0.070     1.821    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[12].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.266%)  route 0.218ns (60.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.560     1.487    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/aclk
    SLICE_X23Y4          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[12].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y4          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[12].ff/Q
                         net (fo=1, routed)           0.218     1.846    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_tmp[12]
    SLICE_X17Y5          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       0.831     2.007    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X17Y5          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[12]/C
                         clock pessimism             -0.254     1.753    
    SLICE_X17Y5          FDRE (Hold_fdre_C_D)         0.071     1.824    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_output
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_output }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         1000.000    996.116    DSP48_X1Y30   lifter/out_value_temp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         1000.000    996.313    DSP48_X1Y32   lifter/out_value_temp_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB18_X2Y4   frame_module/MEM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         1000.000    997.056    RAMB18_X2Y4   frame_module/MEM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y1   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y1   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y0   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y0   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y0   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y0   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y73  dct/coeff_buffer_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_output

Max Delay           360 Endpoints
Min Delay           360 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][0]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][10]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][11]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][12]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][13]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][14]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][15]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][16]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][17]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][18]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][0]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][10]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][11]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][12]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][13]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][14]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][15]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][16]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][17]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][18]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=15943, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





