# 5.4 é›»æºãƒ»ãƒªã‚»ãƒƒãƒˆãƒ»I/Oè¨­è¨ˆã®åŸºç¤  
# 5.4 Fundamentals of Power, Reset, and I/O Design

SoCã‚’å®‰å®šã—ã¦å‹•ä½œã•ã›ã‚‹ã«ã¯ã€**é›»æºãƒ»ãƒªã‚»ãƒƒãƒˆãƒ»I/Oã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹**ã®è¨­è¨ˆãŒä¸å¯æ¬ ã§ã™ã€‚  
> To ensure stable operation of an SoC, careful design of **power, reset, and I/O interfaces** is essential.

æœ¬ç¯€ã§ã¯ã€ãã‚Œãã‚Œã®æ§‹æˆè¦ç´ ãŒã©ã®ã‚ˆã†ã«SoCã«çµ„ã¿è¾¼ã¾ã‚Œã‚‹ã‹ã‚’æ¦‚è¦³ã—ã€  
> This section provides an overview of how each component is implemented in SoC design,  
å®Ÿè·µçš„ãªè¨­è¨ˆè¦–ç‚¹ãƒ»åˆ¶ç´„ãƒ»æ³¨æ„ç‚¹ã‚’å­¦ã³ã¾ã™ã€‚  
> along with practical design considerations and constraints.

---

## ğŸ”‹ é›»æºè¨­è¨ˆã®åŸºæœ¬ï½œPower Supply Design Basics

### â–¶ ä¸»ãªé›»æºç¨®é¡ï½œTypes of Power Supplies

| é›»æºå / Supply       | ç”¨é€” / Purpose                    | é›»åœ§ä¾‹ / Voltage Example |
|------------------------|------------------------------------|--------------------------|
| ã‚³ã‚¢é›»æºï¼ˆVDDï¼‰        | å†…éƒ¨ãƒ­ã‚¸ãƒƒã‚¯å›è·¯ç”¨ Core Logic     | 0.8Vâ€“1.2V                |
| I/Oé›»æºï¼ˆVDDIOï¼‰       | ãƒ‘ãƒƒãƒ‰åˆ¶å¾¡ãƒ»å¤–éƒ¨é€šä¿¡ I/O Driving  | 1.8V / 3.3V              |
| ã‚¢ãƒŠãƒ­ã‚°é›»æºï¼ˆVDDAï¼‰   | PLLãƒ»ADCç”¨ Analog Modules         | å°‚ç”¨å®‰å®šé›»æº Stable LDO  |

### â–¶ è¨­è¨ˆä¸Šã®è€ƒæ…®ç‚¹ï½œDesign Considerations

- **IRãƒ‰ãƒ­ãƒƒãƒ—ã®æŠ‘åˆ¶** â†’ ãƒ‘ãƒ¯ãƒ¼ã‚°ãƒªãƒƒãƒ‰æœ€é©åŒ–  
> Suppress IR drop â†’ Optimize power grid
- **ãƒ‡ã‚«ãƒƒãƒ—ãƒªãƒ³ã‚°ã‚³ãƒ³ãƒ‡ãƒ³ã‚µ**é…ç½®  
> Place decoupling capacitors
- **GNDãƒã‚¦ãƒ³ã‚¹**å¯¾ç­–  
> Minimize ground bounce

---

## ğŸ” ãƒªã‚»ãƒƒãƒˆå›è·¯ã®åŸºæœ¬æ§‹æˆï½œReset Circuit Basics

SoCã§ã¯**ãƒ‘ãƒ¯ãƒ¼ã‚ªãƒ³æ™‚ã®åˆæœŸåŒ–**ãŒå¿…è¦ã§ã™ã€‚  
> A proper reset is required to initialize the SoC after power-on.

### â–¶ ä¸€èˆ¬çš„ãªæ§‹æˆï½œTypical Reset Topology

```
            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  Reset --> â”‚ Reset Gen â”‚ â†’â†’ å…¨ä½“åˆ¶å¾¡ãƒªã‚»ãƒƒãƒˆä¿¡å·
            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                 â†“
       å„ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®åˆæœŸåŒ–ä¿¡å·ç”Ÿæˆ
```

### â–¶ è¨­è¨ˆã®æ³¨æ„ç‚¹ï½œKey Design Points

| è¦³ç‚¹ / Point              | è§£èª¬ / Description |
|---------------------------|--------------------|
| éåŒæœŸï¼åŒæœŸãƒªã‚»ãƒƒãƒˆ     | ã‚¯ãƒ­ãƒƒã‚¯ã¨æ•´åˆï¼ˆç«¶åˆå›é¿ï¼‰<br>Asynchronous vs. synchronous |
| ã‚°ãƒ­ãƒ¼ãƒãƒ«ãƒªã‚»ãƒƒãƒˆ       | è¤‡æ•°ã‚¯ãƒ­ãƒƒã‚¯ãƒ‰ãƒ¡ã‚¤ãƒ³ã§ã®å…±é€šãƒªã‚»ãƒƒãƒˆ<br>Across clock domains |
| ãƒ¡ã‚¿ã‚¹ãƒ†ãƒ¼ãƒ–ãƒ«å¯¾ç­–       | ãƒªã‚»ãƒƒãƒˆè§£é™¤æ™‚ã®ä¸å®‰å®šæ€§å›é¿<br>Metastability handling |

---

## â¬…ï¸ I/Oè¨­è¨ˆã¨ãƒ‘ãƒƒãƒ‰ãƒªãƒ³ã‚°ï½œI/O Design and Pad Ring

### â–¶ ãƒ‘ãƒƒãƒ‰ã‚»ãƒ«ã®å½¹å‰²ï½œPad Cell Role

- å†…éƒ¨å›è·¯ã¨å¤–éƒ¨ãƒ”ãƒ³ã¨ã®**é›»æ°—ã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹**  
> Electrical interface between core and external pins  
- **ESDä¿è­·ç´ å­ãƒ»ãƒãƒƒãƒ•ã‚¡ãƒ»åˆ¶å¾¡å›è·¯**ã‚’å†…è”µ  
> Includes ESD protection, buffers, and control logic

### â–¶ ãƒ‘ãƒƒãƒ‰ãƒªãƒ³ã‚°è¨­è¨ˆã®è¦ç‚¹ï½œKey Aspects of Pad Ring Design

| é …ç›® / Item       | è§£èª¬ / Description |
|-------------------|--------------------|
| é…ç½®              | ãƒãƒƒãƒ—å¤–å‘¨ã«å‡ç­‰é…ç½®<br>Uniformly around chip boundary |
| é›»æºåˆ†é›¢          | ã‚³ã‚¢ã¨I/Oã§é›»æºåˆ†é›¢<br>Separate power for logic and I/O |
| ESDä¿è­·           | ãƒ€ã‚¤ã‚ªãƒ¼ãƒ‰ã‚„ä¿è­·ç´ å­ã§é™é›»æ°—å¯¾ç­–<br>ESD diodes for protection |

---

## ğŸ”§ æ•™è‚²çš„æ¼”ç¿’ä¾‹ï½œEducational Exercises

| ãƒ†ãƒ¼ãƒ / Theme                      | å†…å®¹ / Activity |
|-------------------------------------|------------------|
| é›»æºIRãƒ‰ãƒ­ãƒƒãƒ—ã®ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³    | ãƒ‘ãƒ¯ãƒ¼ã‚°ãƒªãƒƒãƒ‰è¨­è¨ˆã¨é™ä¸‹åˆ†æ |
| ãƒªã‚»ãƒƒãƒˆæ³¢å½¢ã®æ¯”è¼ƒ                  | åŒæœŸ / éåŒæœŸã®æŒ™å‹•ã‚’è¦³å¯Ÿ |
| I/Oãƒ‘ãƒƒãƒ‰æ§‹é€ ã®GDSè¦³å¯Ÿ              | ãƒãƒƒãƒ•ã‚¡ / ä¿è­·ç´ å­ã®è¦–è¦šåŒ– |

---

## ğŸ“˜ ã¾ã¨ã‚ã¨æ¬¡ç¯€ã¸ã®å°å…¥ï½œSummary & Next Chapter

é›»æºãƒ»ãƒªã‚»ãƒƒãƒˆãƒ»I/Oã¯ã€ãƒãƒƒãƒ—ã®**å‹•ä½œå®‰å®šæ€§ãƒ»å¤–éƒ¨æ¥ç¶š**ã«æ¬ ã‹ã›ã¾ã›ã‚“ã€‚  
> These components are essential for both **operational stability and external interfacing**.

æ¬¡ç¯€ã§ã¯ã€SoCè¨­è¨ˆã®**è£½é€ å¾Œã«å‘ã‘ãŸãƒ†ã‚¹ãƒˆè¨­è¨ˆï¼ˆDFT, ã‚¹ã‚­ãƒ£ãƒ³, JTAG, BISTï¼‰**ã‚’å­¦ã³ã¾ã™ã€‚  
> The next section introduces **test-oriented circuit structures** for manufacturing validation.

ğŸ‘‰ [**5.5 ãƒ†ã‚¹ãƒˆæ§‹é€ ï¼ˆã‚¹ã‚­ãƒ£ãƒ³ã€JTAGã€BISTï¼‰ï½œTest Structures**](5.5_test_structures.md)

---

[â† æˆ»ã‚‹ / Back to Chapter 5: SoC Design Flow Top](./README.md)
