Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Oct 26 14:43:20 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.678        0.000                      0                29490        0.011        0.000                      0                29490        3.750        0.000                       0                 10131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.678        0.000                      0                29490        0.011        0.000                      0                29490        3.750        0.000                       0                 10131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 3.652ns (47.680%)  route 4.007ns (52.320%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.693     2.987    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.441 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/DOADO[0]
                         net (fo=8, routed)           1.954     7.396    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/q0[0]
    SLICE_X32Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.520 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_59__1/O
                         net (fo=1, routed)           0.000     7.520    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_59__1_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.033 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_43__3/CO[3]
                         net (fo=1, routed)           0.000     8.033    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_43__3_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.150 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_19__2/CO[3]
                         net (fo=2, routed)           1.025     9.175    design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/ram_reg_0[0]
    SLICE_X37Y75         LUT3 (Prop_lut3_I1_O)        0.118     9.293 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/ram_reg_0_i_15__1/O
                         net (fo=1, routed)           0.301     9.594    design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_we0
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.326     9.920 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/ram_reg_0_i_1__2/O
                         net (fo=2, routed)           0.727    10.647    design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ce0
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.514    12.693    design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ap_clk
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.325    design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.325    
                         arrival time                         -10.647    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/width1_reg_194_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 1.616ns (21.857%)  route 5.777ns (78.143%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.722     3.016    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_clk
    SLICE_X85Y22         FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/width1_reg_194_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y22         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/width1_reg_194_reg[2]/Q
                         net (fo=11, routed)          0.847     4.319    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/width1_reg_194[2]
    SLICE_X87Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.443 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_CS_fsm[6]_i_13/O
                         net (fo=1, routed)           0.000     4.443    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_CS_fsm[6]_i_13_n_0
    SLICE_X87Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.993 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_CS_fsm_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.002    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_CS_fsm_reg[6]_i_3_n_0
    SLICE_X87Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.116 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_CS_fsm_reg[6]_i_2/CO[3]
                         net (fo=10, routed)          1.235     6.352    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/tmp_38_fu_408_p2
    SLICE_X87Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.476 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_58/O
                         net (fo=14, routed)          0.792     7.267    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_58_n_0
    SLICE_X86Y17         LUT4 (Prop_lut4_I3_O)        0.124     7.391 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_49/O
                         net (fo=1, routed)           0.493     7.884    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_49_n_0
    SLICE_X86Y17         LUT4 (Prop_lut4_I1_O)        0.124     8.008 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_14__2/O
                         net (fo=8, routed)           2.401    10.409    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ADDRARDADDR[1]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.611    12.790    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.129    12.919    
                         clock uncertainty           -0.154    12.765    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    12.199    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.475ns  (logic 3.652ns (48.853%)  route 3.823ns (51.147%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.693     2.987    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.441 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/DOADO[0]
                         net (fo=8, routed)           1.954     7.396    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/q0[0]
    SLICE_X32Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.520 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_59__1/O
                         net (fo=1, routed)           0.000     7.520    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_59__1_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.033 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_43__3/CO[3]
                         net (fo=1, routed)           0.000     8.033    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_43__3_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.150 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_19__2/CO[3]
                         net (fo=2, routed)           1.025     9.175    design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/ram_reg_0[0]
    SLICE_X37Y75         LUT3 (Prop_lut3_I1_O)        0.118     9.293 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/ram_reg_0_i_15__1/O
                         net (fo=1, routed)           0.301     9.594    design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_we0
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.326     9.920 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/ram_reg_0_i_1__2/O
                         net (fo=2, routed)           0.543    10.463    design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ce0
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.509    12.688    design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ap_clk
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.229    12.917    
                         clock uncertainty           -0.154    12.763    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.320    design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/tmp_24_reg_555_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 1.949ns (27.282%)  route 5.195ns (72.718%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.872     3.166    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_clk
    DSP48_X3Y9           DSP48E1                                      r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/tmp_24_reg_555_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.600 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/tmp_24_reg_555_reg/P[1]
                         net (fo=3, routed)           1.088     4.688    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/tmp_24_reg_555_reg_n_104
    SLICE_X95Y17         LUT3 (Prop_lut3_I0_O)        0.124     4.812 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_110/O
                         net (fo=1, routed)           0.521     5.333    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_110_n_0
    SLICE_X94Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.737 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_80__0/CO[3]
                         net (fo=1, routed)           0.000     5.737    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_80__0_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.854 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     5.854    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_71__0_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.971 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     5.971    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_62__0_n_0
    SLICE_X94Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.294 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_57/O[1]
                         net (fo=1, routed)           0.739     7.032    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/data4[13]
    SLICE_X88Y20         LUT4 (Prop_lut4_I2_O)        0.306     7.338 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_21__0/O
                         net (fo=1, routed)           0.571     7.909    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_21__0_n_0
    SLICE_X88Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.033 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_2__1/O
                         net (fo=8, routed)           2.276    10.309    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ADDRARDADDR[13]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.611    12.790    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.129    12.919    
                         clock uncertainty           -0.154    12.765    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    12.199    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/width1_reg_194_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.238ns  (logic 1.616ns (22.326%)  route 5.622ns (77.674%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.722     3.016    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_clk
    SLICE_X85Y22         FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/width1_reg_194_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y22         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/width1_reg_194_reg[2]/Q
                         net (fo=11, routed)          0.847     4.319    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/width1_reg_194[2]
    SLICE_X87Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.443 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_CS_fsm[6]_i_13/O
                         net (fo=1, routed)           0.000     4.443    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_CS_fsm[6]_i_13_n_0
    SLICE_X87Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.993 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_CS_fsm_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.002    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_CS_fsm_reg[6]_i_3_n_0
    SLICE_X87Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.116 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_CS_fsm_reg[6]_i_2/CO[3]
                         net (fo=10, routed)          1.109     6.225    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/tmp_38_fu_408_p2
    SLICE_X87Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.349 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_56/O
                         net (fo=14, routed)          0.803     7.152    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_56_n_0
    SLICE_X89Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.276 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_42__0/O
                         net (fo=1, routed)           0.595     7.870    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_42__0_n_0
    SLICE_X89Y16         LUT4 (Prop_lut4_I1_O)        0.124     7.994 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_11__1/O
                         net (fo=8, routed)           2.260    10.254    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ADDRARDADDR[4]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.611    12.790    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.129    12.919    
                         clock uncertainty           -0.154    12.765    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.199    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/tmp_24_reg_555_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_5/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.997ns  (logic 1.949ns (27.853%)  route 5.048ns (72.147%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.872     3.166    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_clk
    DSP48_X3Y9           DSP48E1                                      r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/tmp_24_reg_555_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.600 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/tmp_24_reg_555_reg/P[1]
                         net (fo=3, routed)           1.088     4.688    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/tmp_24_reg_555_reg_n_104
    SLICE_X95Y17         LUT3 (Prop_lut3_I0_O)        0.124     4.812 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_110/O
                         net (fo=1, routed)           0.521     5.333    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_110_n_0
    SLICE_X94Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.737 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_80__0/CO[3]
                         net (fo=1, routed)           0.000     5.737    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_80__0_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.854 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     5.854    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_71__0_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.971 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     5.971    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_62__0_n_0
    SLICE_X94Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.294 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_57/O[1]
                         net (fo=1, routed)           0.739     7.032    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/data4[13]
    SLICE_X88Y20         LUT4 (Prop_lut4_I2_O)        0.306     7.338 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_21__0/O
                         net (fo=1, routed)           0.571     7.909    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_21__0_n_0
    SLICE_X88Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.033 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_2__1/O
                         net (fo=8, routed)           2.130    10.163    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ADDRARDADDR[13]
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_5/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.537    12.716    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ap_clk
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    12.125    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         12.125    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/tmp_24_reg_555_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 1.717ns (24.289%)  route 5.352ns (75.711%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.872     3.166    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_clk
    DSP48_X3Y9           DSP48E1                                      r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/tmp_24_reg_555_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.600 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/tmp_24_reg_555_reg/P[1]
                         net (fo=3, routed)           1.088     4.688    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/tmp_24_reg_555_reg_n_104
    SLICE_X95Y17         LUT3 (Prop_lut3_I0_O)        0.124     4.812 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_110/O
                         net (fo=1, routed)           0.521     5.333    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_110_n_0
    SLICE_X94Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.737 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_80__0/CO[3]
                         net (fo=1, routed)           0.000     5.737    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_80__0_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.854 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     5.854    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_71__0_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.073 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_62__0/O[0]
                         net (fo=1, routed)           0.928     7.001    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/data4[8]
    SLICE_X89Y19         LUT4 (Prop_lut4_I2_O)        0.295     7.296 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_33__1/O
                         net (fo=1, routed)           0.571     7.867    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_33__1_n_0
    SLICE_X89Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.991 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_7__1/O
                         net (fo=8, routed)           2.244    10.235    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ADDRARDADDR[8]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.611    12.790    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.129    12.919    
                         clock uncertainty           -0.154    12.765    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.199    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_7/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 3.493ns (47.999%)  route 3.784ns (52.001%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.886     3.180    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.634 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_6/DOADO[0]
                         net (fo=11, routed)          1.879     7.513    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/q0[12]
    SLICE_X32Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.637 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_6_i_7/O
                         net (fo=1, routed)           0.000     7.637    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_6_i_7_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.245 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_6_i_3/O[3]
                         net (fo=1, routed)           0.578     8.823    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/tmp_132_fu_529_p2[15]
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.307     9.130 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/ram_reg_7_i_1/O
                         net (fo=1, routed)           1.328    10.458    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/d0[15]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_7/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.522    12.701    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    12.435    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/width1_reg_194_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.129ns  (logic 1.616ns (22.668%)  route 5.513ns (77.332%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.722     3.016    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_clk
    SLICE_X85Y22         FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/width1_reg_194_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y22         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/width1_reg_194_reg[2]/Q
                         net (fo=11, routed)          0.847     4.319    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/width1_reg_194[2]
    SLICE_X87Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.443 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_CS_fsm[6]_i_13/O
                         net (fo=1, routed)           0.000     4.443    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_CS_fsm[6]_i_13_n_0
    SLICE_X87Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.993 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_CS_fsm_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.002    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_CS_fsm_reg[6]_i_3_n_0
    SLICE_X87Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.116 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_CS_fsm_reg[6]_i_2/CO[3]
                         net (fo=10, routed)          1.235     6.352    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/tmp_38_fu_408_p2
    SLICE_X87Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.476 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_58/O
                         net (fo=14, routed)          0.792     7.267    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_58_n_0
    SLICE_X86Y17         LUT4 (Prop_lut4_I3_O)        0.124     7.391 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_49/O
                         net (fo=1, routed)           0.493     7.884    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_49_n_0
    SLICE_X86Y17         LUT4 (Prop_lut4_I1_O)        0.124     8.008 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_14__2/O
                         net (fo=8, routed)           2.137    10.145    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ADDRARDADDR[1]
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.537    12.716    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ap_clk
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    12.125    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         12.125    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/tmp_24_reg_555_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_5/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 1.717ns (24.622%)  route 5.256ns (75.378%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.872     3.166    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ap_clk
    DSP48_X3Y9           DSP48E1                                      r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/tmp_24_reg_555_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.600 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/tmp_24_reg_555_reg/P[1]
                         net (fo=3, routed)           1.088     4.688    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/tmp_24_reg_555_reg_n_104
    SLICE_X95Y17         LUT3 (Prop_lut3_I0_O)        0.124     4.812 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_110/O
                         net (fo=1, routed)           0.521     5.333    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_110_n_0
    SLICE_X94Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.737 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_80__0/CO[3]
                         net (fo=1, routed)           0.000     5.737    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_80__0_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.854 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     5.854    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_71__0_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.073 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_62__0/O[0]
                         net (fo=1, routed)           0.928     7.001    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/data4[8]
    SLICE_X89Y19         LUT4 (Prop_lut4_I2_O)        0.295     7.296 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_33__1/O
                         net (fo=1, routed)           0.571     7.867    design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_33__1_n_0
    SLICE_X89Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.991 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_574/ram_reg_0_i_7__1/O
                         net (fo=8, routed)           2.148    10.139    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ADDRARDADDR[8]
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_5/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       1.537    12.716    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ap_clk
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.125    design_1_i/network_0/inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         12.125    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  1.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.255%)  route 0.207ns (61.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.559     0.895    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X51Y49         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]/Q
                         net (fo=1, routed)           0.207     1.229    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/DIC1
    SLICE_X50Y50         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.821     1.187    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/WCLK
    SLICE_X50Y50         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC_D1/CLK
                         clock pessimism             -0.030     1.157    
    SLICE_X50Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.218    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.251ns (62.873%)  route 0.148ns (37.127%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.580     0.916    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X60Y50         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[17]/Q
                         net (fo=1, routed)           0.148     1.205    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/data[1]
    SLICE_X61Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.250 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_6/O
                         net (fo=1, routed)           0.000     1.250    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_6_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.315 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.315    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[0]_i_2_n_6
    SLICE_X61Y48         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.854     1.220    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X61Y48         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[1]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X61Y48         FDRE (Hold_fdre_C_D)         0.105     1.295    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.256ns (64.102%)  route 0.143ns (35.898%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.580     0.916    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X60Y50         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[20]/Q
                         net (fo=1, routed)           0.143     1.200    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/data[4]
    SLICE_X61Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.245 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[4]_i_5/O
                         net (fo=1, routed)           0.000     1.245    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[4]_i_5_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.315 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.315    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[4]_i_1_n_7
    SLICE_X61Y49         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.854     1.220    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X61Y49         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[4]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.105     1.295    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1082]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1082]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.554%)  route 0.205ns (52.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.556     0.892    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X49Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1082]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1082]/Q
                         net (fo=1, routed)           0.205     1.238    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg_n_0_[1082]
    SLICE_X49Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.283 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1082]_i_1/O
                         net (fo=1, routed)           0.000     1.283    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1082]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1082]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.830     1.196    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X49Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1082]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.092     1.258    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1082]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1139]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1139]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.226ns (59.334%)  route 0.155ns (40.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.562     0.898    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X48Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1139]/Q
                         net (fo=1, routed)           0.155     1.180    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg_n_0_[1139]
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.098     1.278 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1139]_i_1/O
                         net (fo=1, routed)           0.000     1.278    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1139]_i_1_n_0
    SLICE_X48Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.825     1.191    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X48Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1139]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.092     1.253    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1139]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.327%)  route 0.209ns (59.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.579     0.915    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X61Y53         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/Q
                         net (fo=1, routed)           0.209     1.264    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[30]
    SLICE_X63Y49         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.854     1.220    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X63Y49         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)         0.047     1.237    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1038]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.427%)  route 0.218ns (59.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.554     0.890    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X50Y35         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1038]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1038]/Q
                         net (fo=1, routed)           0.218     1.256    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA1
    SLICE_X46Y36         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.824     1.190    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X46Y36         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.222    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.384%)  route 0.226ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.553     0.889    design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y60         FDRE                                         r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[62]/Q
                         net (fo=1, routed)           0.226     1.256    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[55]
    SLICE_X51Y55         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.820     1.186    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y55         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.939%)  route 0.167ns (53.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.559     0.895    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y47         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[130]/Q
                         net (fo=3, routed)           0.167     1.210    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/s_axi_awqos[0]
    SLICE_X48Y48         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.830     1.196    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
    SLICE_X48Y48         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[0]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X48Y48         FDRE (Hold_fdre_C_D)         0.013     1.174    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.431%)  route 0.246ns (63.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.579     0.915    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X60Y54         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/Q
                         net (fo=1, routed)           0.246     1.302    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[34]
    SLICE_X63Y49         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10132, routed)       0.854     1.220    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X63Y49         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[6]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)         0.075     1.265    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y26   design_1_i/network_0/inst/grp_padding2d_fix16_2_fu_613/tmp_33_fu_386_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y32   design_1_i/network_0/inst/grp_padding2d_fix16_3_fu_587/tmp_24_reg_555_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y33   design_1_i/network_0/inst/grp_padding2d_fix16_3_fu_587/tmp_33_fu_386_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y22   design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/tmp7_reg_610_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y20   design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/tmp_24_reg_555_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y20   design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/tmp_33_fu_386_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y28   design_1_i/network_0/inst/grp_padding2d_fix16_2_fu_613/tmp7_reg_610_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y6    design_1_i/network_0/inst/grp_conv2d_fix16_fu_558/network_mul_mul_16s_13s_29_1_1_U106/network_mul_mul_16s_13s_29_1_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y35   design_1_i/network_0/inst/grp_padding2d_fix16_3_fu_587/tmp7_reg_610_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y27   design_1_i/network_0/inst/grp_padding2d_fix16_2_fu_613/tmp_24_reg_555_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y46  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y46  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y46  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y46  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y46  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y46  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y46  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y46  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y47  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y47  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK



