

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Thu May  9 22:16:30 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D6
* Solution:       comb_38 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       96|       96|  0.960 us|  0.960 us|   97|   97|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_test_Pipeline_ARRAY_1_READ_fu_250     |test_Pipeline_ARRAY_1_READ     |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        |grp_test_Pipeline_ARRAY_2_READ_fu_266     |test_Pipeline_ARRAY_2_READ     |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_test_Pipeline_VITIS_LOOP_36_1_fu_282  |test_Pipeline_VITIS_LOOP_36_1  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_test_Pipeline_VITIS_LOOP_56_5_fu_311  |test_Pipeline_VITIS_LOOP_56_5  |       30|       30|   0.300 us|   0.300 us|   30|   30|       no|
        |grp_test_Pipeline_ARRAY_WRITE_fu_320      |test_Pipeline_ARRAY_WRITE      |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    7512|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        8|  1008|    6615|   13072|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     350|    -|
|Register         |        -|     -|    5280|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|  1008|   11895|   20934|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    40|       2|       7|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP |  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+
    |control_s_axi_U                           |control_s_axi                  |        0|    0|   246|   424|    0|
    |mem_m_axi_U                               |mem_m_axi                      |        8|    0|   884|   880|    0|
    |mul_64ns_64ns_128_1_1_U112                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U113                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U114                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U115                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U116                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U117                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U118                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U119                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U120                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U121                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U122                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U123                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U124                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U125                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U126                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U127                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U128                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U129                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U130                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U131                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U132                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U133                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U134                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U135                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U136                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U137                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U138                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U139                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U140                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U141                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U142                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U143                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U144                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U145                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U146                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U147                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_250     |test_Pipeline_ARRAY_1_READ     |        0|    0|   587|    73|    0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_266     |test_Pipeline_ARRAY_2_READ     |        0|    0|   589|    75|    0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_320      |test_Pipeline_ARRAY_WRITE      |        0|    0|    66|   122|    0|
    |grp_test_Pipeline_VITIS_LOOP_36_1_fu_282  |test_Pipeline_VITIS_LOOP_36_1  |        0|  416|  2829|  8589|    0|
    |grp_test_Pipeline_VITIS_LOOP_56_5_fu_311  |test_Pipeline_VITIS_LOOP_56_5  |        0|   16|  1414|  1253|    0|
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+
    |Total                                     |                               |        8| 1008|  6615| 13072|    0|
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln80_10_fu_802_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_11_fu_808_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_12_fu_814_p2             |         +|   0|  0|  135|         128|         128|
    |add_ln80_13_fu_1243_p2            |         +|   0|  0|  128|         128|         128|
    |add_ln80_14_fu_820_p2             |         +|   0|  0|  135|         128|         128|
    |add_ln80_15_fu_1000_p2            |         +|   0|  0|  135|         128|         128|
    |add_ln80_16_fu_1004_p2            |         +|   0|  0|   65|          58|          58|
    |add_ln80_17_fu_1251_p2            |         +|   0|  0|   58|          58|          58|
    |add_ln80_18_fu_838_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_19_fu_1255_p2            |         +|   0|  0|  128|         128|         128|
    |add_ln80_1_fu_768_p2              |         +|   0|  0|  135|         128|         128|
    |add_ln80_20_fu_844_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_21_fu_850_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_22_fu_856_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_23_fu_1263_p2            |         +|   0|  0|   58|          58|          58|
    |add_ln80_24_fu_1008_p2            |         +|   0|  0|  128|         128|         128|
    |add_ln80_25_fu_870_p2             |         +|   0|  0|  135|         128|         128|
    |add_ln80_26_fu_876_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_27_fu_882_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_28_fu_1020_p2            |         +|   0|  0|  128|         128|         128|
    |add_ln80_29_fu_1016_p2            |         +|   0|  0|   58|          58|          58|
    |add_ln80_2_fu_984_p2              |         +|   0|  0|  135|         128|         128|
    |add_ln80_30_fu_896_p2             |         +|   0|  0|  135|         128|         128|
    |add_ln80_31_fu_922_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_32_fu_902_p2             |         +|   0|  0|  135|         128|         128|
    |add_ln80_33_fu_932_p2             |         +|   0|  0|  135|         128|         128|
    |add_ln80_34_fu_1028_p2            |         +|   0|  0|   58|          58|          58|
    |add_ln80_35_fu_916_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_3_fu_782_p2              |         +|   0|  0|  135|         128|         128|
    |add_ln80_4_fu_788_p2              |         +|   0|  0|  135|         128|         128|
    |add_ln80_5_fu_988_p2              |         +|   0|  0|  135|         128|         128|
    |add_ln80_6_fu_1396_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_7_fu_992_p2              |         +|   0|  0|   65|          58|          58|
    |add_ln80_8_fu_996_p2              |         +|   0|  0|   65|          58|          58|
    |add_ln80_9_fu_1239_p2             |         +|   0|  0|   58|          58|          58|
    |add_ln80_fu_762_p2                |         +|   0|  0|  135|         128|         128|
    |add_ln87_10_fu_1093_p2            |         +|   0|  0|  135|         128|         128|
    |add_ln87_11_fu_1119_p2            |         +|   0|  0|  135|         128|         128|
    |add_ln87_12_fu_1270_p2            |         +|   0|  0|  135|         128|         128|
    |add_ln87_13_fu_1296_p2            |         +|   0|  0|  135|         128|         128|
    |add_ln87_14_fu_1322_p2            |         +|   0|  0|  135|         128|         128|
    |add_ln87_1_fu_1074_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln87_2_fu_1099_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln87_3_fu_1125_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln87_4_fu_1276_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln87_5_fu_1302_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln87_6_fu_1400_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln87_7_fu_1419_p2             |         +|   0|  0|  135|         128|         128|
    |add_ln87_8_fu_1043_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln87_9_fu_1068_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln87_fu_1049_p2               |         +|   0|  0|  128|         128|         128|
    |add_ln88_1_fu_1141_p2             |         +|   0|  0|   58|          58|          58|
    |add_ln88_2_fu_1146_p2             |         +|   0|  0|   58|          58|          58|
    |add_ln88_fu_1458_p2               |         +|   0|  0|   79|          72|          72|
    |add_ln89_1_fu_1161_p2             |         +|   0|  0|   58|          58|          58|
    |add_ln89_2_fu_1167_p2             |         +|   0|  0|   58|          58|          58|
    |add_ln89_fu_1491_p2               |         +|   0|  0|   67|          60|          60|
    |add_ln90_fu_1182_p2               |         +|   0|  0|   65|          58|          58|
    |add_ln91_fu_1204_p2               |         +|   0|  0|   65|          58|          58|
    |add_ln92_fu_1328_p2               |         +|   0|  0|   65|          58|          58|
    |add_ln93_fu_1349_p2               |         +|   0|  0|   65|          58|          58|
    |add_ln94_fu_1371_p2               |         +|   0|  0|   65|          58|          58|
    |arr_fu_942_p2                     |         +|   0|  0|  135|         128|         128|
    |out1_w_1_fu_1482_p2               |         +|   0|  0|   65|          58|          58|
    |out1_w_2_fu_1518_p2               |         +|   0|  0|   66|          59|          59|
    |out1_w_3_fu_1188_p2               |         +|   0|  0|   58|          58|          58|
    |out1_w_4_fu_1210_p2               |         +|   0|  0|   58|          58|          58|
    |out1_w_5_fu_1333_p2               |         +|   0|  0|   58|          58|          58|
    |out1_w_6_fu_1355_p2               |         +|   0|  0|   58|          58|          58|
    |out1_w_7_fu_1377_p2               |         +|   0|  0|   58|          58|          58|
    |out1_w_8_fu_1539_p2               |         +|   0|  0|   64|          57|          57|
    |out1_w_fu_1435_p2                 |         +|   0|  0|   65|          58|          58|
    |ap_block_state23_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 7512|        7273|        7273|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  155|         34|    1|         34|
    |mem_ARADDR    |   31|          6|   64|        384|
    |mem_ARLEN     |   26|          5|   32|        160|
    |mem_ARVALID   |   26|          5|    1|          5|
    |mem_AWADDR    |   14|          3|   64|        192|
    |mem_AWLEN     |   14|          3|   32|         96|
    |mem_AWVALID   |   14|          3|    1|          3|
    |mem_BREADY    |   14|          3|    1|          3|
    |mem_RREADY    |   20|          4|    1|          4|
    |mem_WVALID    |    9|          2|    1|          2|
    |mem_blk_n_AR  |    9|          2|    1|          2|
    |mem_blk_n_AW  |    9|          2|    1|          2|
    |mem_blk_n_B   |    9|          2|    1|          2|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  350|         74|  201|        889|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |add_ln80_11_reg_1870                                   |  128|   0|  128|          0|
    |add_ln80_12_reg_1875                                   |  128|   0|  128|          0|
    |add_ln80_14_reg_1880                                   |  128|   0|  128|          0|
    |add_ln80_15_reg_2016                                   |  128|   0|  128|          0|
    |add_ln80_16_reg_2021                                   |   58|   0|   58|          0|
    |add_ln80_1_reg_1835                                    |  128|   0|  128|          0|
    |add_ln80_20_reg_1900                                   |  128|   0|  128|          0|
    |add_ln80_22_reg_1905                                   |  128|   0|  128|          0|
    |add_ln80_25_reg_1920                                   |  128|   0|  128|          0|
    |add_ln80_27_reg_1925                                   |  128|   0|  128|          0|
    |add_ln80_2_reg_1996                                    |  128|   0|  128|          0|
    |add_ln80_30_reg_1940                                   |  128|   0|  128|          0|
    |add_ln80_31_reg_1960                                   |  128|   0|  128|          0|
    |add_ln80_32_reg_1945                                   |  128|   0|  128|          0|
    |add_ln80_33_reg_1970                                   |  128|   0|  128|          0|
    |add_ln80_3_reg_1850                                    |  128|   0|  128|          0|
    |add_ln80_4_reg_1855                                    |  128|   0|  128|          0|
    |add_ln80_5_reg_2001                                    |  128|   0|  128|          0|
    |add_ln80_7_reg_2006                                    |   58|   0|   58|          0|
    |add_ln80_8_reg_2011                                    |   58|   0|   58|          0|
    |add_ln80_reg_1830                                      |  128|   0|  128|          0|
    |add_ln87_14_reg_2057                                   |  128|   0|  128|          0|
    |add_ln88_2_reg_2031                                    |   58|   0|   58|          0|
    |add_ln89_2_reg_2037                                    |   58|   0|   58|          0|
    |ap_CS_fsm                                              |   33|   0|   33|          0|
    |arg1_read_reg_1546                                     |   64|   0|   64|          0|
    |arg2_r_8_loc_fu_170                                    |   63|   0|   63|          0|
    |empty_33_reg_1790                                      |   63|   0|   63|          0|
    |empty_34_reg_1795                                      |   63|   0|   63|          0|
    |empty_35_reg_1800                                      |   63|   0|   63|          0|
    |empty_36_reg_1805                                      |   63|   0|   63|          0|
    |empty_37_reg_1810                                      |   63|   0|   63|          0|
    |empty_38_reg_1815                                      |   63|   0|   63|          0|
    |empty_39_reg_1820                                      |   63|   0|   63|          0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_250_ap_start_reg     |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_266_ap_start_reg     |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_320_ap_start_reg      |    1|   0|    1|          0|
    |grp_test_Pipeline_VITIS_LOOP_36_1_fu_282_ap_start_reg  |    1|   0|    1|          0|
    |grp_test_Pipeline_VITIS_LOOP_56_5_fu_311_ap_start_reg  |    1|   0|    1|          0|
    |mul_reg_1825                                           |   63|   0|   64|          1|
    |out1_w_1_reg_2087                                      |   58|   0|   58|          0|
    |out1_w_2_reg_2092                                      |   59|   0|   59|          0|
    |out1_w_3_reg_2042                                      |   58|   0|   58|          0|
    |out1_w_4_reg_2047                                      |   58|   0|   58|          0|
    |out1_w_5_reg_2062                                      |   58|   0|   58|          0|
    |out1_w_6_reg_2067                                      |   58|   0|   58|          0|
    |out1_w_7_reg_2072                                      |   58|   0|   58|          0|
    |out1_w_8_reg_2097                                      |   57|   0|   57|          0|
    |out1_w_reg_2082                                        |   58|   0|   58|          0|
    |trunc_ln22_1_reg_1713                                  |   61|   0|   61|          0|
    |trunc_ln29_1_reg_1719                                  |   61|   0|   61|          0|
    |trunc_ln7_reg_2052                                     |   58|   0|   58|          0|
    |trunc_ln80_10_reg_1915                                 |   58|   0|   58|          0|
    |trunc_ln80_12_reg_1930                                 |   58|   0|   58|          0|
    |trunc_ln80_13_reg_1935                                 |   58|   0|   58|          0|
    |trunc_ln80_15_reg_1950                                 |   58|   0|   58|          0|
    |trunc_ln80_16_reg_1955                                 |   58|   0|   58|          0|
    |trunc_ln80_19_reg_1965                                 |   58|   0|   58|          0|
    |trunc_ln80_1_reg_1845                                  |   58|   0|   58|          0|
    |trunc_ln80_21_reg_1975                                 |   58|   0|   58|          0|
    |trunc_ln80_2_reg_1860                                  |   58|   0|   58|          0|
    |trunc_ln80_3_reg_1865                                  |   58|   0|   58|          0|
    |trunc_ln80_5_reg_1885                                  |   58|   0|   58|          0|
    |trunc_ln80_6_reg_1890                                  |   58|   0|   58|          0|
    |trunc_ln80_7_reg_1895                                  |   58|   0|   58|          0|
    |trunc_ln80_9_reg_1910                                  |   58|   0|   58|          0|
    |trunc_ln80_reg_1840                                    |   58|   0|   58|          0|
    |trunc_ln87_2_reg_1986                                  |   70|   0|   70|          0|
    |trunc_ln87_6_reg_2026                                  |   70|   0|   70|          0|
    |trunc_ln87_reg_1980                                    |   58|   0|   58|          0|
    |trunc_ln88_2_reg_1991                                  |   58|   0|   58|          0|
    |trunc_ln99_1_reg_1726                                  |   61|   0|   61|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 5280|   0| 5281|          1|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          test|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          test|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          test|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WDATA        |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_WSTRB        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RDATA        |   in|   64|       m_axi|           mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|           mem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 34 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 35 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 36 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add83_2226_loc = alloca i64 1"   --->   Operation 37 'alloca' 'add83_2226_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add228_loc = alloca i64 1"   --->   Operation 38 'alloca' 'add228_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add_1183229_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add_1183229_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add_2198230_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add_2198230_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add_3213231_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add_3213231_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add_4232_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add_4232_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add_5233_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add_5233_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add_6234_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add_6234_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add_7235_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add_7235_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 46 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 47 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 48 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 49 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 50 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 63 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %arg1_read, i32 3, i32 63" [d6.cpp:22]   --->   Operation 64 'partselect' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %arg2_read, i32 3, i32 63" [d6.cpp:29]   --->   Operation 65 'partselect' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln99_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %out1_read, i32 3, i32 63" [d6.cpp:99]   --->   Operation 66 'partselect' 'trunc_ln99_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i61 %trunc_ln22_1" [d6.cpp:22]   --->   Operation 67 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i64 %mem, i64 %sext_ln22" [d6.cpp:22]   --->   Operation 68 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d6.cpp:22]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 70 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d6.cpp:22]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 71 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d6.cpp:22]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 72 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d6.cpp:22]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 73 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d6.cpp:22]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 74 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d6.cpp:22]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 75 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d6.cpp:22]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 76 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d6.cpp:22]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln22 = call void @test_Pipeline_ARRAY_1_READ, i64 %mem, i61 %trunc_ln22_1, i64 %arg1_r_8_loc, i64 %arg1_r_7_loc, i64 %arg1_r_6_loc, i64 %arg1_r_5_loc, i64 %arg1_r_4_loc, i64 %arg1_r_3_loc, i64 %arg1_r_2_loc, i64 %arg1_r_1_loc, i64 %arg1_r_loc" [d6.cpp:22]   --->   Operation 77 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 78 [1/2] (1.22ns)   --->   "%call_ln22 = call void @test_Pipeline_ARRAY_1_READ, i64 %mem, i61 %trunc_ln22_1, i64 %arg1_r_8_loc, i64 %arg1_r_7_loc, i64 %arg1_r_6_loc, i64 %arg1_r_5_loc, i64 %arg1_r_4_loc, i64 %arg1_r_3_loc, i64 %arg1_r_2_loc, i64 %arg1_r_1_loc, i64 %arg1_r_loc" [d6.cpp:22]   --->   Operation 78 'call' 'call_ln22' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i61 %trunc_ln29_1" [d6.cpp:29]   --->   Operation 79 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i64 %mem, i64 %sext_ln29" [d6.cpp:29]   --->   Operation 80 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [8/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d6.cpp:29]   --->   Operation 81 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 82 [7/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d6.cpp:29]   --->   Operation 82 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 83 [6/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d6.cpp:29]   --->   Operation 83 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 84 [5/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d6.cpp:29]   --->   Operation 84 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 85 [4/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d6.cpp:29]   --->   Operation 85 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 86 [3/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d6.cpp:29]   --->   Operation 86 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 87 [2/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d6.cpp:29]   --->   Operation 87 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 88 [1/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d6.cpp:29]   --->   Operation 88 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln29 = call void @test_Pipeline_ARRAY_2_READ, i64 %mem, i61 %trunc_ln29_1, i63 %arg2_r_8_loc, i64 %arg2_r_7_loc, i64 %arg2_r_6_loc, i64 %arg2_r_5_loc, i64 %arg2_r_4_loc, i64 %arg2_r_3_loc, i64 %arg2_r_2_loc, i64 %arg2_r_1_loc, i64 %arg2_r_loc" [d6.cpp:29]   --->   Operation 89 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln29 = call void @test_Pipeline_ARRAY_2_READ, i64 %mem, i61 %trunc_ln29_1, i63 %arg2_r_8_loc, i64 %arg2_r_7_loc, i64 %arg2_r_6_loc, i64 %arg2_r_5_loc, i64 %arg2_r_4_loc, i64 %arg2_r_3_loc, i64 %arg2_r_2_loc, i64 %arg2_r_1_loc, i64 %arg2_r_loc" [d6.cpp:29]   --->   Operation 90 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.08>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i64 %arg1_r_8_loc"   --->   Operation 91 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 92 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i64 %arg1_r_7_loc"   --->   Operation 92 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i64 %arg1_r_6_loc"   --->   Operation 93 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i64 %arg1_r_5_loc"   --->   Operation 94 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i64 %arg1_r_4_loc"   --->   Operation 95 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i64 %arg1_r_3_loc"   --->   Operation 96 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i64 %arg1_r_2_loc"   --->   Operation 97 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i64 %arg1_r_1_loc"   --->   Operation 98 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i63 %arg2_r_8_loc"   --->   Operation 99 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i64 %arg2_r_7_loc"   --->   Operation 100 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i64 %arg2_r_6_loc"   --->   Operation 101 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i64 %arg2_r_5_loc"   --->   Operation 102 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i64 %arg2_r_4_loc"   --->   Operation 103 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 104 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i64 %arg2_r_3_loc"   --->   Operation 104 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 105 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i64 %arg2_r_2_loc"   --->   Operation 105 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 106 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i64 %arg2_r_1_loc"   --->   Operation 106 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%empty_33 = trunc i64 %arg2_r_1_loc_load"   --->   Operation 107 'trunc' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%empty_34 = trunc i64 %arg2_r_2_loc_load"   --->   Operation 108 'trunc' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%empty_35 = trunc i64 %arg2_r_3_loc_load"   --->   Operation 109 'trunc' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%empty_36 = trunc i64 %arg2_r_4_loc_load"   --->   Operation 110 'trunc' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%empty_37 = trunc i64 %arg2_r_5_loc_load"   --->   Operation 111 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%empty_38 = trunc i64 %arg2_r_6_loc_load"   --->   Operation 112 'trunc' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%empty_39 = trunc i64 %arg2_r_7_loc_load"   --->   Operation 113 'trunc' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 114 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %arg2_r_8_loc_load, i1 0"   --->   Operation 114 'bitconcatenate' 'mul' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 115 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_36_1, i64 %arg1_r_8_loc_load, i64 %arg1_r_4_loc_load, i64 %mul, i63 %empty_39, i63 %arg2_r_8_loc_load, i63 %empty_38, i63 %empty_37, i63 %empty_36, i63 %empty_35, i63 %empty_34, i63 %empty_33, i64 %arg1_r_7_loc_load, i64 %arg1_r_3_loc_load, i64 %arg1_r_6_loc_load, i64 %arg1_r_2_loc_load, i64 %arg1_r_5_loc_load, i64 %arg1_r_1_loc_load, i128 %add_7235_loc, i128 %add_6234_loc, i128 %add_5233_loc, i128 %add_4232_loc, i128 %add_3213231_loc, i128 %add_2198230_loc, i128 %add_1183229_loc, i128 %add228_loc"   --->   Operation 115 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 116 [2/2] (1.08ns)   --->   "%call_ln29 = call void @test_Pipeline_VITIS_LOOP_56_5, i64 %mem, i64 %arg1_read, i61 %trunc_ln29_1, i128 %add83_2226_loc" [d6.cpp:29]   --->   Operation 116 'call' 'call_ln29' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_36_1, i64 %arg1_r_8_loc_load, i64 %arg1_r_4_loc_load, i64 %mul, i63 %empty_39, i63 %arg2_r_8_loc_load, i63 %empty_38, i63 %empty_37, i63 %empty_36, i63 %empty_35, i63 %empty_34, i63 %empty_33, i64 %arg1_r_7_loc_load, i64 %arg1_r_3_loc_load, i64 %arg1_r_6_loc_load, i64 %arg1_r_2_loc_load, i64 %arg1_r_5_loc_load, i64 %arg1_r_1_loc_load, i128 %add_7235_loc, i128 %add_6234_loc, i128 %add_5233_loc, i128 %add_4232_loc, i128 %add_3213231_loc, i128 %add_2198230_loc, i128 %add_1183229_loc, i128 %add228_loc"   --->   Operation 117 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln29 = call void @test_Pipeline_VITIS_LOOP_56_5, i64 %mem, i64 %arg1_read, i61 %trunc_ln29_1, i128 %add83_2226_loc" [d6.cpp:29]   --->   Operation 118 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 6.10>
ST_24 : Operation 119 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i64 %arg1_r_loc"   --->   Operation 119 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 120 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i64 %arg2_r_loc"   --->   Operation 120 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 121 [1/1] (0.00ns)   --->   "%add_7235_loc_load = load i128 %add_7235_loc"   --->   Operation 121 'load' 'add_7235_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i64 %arg1_r_7_loc_load" [d6.cpp:80]   --->   Operation 122 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i64 %arg1_r_6_loc_load" [d6.cpp:80]   --->   Operation 123 'zext' 'zext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln80_2 = zext i64 %arg1_r_5_loc_load" [d6.cpp:80]   --->   Operation 124 'zext' 'zext_ln80_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln80_3 = zext i64 %arg1_r_4_loc_load" [d6.cpp:80]   --->   Operation 125 'zext' 'zext_ln80_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln80_4 = zext i64 %arg1_r_3_loc_load" [d6.cpp:80]   --->   Operation 126 'zext' 'zext_ln80_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln80_5 = zext i64 %arg1_r_2_loc_load" [d6.cpp:80]   --->   Operation 127 'zext' 'zext_ln80_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln80_6 = zext i64 %arg1_r_1_loc_load" [d6.cpp:80]   --->   Operation 128 'zext' 'zext_ln80_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln80_7 = zext i64 %arg1_r_loc_load" [d6.cpp:80]   --->   Operation 129 'zext' 'zext_ln80_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln80_8 = zext i64 %arg2_r_loc_load" [d6.cpp:80]   --->   Operation 130 'zext' 'zext_ln80_8' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 131 '%mul_ln80 = mul i128 %zext_ln80_8, i128 %zext_ln80'
ST_24 : Operation 131 [1/1] (3.63ns)   --->   "%mul_ln80 = mul i128 %zext_ln80_8, i128 %zext_ln80" [d6.cpp:80]   --->   Operation 131 'mul' 'mul_ln80' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 132 '%mul_ln80_1 = mul i128 %zext_ln80_8, i128 %zext_ln80_1'
ST_24 : Operation 132 [1/1] (3.63ns)   --->   "%mul_ln80_1 = mul i128 %zext_ln80_8, i128 %zext_ln80_1" [d6.cpp:80]   --->   Operation 132 'mul' 'mul_ln80_1' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 133 '%mul_ln80_2 = mul i128 %zext_ln80_8, i128 %zext_ln80_2'
ST_24 : Operation 133 [1/1] (3.63ns)   --->   "%mul_ln80_2 = mul i128 %zext_ln80_8, i128 %zext_ln80_2" [d6.cpp:80]   --->   Operation 133 'mul' 'mul_ln80_2' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 134 '%mul_ln80_3 = mul i128 %zext_ln80_8, i128 %zext_ln80_3'
ST_24 : Operation 134 [1/1] (3.63ns)   --->   "%mul_ln80_3 = mul i128 %zext_ln80_8, i128 %zext_ln80_3" [d6.cpp:80]   --->   Operation 134 'mul' 'mul_ln80_3' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 135 '%mul_ln80_4 = mul i128 %zext_ln80_8, i128 %zext_ln80_4'
ST_24 : Operation 135 [1/1] (3.63ns)   --->   "%mul_ln80_4 = mul i128 %zext_ln80_8, i128 %zext_ln80_4" [d6.cpp:80]   --->   Operation 135 'mul' 'mul_ln80_4' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 136 '%mul_ln80_5 = mul i128 %zext_ln80_8, i128 %zext_ln80_5'
ST_24 : Operation 136 [1/1] (3.63ns)   --->   "%mul_ln80_5 = mul i128 %zext_ln80_8, i128 %zext_ln80_5" [d6.cpp:80]   --->   Operation 136 'mul' 'mul_ln80_5' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 137 '%mul_ln80_6 = mul i128 %zext_ln80_8, i128 %zext_ln80_6'
ST_24 : Operation 137 [1/1] (3.63ns)   --->   "%mul_ln80_6 = mul i128 %zext_ln80_8, i128 %zext_ln80_6" [d6.cpp:80]   --->   Operation 137 'mul' 'mul_ln80_6' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln80_9 = zext i64 %arg2_r_1_loc_load" [d6.cpp:80]   --->   Operation 138 'zext' 'zext_ln80_9' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 139 '%mul_ln80_7 = mul i128 %zext_ln80_9, i128 %zext_ln80_1'
ST_24 : Operation 139 [1/1] (3.63ns)   --->   "%mul_ln80_7 = mul i128 %zext_ln80_9, i128 %zext_ln80_1" [d6.cpp:80]   --->   Operation 139 'mul' 'mul_ln80_7' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 140 '%mul_ln80_8 = mul i128 %zext_ln80_9, i128 %zext_ln80_2'
ST_24 : Operation 140 [1/1] (3.63ns)   --->   "%mul_ln80_8 = mul i128 %zext_ln80_9, i128 %zext_ln80_2" [d6.cpp:80]   --->   Operation 140 'mul' 'mul_ln80_8' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 141 '%mul_ln80_9 = mul i128 %zext_ln80_9, i128 %zext_ln80_3'
ST_24 : Operation 141 [1/1] (3.63ns)   --->   "%mul_ln80_9 = mul i128 %zext_ln80_9, i128 %zext_ln80_3" [d6.cpp:80]   --->   Operation 141 'mul' 'mul_ln80_9' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 142 '%mul_ln80_10 = mul i128 %zext_ln80_9, i128 %zext_ln80_4'
ST_24 : Operation 142 [1/1] (3.63ns)   --->   "%mul_ln80_10 = mul i128 %zext_ln80_9, i128 %zext_ln80_4" [d6.cpp:80]   --->   Operation 142 'mul' 'mul_ln80_10' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 143 '%mul_ln80_11 = mul i128 %zext_ln80_9, i128 %zext_ln80_5'
ST_24 : Operation 143 [1/1] (3.63ns)   --->   "%mul_ln80_11 = mul i128 %zext_ln80_9, i128 %zext_ln80_5" [d6.cpp:80]   --->   Operation 143 'mul' 'mul_ln80_11' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 144 '%mul_ln80_12 = mul i128 %zext_ln80_9, i128 %zext_ln80_6'
ST_24 : Operation 144 [1/1] (3.63ns)   --->   "%mul_ln80_12 = mul i128 %zext_ln80_9, i128 %zext_ln80_6" [d6.cpp:80]   --->   Operation 144 'mul' 'mul_ln80_12' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln80_10 = zext i64 %arg2_r_2_loc_load" [d6.cpp:80]   --->   Operation 145 'zext' 'zext_ln80_10' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 146 '%mul_ln80_13 = mul i128 %zext_ln80_10, i128 %zext_ln80_2'
ST_24 : Operation 146 [1/1] (3.63ns)   --->   "%mul_ln80_13 = mul i128 %zext_ln80_10, i128 %zext_ln80_2" [d6.cpp:80]   --->   Operation 146 'mul' 'mul_ln80_13' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 147 '%mul_ln80_14 = mul i128 %zext_ln80_10, i128 %zext_ln80_3'
ST_24 : Operation 147 [1/1] (3.63ns)   --->   "%mul_ln80_14 = mul i128 %zext_ln80_10, i128 %zext_ln80_3" [d6.cpp:80]   --->   Operation 147 'mul' 'mul_ln80_14' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 148 '%mul_ln80_15 = mul i128 %zext_ln80_10, i128 %zext_ln80_4'
ST_24 : Operation 148 [1/1] (3.63ns)   --->   "%mul_ln80_15 = mul i128 %zext_ln80_10, i128 %zext_ln80_4" [d6.cpp:80]   --->   Operation 148 'mul' 'mul_ln80_15' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 149 '%mul_ln80_16 = mul i128 %zext_ln80_10, i128 %zext_ln80_5'
ST_24 : Operation 149 [1/1] (3.63ns)   --->   "%mul_ln80_16 = mul i128 %zext_ln80_10, i128 %zext_ln80_5" [d6.cpp:80]   --->   Operation 149 'mul' 'mul_ln80_16' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 150 '%mul_ln80_17 = mul i128 %zext_ln80_10, i128 %zext_ln80_6'
ST_24 : Operation 150 [1/1] (3.63ns)   --->   "%mul_ln80_17 = mul i128 %zext_ln80_10, i128 %zext_ln80_6" [d6.cpp:80]   --->   Operation 150 'mul' 'mul_ln80_17' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln80_11 = zext i64 %arg2_r_3_loc_load" [d6.cpp:80]   --->   Operation 151 'zext' 'zext_ln80_11' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 152 '%mul_ln80_18 = mul i128 %zext_ln80_11, i128 %zext_ln80_3'
ST_24 : Operation 152 [1/1] (3.63ns)   --->   "%mul_ln80_18 = mul i128 %zext_ln80_11, i128 %zext_ln80_3" [d6.cpp:80]   --->   Operation 152 'mul' 'mul_ln80_18' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 153 '%mul_ln80_19 = mul i128 %zext_ln80_11, i128 %zext_ln80_4'
ST_24 : Operation 153 [1/1] (3.63ns)   --->   "%mul_ln80_19 = mul i128 %zext_ln80_11, i128 %zext_ln80_4" [d6.cpp:80]   --->   Operation 153 'mul' 'mul_ln80_19' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 154 '%mul_ln80_20 = mul i128 %zext_ln80_11, i128 %zext_ln80_5'
ST_24 : Operation 154 [1/1] (3.63ns)   --->   "%mul_ln80_20 = mul i128 %zext_ln80_11, i128 %zext_ln80_5" [d6.cpp:80]   --->   Operation 154 'mul' 'mul_ln80_20' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 155 '%mul_ln80_21 = mul i128 %zext_ln80_11, i128 %zext_ln80_6'
ST_24 : Operation 155 [1/1] (3.63ns)   --->   "%mul_ln80_21 = mul i128 %zext_ln80_11, i128 %zext_ln80_6" [d6.cpp:80]   --->   Operation 155 'mul' 'mul_ln80_21' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln80_12 = zext i64 %arg2_r_4_loc_load" [d6.cpp:80]   --->   Operation 156 'zext' 'zext_ln80_12' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 157 '%mul_ln80_22 = mul i128 %zext_ln80_12, i128 %zext_ln80_4'
ST_24 : Operation 157 [1/1] (3.63ns)   --->   "%mul_ln80_22 = mul i128 %zext_ln80_12, i128 %zext_ln80_4" [d6.cpp:80]   --->   Operation 157 'mul' 'mul_ln80_22' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 158 '%mul_ln80_23 = mul i128 %zext_ln80_12, i128 %zext_ln80_5'
ST_24 : Operation 158 [1/1] (3.63ns)   --->   "%mul_ln80_23 = mul i128 %zext_ln80_12, i128 %zext_ln80_5" [d6.cpp:80]   --->   Operation 158 'mul' 'mul_ln80_23' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 159 '%mul_ln80_24 = mul i128 %zext_ln80_12, i128 %zext_ln80_6'
ST_24 : Operation 159 [1/1] (3.63ns)   --->   "%mul_ln80_24 = mul i128 %zext_ln80_12, i128 %zext_ln80_6" [d6.cpp:80]   --->   Operation 159 'mul' 'mul_ln80_24' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln80_13 = zext i64 %arg2_r_5_loc_load" [d6.cpp:80]   --->   Operation 160 'zext' 'zext_ln80_13' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 161 '%mul_ln80_25 = mul i128 %zext_ln80_13, i128 %zext_ln80_5'
ST_24 : Operation 161 [1/1] (3.63ns)   --->   "%mul_ln80_25 = mul i128 %zext_ln80_13, i128 %zext_ln80_5" [d6.cpp:80]   --->   Operation 161 'mul' 'mul_ln80_25' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 162 '%mul_ln80_26 = mul i128 %zext_ln80_13, i128 %zext_ln80_6'
ST_24 : Operation 162 [1/1] (3.63ns)   --->   "%mul_ln80_26 = mul i128 %zext_ln80_13, i128 %zext_ln80_6" [d6.cpp:80]   --->   Operation 162 'mul' 'mul_ln80_26' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln80_14 = zext i64 %arg2_r_6_loc_load" [d6.cpp:80]   --->   Operation 163 'zext' 'zext_ln80_14' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 164 '%mul_ln80_27 = mul i128 %zext_ln80_14, i128 %zext_ln80_6'
ST_24 : Operation 164 [1/1] (3.63ns)   --->   "%mul_ln80_27 = mul i128 %zext_ln80_14, i128 %zext_ln80_6" [d6.cpp:80]   --->   Operation 164 'mul' 'mul_ln80_27' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln80_15 = zext i64 %arg2_r_7_loc_load" [d6.cpp:80]   --->   Operation 165 'zext' 'zext_ln80_15' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 166 '%mul_ln80_28 = mul i128 %zext_ln80_15, i128 %zext_ln80_7'
ST_24 : Operation 166 [1/1] (3.63ns)   --->   "%mul_ln80_28 = mul i128 %zext_ln80_15, i128 %zext_ln80_7" [d6.cpp:80]   --->   Operation 166 'mul' 'mul_ln80_28' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 167 [1/1] (1.57ns)   --->   "%add_ln80 = add i128 %mul_ln80_25, i128 %mul_ln80_27" [d6.cpp:80]   --->   Operation 167 'add' 'add_ln80' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 168 [1/1] (1.57ns)   --->   "%add_ln80_1 = add i128 %mul_ln80_22, i128 %mul_ln80_18" [d6.cpp:80]   --->   Operation 168 'add' 'add_ln80_1' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i128 %add_ln80" [d6.cpp:80]   --->   Operation 169 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = trunc i128 %add_ln80_1" [d6.cpp:80]   --->   Operation 170 'trunc' 'trunc_ln80_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (1.57ns)   --->   "%add_ln80_3 = add i128 %mul_ln80_7, i128 %mul_ln80_13" [d6.cpp:80]   --->   Operation 171 'add' 'add_ln80_3' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 172 [1/1] (1.57ns)   --->   "%add_ln80_4 = add i128 %mul_ln80, i128 %mul_ln80_28" [d6.cpp:80]   --->   Operation 172 'add' 'add_ln80_4' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln80_2 = trunc i128 %add_ln80_3" [d6.cpp:80]   --->   Operation 173 'trunc' 'trunc_ln80_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln80_3 = trunc i128 %add_ln80_4" [d6.cpp:80]   --->   Operation 174 'trunc' 'trunc_ln80_3' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 175 '%mul_ln80_29 = mul i128 %zext_ln80_14, i128 %zext_ln80_7'
ST_24 : Operation 175 [1/1] (3.63ns)   --->   "%mul_ln80_29 = mul i128 %zext_ln80_14, i128 %zext_ln80_7" [d6.cpp:80]   --->   Operation 175 'mul' 'mul_ln80_29' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_10 = add i128 %mul_ln80_26, i128 %mul_ln80_19" [d6.cpp:80]   --->   Operation 176 'add' 'add_ln80_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 177 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln80_11 = add i128 %add_ln80_10, i128 %mul_ln80_23" [d6.cpp:80]   --->   Operation 177 'add' 'add_ln80_11' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 178 [1/1] (1.57ns)   --->   "%add_ln80_12 = add i128 %mul_ln80_8, i128 %mul_ln80_14" [d6.cpp:80]   --->   Operation 178 'add' 'add_ln80_12' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 179 [1/1] (1.57ns)   --->   "%add_ln80_14 = add i128 %mul_ln80_1, i128 %mul_ln80_29" [d6.cpp:80]   --->   Operation 179 'add' 'add_ln80_14' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln80_5 = trunc i128 %add_ln80_12" [d6.cpp:80]   --->   Operation 180 'trunc' 'trunc_ln80_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln80_6 = trunc i128 %add_ln80_14" [d6.cpp:80]   --->   Operation 181 'trunc' 'trunc_ln80_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln80_7 = trunc i128 %add_ln80_11" [d6.cpp:80]   --->   Operation 182 'trunc' 'trunc_ln80_7' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 183 '%mul_ln80_30 = mul i128 %zext_ln80_13, i128 %zext_ln80_7'
ST_24 : Operation 183 [1/1] (3.63ns)   --->   "%mul_ln80_30 = mul i128 %zext_ln80_13, i128 %zext_ln80_7" [d6.cpp:80]   --->   Operation 183 'mul' 'mul_ln80_30' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_18 = add i128 %mul_ln80_24, i128 %mul_ln80_15" [d6.cpp:80]   --->   Operation 184 'add' 'add_ln80_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 185 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln80_20 = add i128 %add_ln80_18, i128 %mul_ln80_20" [d6.cpp:80]   --->   Operation 185 'add' 'add_ln80_20' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_21 = add i128 %mul_ln80_9, i128 %mul_ln80_30" [d6.cpp:80]   --->   Operation 186 'add' 'add_ln80_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 187 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln80_22 = add i128 %add_ln80_21, i128 %mul_ln80_2" [d6.cpp:80]   --->   Operation 187 'add' 'add_ln80_22' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln80_9 = trunc i128 %add_ln80_20" [d6.cpp:80]   --->   Operation 188 'trunc' 'trunc_ln80_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln80_10 = trunc i128 %add_ln80_22" [d6.cpp:80]   --->   Operation 189 'trunc' 'trunc_ln80_10' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 190 '%mul_ln80_31 = mul i128 %zext_ln80_12, i128 %zext_ln80_7'
ST_24 : Operation 190 [1/1] (3.63ns)   --->   "%mul_ln80_31 = mul i128 %zext_ln80_12, i128 %zext_ln80_7" [d6.cpp:80]   --->   Operation 190 'mul' 'mul_ln80_31' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [1/1] (1.57ns)   --->   "%add_ln80_25 = add i128 %mul_ln80_16, i128 %mul_ln80_21" [d6.cpp:80]   --->   Operation 191 'add' 'add_ln80_25' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_26 = add i128 %mul_ln80_10, i128 %mul_ln80_31" [d6.cpp:80]   --->   Operation 192 'add' 'add_ln80_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 193 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln80_27 = add i128 %add_ln80_26, i128 %mul_ln80_3" [d6.cpp:80]   --->   Operation 193 'add' 'add_ln80_27' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln80_12 = trunc i128 %add_ln80_25" [d6.cpp:80]   --->   Operation 194 'trunc' 'trunc_ln80_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln80_13 = trunc i128 %add_ln80_27" [d6.cpp:80]   --->   Operation 195 'trunc' 'trunc_ln80_13' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 196 '%mul_ln80_32 = mul i128 %zext_ln80_11, i128 %zext_ln80_7'
ST_24 : Operation 196 [1/1] (3.63ns)   --->   "%mul_ln80_32 = mul i128 %zext_ln80_11, i128 %zext_ln80_7" [d6.cpp:80]   --->   Operation 196 'mul' 'mul_ln80_32' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 197 [1/1] (1.57ns)   --->   "%add_ln80_30 = add i128 %mul_ln80_4, i128 %mul_ln80_17" [d6.cpp:80]   --->   Operation 197 'add' 'add_ln80_30' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 198 [1/1] (1.57ns)   --->   "%add_ln80_32 = add i128 %mul_ln80_11, i128 %mul_ln80_32" [d6.cpp:80]   --->   Operation 198 'add' 'add_ln80_32' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln80_15 = trunc i128 %add_ln80_30" [d6.cpp:80]   --->   Operation 199 'trunc' 'trunc_ln80_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln80_16 = trunc i128 %add_ln80_32" [d6.cpp:80]   --->   Operation 200 'trunc' 'trunc_ln80_16' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 201 '%mul_ln80_33 = mul i128 %zext_ln80_10, i128 %zext_ln80_7'
ST_24 : Operation 201 [1/1] (3.63ns)   --->   "%mul_ln80_33 = mul i128 %zext_ln80_10, i128 %zext_ln80_7" [d6.cpp:80]   --->   Operation 201 'mul' 'mul_ln80_33' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_35 = add i128 %mul_ln80_5, i128 %mul_ln80_33" [d6.cpp:80]   --->   Operation 202 'add' 'add_ln80_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 203 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln80_31 = add i128 %add_ln80_35, i128 %mul_ln80_12" [d6.cpp:80]   --->   Operation 203 'add' 'add_ln80_31' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln80_19 = trunc i128 %add_ln80_31" [d6.cpp:80]   --->   Operation 204 'trunc' 'trunc_ln80_19' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 205 '%mul_ln80_34 = mul i128 %zext_ln80_9, i128 %zext_ln80_7'
ST_24 : Operation 205 [1/1] (3.63ns)   --->   "%mul_ln80_34 = mul i128 %zext_ln80_9, i128 %zext_ln80_7" [d6.cpp:80]   --->   Operation 205 'mul' 'mul_ln80_34' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 206 [1/1] (1.57ns)   --->   "%add_ln80_33 = add i128 %mul_ln80_34, i128 %mul_ln80_6" [d6.cpp:80]   --->   Operation 206 'add' 'add_ln80_33' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln80_21 = trunc i128 %add_ln80_33" [d6.cpp:80]   --->   Operation 207 'trunc' 'trunc_ln80_21' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.89ns)   --->   Input mux for Operation 208 '%mul_ln80_35 = mul i128 %zext_ln80_8, i128 %zext_ln80_7'
ST_24 : Operation 208 [1/1] (3.63ns)   --->   "%mul_ln80_35 = mul i128 %zext_ln80_8, i128 %zext_ln80_7" [d6.cpp:80]   --->   Operation 208 'mul' 'mul_ln80_35' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 209 [1/1] (1.57ns)   --->   "%arr = add i128 %add_7235_loc_load, i128 %mul_ln80_35" [d6.cpp:80]   --->   Operation 209 'add' 'arr' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i128 %arr" [d6.cpp:87]   --->   Operation 210 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln87_2 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %arr, i32 58, i32 127" [d6.cpp:87]   --->   Operation 211 'partselect' 'trunc_ln87_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln88_2 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %arr, i32 58, i32 115" [d6.cpp:88]   --->   Operation 212 'partselect' 'trunc_ln88_2' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.13>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "%add_6234_loc_load = load i128 %add_6234_loc"   --->   Operation 213 'load' 'add_6234_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 214 [1/1] (0.00ns)   --->   "%add_5233_loc_load = load i128 %add_5233_loc"   --->   Operation 214 'load' 'add_5233_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 215 [1/1] (0.00ns)   --->   "%add_4232_loc_load = load i128 %add_4232_loc"   --->   Operation 215 'load' 'add_4232_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 216 [1/1] (0.00ns)   --->   "%add_3213231_loc_load = load i128 %add_3213231_loc"   --->   Operation 216 'load' 'add_3213231_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 217 [1/1] (1.57ns)   --->   "%add_ln80_2 = add i128 %add_ln80_1, i128 %add_ln80" [d6.cpp:80]   --->   Operation 217 'add' 'add_ln80_2' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 218 [1/1] (1.57ns)   --->   "%add_ln80_5 = add i128 %add_ln80_4, i128 %add_ln80_3" [d6.cpp:80]   --->   Operation 218 'add' 'add_ln80_5' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 219 [1/1] (1.09ns)   --->   "%add_ln80_7 = add i58 %trunc_ln80_1, i58 %trunc_ln80" [d6.cpp:80]   --->   Operation 219 'add' 'add_ln80_7' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 220 [1/1] (1.09ns)   --->   "%add_ln80_8 = add i58 %trunc_ln80_3, i58 %trunc_ln80_2" [d6.cpp:80]   --->   Operation 220 'add' 'add_ln80_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 221 [1/1] (1.57ns)   --->   "%add_ln80_15 = add i128 %add_ln80_14, i128 %add_ln80_12" [d6.cpp:80]   --->   Operation 221 'add' 'add_ln80_15' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 222 [1/1] (1.09ns)   --->   "%add_ln80_16 = add i58 %trunc_ln80_6, i58 %trunc_ln80_5" [d6.cpp:80]   --->   Operation 222 'add' 'add_ln80_16' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_24 = add i128 %add_ln80_27, i128 %add_ln80_25" [d6.cpp:80]   --->   Operation 223 'add' 'add_ln80_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln80_14 = trunc i128 %add_3213231_loc_load" [d6.cpp:80]   --->   Operation 224 'trunc' 'trunc_ln80_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_29 = add i58 %trunc_ln80_13, i58 %trunc_ln80_12" [d6.cpp:80]   --->   Operation 225 'add' 'add_ln80_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_28 = add i128 %add_ln80_32, i128 %add_ln80_30" [d6.cpp:80]   --->   Operation 226 'add' 'add_ln80_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln80_17 = trunc i128 %add_4232_loc_load" [d6.cpp:80]   --->   Operation 227 'trunc' 'trunc_ln80_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_34 = add i58 %trunc_ln80_16, i58 %trunc_ln80_15" [d6.cpp:80]   --->   Operation 228 'add' 'add_ln80_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln80_18 = trunc i128 %add_5233_loc_load" [d6.cpp:80]   --->   Operation 229 'trunc' 'trunc_ln80_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln80_20 = trunc i128 %add_6234_loc_load" [d6.cpp:80]   --->   Operation 230 'trunc' 'trunc_ln80_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i70 %trunc_ln87_2" [d6.cpp:87]   --->   Operation 231 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_8 = add i128 %add_6234_loc_load, i128 %sext_ln87" [d6.cpp:87]   --->   Operation 232 'add' 'add_ln87_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 233 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln87 = add i128 %add_ln87_8, i128 %add_ln80_33" [d6.cpp:87]   --->   Operation 233 'add' 'add_ln87' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln87_3 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln87, i32 58, i32 127" [d6.cpp:87]   --->   Operation 234 'partselect' 'trunc_ln87_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln87_1 = sext i70 %trunc_ln87_3" [d6.cpp:87]   --->   Operation 235 'sext' 'sext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_9 = add i128 %add_5233_loc_load, i128 %sext_ln87_1" [d6.cpp:87]   --->   Operation 236 'add' 'add_ln87_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 237 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln87_1 = add i128 %add_ln87_9, i128 %add_ln80_31" [d6.cpp:87]   --->   Operation 237 'add' 'add_ln87_1' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln87_4 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln87_1, i32 58, i32 127" [d6.cpp:87]   --->   Operation 238 'partselect' 'trunc_ln87_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln87_2 = sext i70 %trunc_ln87_4" [d6.cpp:87]   --->   Operation 239 'sext' 'sext_ln87_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 240 [1/1] (1.57ns)   --->   "%add_ln87_10 = add i128 %add_4232_loc_load, i128 %sext_ln87_2" [d6.cpp:87]   --->   Operation 240 'add' 'add_ln87_10' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 241 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln87_2 = add i128 %add_ln87_10, i128 %add_ln80_28" [d6.cpp:87]   --->   Operation 241 'add' 'add_ln87_2' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln87_5 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln87_2, i32 58, i32 127" [d6.cpp:87]   --->   Operation 242 'partselect' 'trunc_ln87_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln87_3 = sext i70 %trunc_ln87_5" [d6.cpp:87]   --->   Operation 243 'sext' 'sext_ln87_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 244 [1/1] (1.57ns)   --->   "%add_ln87_11 = add i128 %add_3213231_loc_load, i128 %sext_ln87_3" [d6.cpp:87]   --->   Operation 244 'add' 'add_ln87_11' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 245 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln87_3 = add i128 %add_ln87_11, i128 %add_ln80_24" [d6.cpp:87]   --->   Operation 245 'add' 'add_ln87_3' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln87_6 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln87_3, i32 58, i32 127" [d6.cpp:87]   --->   Operation 246 'partselect' 'trunc_ln87_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln88_1 = add i58 %trunc_ln80_20, i58 %trunc_ln88_2" [d6.cpp:88]   --->   Operation 247 'add' 'add_ln88_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 248 [1/1] (0.80ns) (root node of TernaryAdder)   --->   "%add_ln88_2 = add i58 %add_ln88_1, i58 %trunc_ln80_21" [d6.cpp:88]   --->   Operation 248 'add' 'add_ln88_2' <Predicate = true> <Delay = 0.80> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln87, i32 58, i32 115" [d6.cpp:89]   --->   Operation 249 'partselect' 'trunc_ln89_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_1 = add i58 %trunc_ln80_18, i58 %trunc_ln89_1" [d6.cpp:89]   --->   Operation 250 'add' 'add_ln89_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 251 [1/1] (0.80ns) (root node of TernaryAdder)   --->   "%add_ln89_2 = add i58 %add_ln89_1, i58 %trunc_ln80_19" [d6.cpp:89]   --->   Operation 251 'add' 'add_ln89_2' <Predicate = true> <Delay = 0.80> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln87_1, i32 58, i32 115" [d6.cpp:90]   --->   Operation 252 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 253 [1/1] (1.09ns)   --->   "%add_ln90 = add i58 %trunc_ln80_17, i58 %trunc_ln5" [d6.cpp:90]   --->   Operation 253 'add' 'add_ln90' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 254 [1/1] (0.80ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i58 %add_ln90, i58 %add_ln80_34" [d6.cpp:90]   --->   Operation 254 'add' 'out1_w_3' <Predicate = true> <Delay = 0.80> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln87_2, i32 58, i32 115" [d6.cpp:91]   --->   Operation 255 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 256 [1/1] (1.09ns)   --->   "%add_ln91 = add i58 %trunc_ln80_14, i58 %trunc_ln6" [d6.cpp:91]   --->   Operation 256 'add' 'add_ln91' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 257 [1/1] (0.80ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i58 %add_ln91, i58 %add_ln80_29" [d6.cpp:91]   --->   Operation 257 'add' 'out1_w_4' <Predicate = true> <Delay = 0.80> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln87_3, i32 58, i32 115" [d6.cpp:92]   --->   Operation 258 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 259 [1/1] (0.00ns)   --->   "%add_2198230_loc_load = load i128 %add_2198230_loc"   --->   Operation 259 'load' 'add_2198230_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 260 [1/1] (0.00ns)   --->   "%add_1183229_loc_load = load i128 %add_1183229_loc"   --->   Operation 260 'load' 'add_1183229_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 261 [1/1] (0.00ns)   --->   "%add228_loc_load = load i128 %add228_loc"   --->   Operation 261 'load' 'add228_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln80_4 = trunc i128 %add228_loc_load" [d6.cpp:80]   --->   Operation 262 'trunc' 'trunc_ln80_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_9 = add i58 %add_ln80_8, i58 %add_ln80_7" [d6.cpp:80]   --->   Operation 263 'add' 'add_ln80_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_13 = add i128 %add_ln80_15, i128 %add_ln80_11" [d6.cpp:80]   --->   Operation 264 'add' 'add_ln80_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln80_8 = trunc i128 %add_1183229_loc_load" [d6.cpp:80]   --->   Operation 265 'trunc' 'trunc_ln80_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_17 = add i58 %add_ln80_16, i58 %trunc_ln80_7" [d6.cpp:80]   --->   Operation 266 'add' 'add_ln80_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_19 = add i128 %add_ln80_22, i128 %add_ln80_20" [d6.cpp:80]   --->   Operation 267 'add' 'add_ln80_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln80_11 = trunc i128 %add_2198230_loc_load" [d6.cpp:80]   --->   Operation 268 'trunc' 'trunc_ln80_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_23 = add i58 %trunc_ln80_10, i58 %trunc_ln80_9" [d6.cpp:80]   --->   Operation 269 'add' 'add_ln80_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln87_4 = sext i70 %trunc_ln87_6" [d6.cpp:87]   --->   Operation 270 'sext' 'sext_ln87_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 271 [1/1] (1.57ns)   --->   "%add_ln87_12 = add i128 %add_2198230_loc_load, i128 %sext_ln87_4" [d6.cpp:87]   --->   Operation 271 'add' 'add_ln87_12' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 272 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln87_4 = add i128 %add_ln87_12, i128 %add_ln80_19" [d6.cpp:87]   --->   Operation 272 'add' 'add_ln87_4' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln87_7 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln87_4, i32 58, i32 127" [d6.cpp:87]   --->   Operation 273 'partselect' 'trunc_ln87_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln87_5 = sext i70 %trunc_ln87_7" [d6.cpp:87]   --->   Operation 274 'sext' 'sext_ln87_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 275 [1/1] (1.57ns)   --->   "%add_ln87_13 = add i128 %add_1183229_loc_load, i128 %sext_ln87_5" [d6.cpp:87]   --->   Operation 275 'add' 'add_ln87_13' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 276 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln87_5 = add i128 %add_ln87_13, i128 %add_ln80_13" [d6.cpp:87]   --->   Operation 276 'add' 'add_ln87_5' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln87_8 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln87_5, i32 58, i32 127" [d6.cpp:87]   --->   Operation 277 'partselect' 'trunc_ln87_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln87_6 = sext i70 %trunc_ln87_8" [d6.cpp:87]   --->   Operation 278 'sext' 'sext_ln87_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 279 [1/1] (1.57ns)   --->   "%add_ln87_14 = add i128 %add228_loc_load, i128 %sext_ln87_6" [d6.cpp:87]   --->   Operation 279 'add' 'add_ln87_14' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 280 [1/1] (1.09ns)   --->   "%add_ln92 = add i58 %trunc_ln80_11, i58 %trunc_ln7" [d6.cpp:92]   --->   Operation 280 'add' 'add_ln92' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 281 [1/1] (0.80ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i58 %add_ln92, i58 %add_ln80_23" [d6.cpp:92]   --->   Operation 281 'add' 'out1_w_5' <Predicate = true> <Delay = 0.80> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln87_4, i32 58, i32 115" [d6.cpp:93]   --->   Operation 282 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 283 [1/1] (1.09ns)   --->   "%add_ln93 = add i58 %trunc_ln80_8, i58 %trunc_ln8" [d6.cpp:93]   --->   Operation 283 'add' 'add_ln93' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 284 [1/1] (0.80ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i58 %add_ln93, i58 %add_ln80_17" [d6.cpp:93]   --->   Operation 284 'add' 'out1_w_6' <Predicate = true> <Delay = 0.80> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln87_5, i32 58, i32 115" [d6.cpp:94]   --->   Operation 285 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 286 [1/1] (1.09ns)   --->   "%add_ln94 = add i58 %trunc_ln80_4, i58 %trunc_ln9" [d6.cpp:94]   --->   Operation 286 'add' 'add_ln94' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 287 [1/1] (0.80ns) (root node of TernaryAdder)   --->   "%out1_w_7 = add i58 %add_ln94, i58 %add_ln80_9" [d6.cpp:94]   --->   Operation 287 'add' 'out1_w_7' <Predicate = true> <Delay = 0.80> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln99 = sext i61 %trunc_ln99_1" [d6.cpp:99]   --->   Operation 288 'sext' 'sext_ln99' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 289 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i64 %mem, i64 %sext_ln99" [d6.cpp:99]   --->   Operation 289 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 290 [1/1] (7.30ns)   --->   "%empty_40 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %mem_addr_2, i32 9" [d6.cpp:99]   --->   Operation 290 'writereq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 6.66>
ST_27 : Operation 291 [1/1] (0.00ns)   --->   "%add83_2226_loc_load = load i128 %add83_2226_loc"   --->   Operation 291 'load' 'add83_2226_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_6 = add i128 %add_ln80_5, i128 %add_ln80_2" [d6.cpp:80]   --->   Operation 292 'add' 'add_ln80_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 293 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln87_6 = add i128 %add_ln87_14, i128 %add_ln80_6" [d6.cpp:87]   --->   Operation 293 'add' 'add_ln87_6' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln87_9 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln87_6, i32 58, i32 127" [d6.cpp:87]   --->   Operation 294 'partselect' 'trunc_ln87_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln87_7 = sext i70 %trunc_ln87_9" [d6.cpp:87]   --->   Operation 295 'sext' 'sext_ln87_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 296 [1/1] (1.57ns)   --->   "%add_ln87_7 = add i128 %add83_2226_loc_load, i128 %sext_ln87_7" [d6.cpp:87]   --->   Operation 296 'add' 'add_ln87_7' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln87_7, i32 57, i32 114" [d6.cpp:87]   --->   Operation 297 'partselect' 'trunc_ln87_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 298 [1/1] (1.09ns)   --->   "%out1_w = add i58 %trunc_ln87_1, i58 %trunc_ln87" [d6.cpp:87]   --->   Operation 298 'add' 'out1_w' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i58 %trunc_ln87" [d6.cpp:88]   --->   Operation 299 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i71 @_ssdm_op_PartSelect.i71.i128.i32.i32, i128 %add_ln87_7, i32 57, i32 127" [d6.cpp:88]   --->   Operation 300 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i71 %trunc_ln3" [d6.cpp:88]   --->   Operation 301 'sext' 'sext_ln88' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 302 [1/1] (1.13ns)   --->   "%add_ln88 = add i72 %sext_ln88, i72 %zext_ln88" [d6.cpp:88]   --->   Operation 302 'add' 'add_ln88' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln88_1 = partselect i14 @_ssdm_op_PartSelect.i14.i72.i32.i32, i72 %add_ln88, i32 58, i32 71" [d6.cpp:88]   --->   Operation 303 'partselect' 'trunc_ln88_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln88_1 = sext i14 %trunc_ln88_1" [d6.cpp:88]   --->   Operation 304 'sext' 'sext_ln88_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln88_2 = sext i14 %trunc_ln88_1" [d6.cpp:88]   --->   Operation 305 'sext' 'sext_ln88_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 306 [1/1] (1.09ns)   --->   "%out1_w_1 = add i58 %sext_ln88_2, i58 %add_ln88_2" [d6.cpp:88]   --->   Operation 306 'add' 'out1_w_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i58 %add_ln88_2" [d6.cpp:89]   --->   Operation 307 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 308 [1/1] (1.09ns)   --->   "%add_ln89 = add i60 %sext_ln88_1, i60 %zext_ln89" [d6.cpp:89]   --->   Operation 308 'add' 'add_ln89' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 309 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i60.i32.i32, i60 %add_ln89, i32 58, i32 59" [d6.cpp:89]   --->   Operation 309 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i2 %tmp" [d6.cpp:89]   --->   Operation 310 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i6 %sext_ln89" [d6.cpp:89]   --->   Operation 311 'zext' 'zext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i58 %add_ln89_2" [d6.cpp:89]   --->   Operation 312 'zext' 'zext_ln89_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 313 [1/1] (1.09ns)   --->   "%out1_w_2 = add i59 %zext_ln89_2, i59 %zext_ln89_1" [d6.cpp:89]   --->   Operation 313 'add' 'out1_w_2' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i57 @_ssdm_op_PartSelect.i57.i128.i32.i32, i128 %add_ln87_6, i32 58, i32 114" [d6.cpp:95]   --->   Operation 314 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i128 %add83_2226_loc_load" [d6.cpp:95]   --->   Operation 315 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 316 [1/1] (1.09ns)   --->   "%out1_w_8 = add i57 %trunc_ln95, i57 %trunc_ln" [d6.cpp:95]   --->   Operation 316 'add' 'out1_w_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 317 [2/2] (0.77ns)   --->   "%call_ln99 = call void @test_Pipeline_ARRAY_WRITE, i64 %mem, i61 %trunc_ln99_1, i58 %out1_w, i58 %out1_w_1, i59 %out1_w_2, i58 %out1_w_3, i58 %out1_w_4, i58 %out1_w_5, i58 %out1_w_6, i58 %out1_w_7, i57 %out1_w_8" [d6.cpp:99]   --->   Operation 317 'call' 'call_ln99' <Predicate = true> <Delay = 0.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 318 [1/2] (0.00ns)   --->   "%call_ln99 = call void @test_Pipeline_ARRAY_WRITE, i64 %mem, i61 %trunc_ln99_1, i58 %out1_w, i58 %out1_w_1, i59 %out1_w_2, i58 %out1_w_3, i58 %out1_w_4, i58 %out1_w_5, i58 %out1_w_6, i58 %out1_w_7, i57 %out1_w_8" [d6.cpp:99]   --->   Operation 318 'call' 'call_ln99' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 319 [5/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_2" [d6.cpp:104]   --->   Operation 319 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 320 [4/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_2" [d6.cpp:104]   --->   Operation 320 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 321 [3/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_2" [d6.cpp:104]   --->   Operation 321 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 322 [2/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_2" [d6.cpp:104]   --->   Operation 322 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 323 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [d6.cpp:3]   --->   Operation 323 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 324 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 324 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 325 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mem"   --->   Operation 325 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 326 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 326 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 327 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_11, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 327 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 328 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_12, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 328 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_11, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 329 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_13, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 331 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_11, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 331 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 333 [1/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_2" [d6.cpp:104]   --->   Operation 333 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 334 [1/1] (0.00ns)   --->   "%ret_ln104 = ret" [d6.cpp:104]   --->   Operation 334 'ret' 'ret_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
arg2_read            (read          ) [ 0000000000000000000000000000000000]
arg1_read            (read          ) [ 0011111111111111111111110000000000]
out1_read            (read          ) [ 0000000000000000000000000000000000]
add83_2226_loc       (alloca        ) [ 0011111111111111111111111111000000]
add228_loc           (alloca        ) [ 0011111111111111111111111110000000]
add_1183229_loc      (alloca        ) [ 0011111111111111111111111110000000]
add_2198230_loc      (alloca        ) [ 0011111111111111111111111110000000]
add_3213231_loc      (alloca        ) [ 0011111111111111111111111100000000]
add_4232_loc         (alloca        ) [ 0011111111111111111111111100000000]
add_5233_loc         (alloca        ) [ 0011111111111111111111111100000000]
add_6234_loc         (alloca        ) [ 0011111111111111111111111100000000]
add_7235_loc         (alloca        ) [ 0011111111111111111111111000000000]
arg2_r_loc           (alloca        ) [ 0011111111111111111111111000000000]
arg2_r_1_loc         (alloca        ) [ 0011111111111111111111100000000000]
arg2_r_2_loc         (alloca        ) [ 0011111111111111111111100000000000]
arg2_r_3_loc         (alloca        ) [ 0011111111111111111111100000000000]
arg2_r_4_loc         (alloca        ) [ 0011111111111111111111100000000000]
arg2_r_5_loc         (alloca        ) [ 0011111111111111111111100000000000]
arg2_r_6_loc         (alloca        ) [ 0011111111111111111111100000000000]
arg2_r_7_loc         (alloca        ) [ 0011111111111111111111100000000000]
arg2_r_8_loc         (alloca        ) [ 0011111111111111111111100000000000]
arg1_r_loc           (alloca        ) [ 0011111111111111111111111000000000]
arg1_r_1_loc         (alloca        ) [ 0011111111111111111111100000000000]
arg1_r_2_loc         (alloca        ) [ 0011111111111111111111100000000000]
arg1_r_3_loc         (alloca        ) [ 0011111111111111111111100000000000]
arg1_r_4_loc         (alloca        ) [ 0011111111111111111111100000000000]
arg1_r_5_loc         (alloca        ) [ 0011111111111111111111100000000000]
arg1_r_6_loc         (alloca        ) [ 0011111111111111111111100000000000]
arg1_r_7_loc         (alloca        ) [ 0011111111111111111111100000000000]
arg1_r_8_loc         (alloca        ) [ 0011111111111111111111100000000000]
trunc_ln22_1         (partselect    ) [ 0011111111110000000000000000000000]
trunc_ln29_1         (partselect    ) [ 0011111111111111111111110000000000]
trunc_ln99_1         (partselect    ) [ 0011111111111111111111111111100000]
sext_ln22            (sext          ) [ 0000000000000000000000000000000000]
mem_addr             (getelementptr ) [ 0001111111000000000000000000000000]
empty                (readreq       ) [ 0000000000000000000000000000000000]
call_ln22            (call          ) [ 0000000000000000000000000000000000]
sext_ln29            (sext          ) [ 0000000000000000000000000000000000]
mem_addr_1           (getelementptr ) [ 0000000000000111111100000000000000]
empty_32             (readreq       ) [ 0000000000000000000000000000000000]
call_ln29            (call          ) [ 0000000000000000000000000000000000]
arg1_r_8_loc_load    (load          ) [ 0000000000000000000000010000000000]
arg1_r_7_loc_load    (load          ) [ 0000000000000000000000011000000000]
arg1_r_6_loc_load    (load          ) [ 0000000000000000000000011000000000]
arg1_r_5_loc_load    (load          ) [ 0000000000000000000000011000000000]
arg1_r_4_loc_load    (load          ) [ 0000000000000000000000011000000000]
arg1_r_3_loc_load    (load          ) [ 0000000000000000000000011000000000]
arg1_r_2_loc_load    (load          ) [ 0000000000000000000000011000000000]
arg1_r_1_loc_load    (load          ) [ 0000000000000000000000011000000000]
arg2_r_8_loc_load    (load          ) [ 0000000000000000000000010000000000]
arg2_r_7_loc_load    (load          ) [ 0000000000000000000000011000000000]
arg2_r_6_loc_load    (load          ) [ 0000000000000000000000011000000000]
arg2_r_5_loc_load    (load          ) [ 0000000000000000000000011000000000]
arg2_r_4_loc_load    (load          ) [ 0000000000000000000000011000000000]
arg2_r_3_loc_load    (load          ) [ 0000000000000000000000011000000000]
arg2_r_2_loc_load    (load          ) [ 0000000000000000000000011000000000]
arg2_r_1_loc_load    (load          ) [ 0000000000000000000000011000000000]
empty_33             (trunc         ) [ 0000000000000000000000010000000000]
empty_34             (trunc         ) [ 0000000000000000000000010000000000]
empty_35             (trunc         ) [ 0000000000000000000000010000000000]
empty_36             (trunc         ) [ 0000000000000000000000010000000000]
empty_37             (trunc         ) [ 0000000000000000000000010000000000]
empty_38             (trunc         ) [ 0000000000000000000000010000000000]
empty_39             (trunc         ) [ 0000000000000000000000010000000000]
mul                  (bitconcatenate) [ 0000000000000000000000010000000000]
call_ln0             (call          ) [ 0000000000000000000000000000000000]
call_ln29            (call          ) [ 0000000000000000000000000000000000]
arg1_r_loc_load      (load          ) [ 0000000000000000000000000000000000]
arg2_r_loc_load      (load          ) [ 0000000000000000000000000000000000]
add_7235_loc_load    (load          ) [ 0000000000000000000000000000000000]
zext_ln80            (zext          ) [ 0000000000000000000000000000000000]
zext_ln80_1          (zext          ) [ 0000000000000000000000000000000000]
zext_ln80_2          (zext          ) [ 0000000000000000000000000000000000]
zext_ln80_3          (zext          ) [ 0000000000000000000000000000000000]
zext_ln80_4          (zext          ) [ 0000000000000000000000000000000000]
zext_ln80_5          (zext          ) [ 0000000000000000000000000000000000]
zext_ln80_6          (zext          ) [ 0000000000000000000000000000000000]
zext_ln80_7          (zext          ) [ 0000000000000000000000000000000000]
zext_ln80_8          (zext          ) [ 0000000000000000000000000000000000]
mul_ln80             (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_1           (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_2           (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_3           (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_4           (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_5           (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_6           (mul           ) [ 0000000000000000000000000000000000]
zext_ln80_9          (zext          ) [ 0000000000000000000000000000000000]
mul_ln80_7           (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_8           (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_9           (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_10          (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_11          (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_12          (mul           ) [ 0000000000000000000000000000000000]
zext_ln80_10         (zext          ) [ 0000000000000000000000000000000000]
mul_ln80_13          (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_14          (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_15          (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_16          (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_17          (mul           ) [ 0000000000000000000000000000000000]
zext_ln80_11         (zext          ) [ 0000000000000000000000000000000000]
mul_ln80_18          (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_19          (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_20          (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_21          (mul           ) [ 0000000000000000000000000000000000]
zext_ln80_12         (zext          ) [ 0000000000000000000000000000000000]
mul_ln80_22          (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_23          (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_24          (mul           ) [ 0000000000000000000000000000000000]
zext_ln80_13         (zext          ) [ 0000000000000000000000000000000000]
mul_ln80_25          (mul           ) [ 0000000000000000000000000000000000]
mul_ln80_26          (mul           ) [ 0000000000000000000000000000000000]
zext_ln80_14         (zext          ) [ 0000000000000000000000000000000000]
mul_ln80_27          (mul           ) [ 0000000000000000000000000000000000]
zext_ln80_15         (zext          ) [ 0000000000000000000000000000000000]
mul_ln80_28          (mul           ) [ 0000000000000000000000000000000000]
add_ln80             (add           ) [ 0000000000000000000000000100000000]
add_ln80_1           (add           ) [ 0000000000000000000000000100000000]
trunc_ln80           (trunc         ) [ 0000000000000000000000000100000000]
trunc_ln80_1         (trunc         ) [ 0000000000000000000000000100000000]
add_ln80_3           (add           ) [ 0000000000000000000000000100000000]
add_ln80_4           (add           ) [ 0000000000000000000000000100000000]
trunc_ln80_2         (trunc         ) [ 0000000000000000000000000100000000]
trunc_ln80_3         (trunc         ) [ 0000000000000000000000000100000000]
mul_ln80_29          (mul           ) [ 0000000000000000000000000000000000]
add_ln80_10          (add           ) [ 0000000000000000000000000000000000]
add_ln80_11          (add           ) [ 0000000000000000000000000110000000]
add_ln80_12          (add           ) [ 0000000000000000000000000100000000]
add_ln80_14          (add           ) [ 0000000000000000000000000100000000]
trunc_ln80_5         (trunc         ) [ 0000000000000000000000000100000000]
trunc_ln80_6         (trunc         ) [ 0000000000000000000000000100000000]
trunc_ln80_7         (trunc         ) [ 0000000000000000000000000110000000]
mul_ln80_30          (mul           ) [ 0000000000000000000000000000000000]
add_ln80_18          (add           ) [ 0000000000000000000000000000000000]
add_ln80_20          (add           ) [ 0000000000000000000000000110000000]
add_ln80_21          (add           ) [ 0000000000000000000000000000000000]
add_ln80_22          (add           ) [ 0000000000000000000000000110000000]
trunc_ln80_9         (trunc         ) [ 0000000000000000000000000110000000]
trunc_ln80_10        (trunc         ) [ 0000000000000000000000000110000000]
mul_ln80_31          (mul           ) [ 0000000000000000000000000000000000]
add_ln80_25          (add           ) [ 0000000000000000000000000100000000]
add_ln80_26          (add           ) [ 0000000000000000000000000000000000]
add_ln80_27          (add           ) [ 0000000000000000000000000100000000]
trunc_ln80_12        (trunc         ) [ 0000000000000000000000000100000000]
trunc_ln80_13        (trunc         ) [ 0000000000000000000000000100000000]
mul_ln80_32          (mul           ) [ 0000000000000000000000000000000000]
add_ln80_30          (add           ) [ 0000000000000000000000000100000000]
add_ln80_32          (add           ) [ 0000000000000000000000000100000000]
trunc_ln80_15        (trunc         ) [ 0000000000000000000000000100000000]
trunc_ln80_16        (trunc         ) [ 0000000000000000000000000100000000]
mul_ln80_33          (mul           ) [ 0000000000000000000000000000000000]
add_ln80_35          (add           ) [ 0000000000000000000000000000000000]
add_ln80_31          (add           ) [ 0000000000000000000000000100000000]
trunc_ln80_19        (trunc         ) [ 0000000000000000000000000100000000]
mul_ln80_34          (mul           ) [ 0000000000000000000000000000000000]
add_ln80_33          (add           ) [ 0000000000000000000000000100000000]
trunc_ln80_21        (trunc         ) [ 0000000000000000000000000100000000]
mul_ln80_35          (mul           ) [ 0000000000000000000000000000000000]
arr                  (add           ) [ 0000000000000000000000000000000000]
trunc_ln87           (trunc         ) [ 0000000000000000000000000111000000]
trunc_ln87_2         (partselect    ) [ 0000000000000000000000000100000000]
trunc_ln88_2         (partselect    ) [ 0000000000000000000000000100000000]
add_6234_loc_load    (load          ) [ 0000000000000000000000000000000000]
add_5233_loc_load    (load          ) [ 0000000000000000000000000000000000]
add_4232_loc_load    (load          ) [ 0000000000000000000000000000000000]
add_3213231_loc_load (load          ) [ 0000000000000000000000000000000000]
add_ln80_2           (add           ) [ 0000000000000000000000000011000000]
add_ln80_5           (add           ) [ 0000000000000000000000000011000000]
add_ln80_7           (add           ) [ 0000000000000000000000000010000000]
add_ln80_8           (add           ) [ 0000000000000000000000000010000000]
add_ln80_15          (add           ) [ 0000000000000000000000000010000000]
add_ln80_16          (add           ) [ 0000000000000000000000000010000000]
add_ln80_24          (add           ) [ 0000000000000000000000000000000000]
trunc_ln80_14        (trunc         ) [ 0000000000000000000000000000000000]
add_ln80_29          (add           ) [ 0000000000000000000000000000000000]
add_ln80_28          (add           ) [ 0000000000000000000000000000000000]
trunc_ln80_17        (trunc         ) [ 0000000000000000000000000000000000]
add_ln80_34          (add           ) [ 0000000000000000000000000000000000]
trunc_ln80_18        (trunc         ) [ 0000000000000000000000000000000000]
trunc_ln80_20        (trunc         ) [ 0000000000000000000000000000000000]
sext_ln87            (sext          ) [ 0000000000000000000000000000000000]
add_ln87_8           (add           ) [ 0000000000000000000000000000000000]
add_ln87             (add           ) [ 0000000000000000000000000000000000]
trunc_ln87_3         (partselect    ) [ 0000000000000000000000000000000000]
sext_ln87_1          (sext          ) [ 0000000000000000000000000000000000]
add_ln87_9           (add           ) [ 0000000000000000000000000000000000]
add_ln87_1           (add           ) [ 0000000000000000000000000000000000]
trunc_ln87_4         (partselect    ) [ 0000000000000000000000000000000000]
sext_ln87_2          (sext          ) [ 0000000000000000000000000000000000]
add_ln87_10          (add           ) [ 0000000000000000000000000000000000]
add_ln87_2           (add           ) [ 0000000000000000000000000000000000]
trunc_ln87_5         (partselect    ) [ 0000000000000000000000000000000000]
sext_ln87_3          (sext          ) [ 0000000000000000000000000000000000]
add_ln87_11          (add           ) [ 0000000000000000000000000000000000]
add_ln87_3           (add           ) [ 0000000000000000000000000000000000]
trunc_ln87_6         (partselect    ) [ 0000000000000000000000000010000000]
add_ln88_1           (add           ) [ 0000000000000000000000000000000000]
add_ln88_2           (add           ) [ 0000000000000000000000000011000000]
trunc_ln89_1         (partselect    ) [ 0000000000000000000000000000000000]
add_ln89_1           (add           ) [ 0000000000000000000000000000000000]
add_ln89_2           (add           ) [ 0000000000000000000000000011000000]
trunc_ln5            (partselect    ) [ 0000000000000000000000000000000000]
add_ln90             (add           ) [ 0000000000000000000000000000000000]
out1_w_3             (add           ) [ 0000000000000000000000000011100000]
trunc_ln6            (partselect    ) [ 0000000000000000000000000000000000]
add_ln91             (add           ) [ 0000000000000000000000000000000000]
out1_w_4             (add           ) [ 0000000000000000000000000011100000]
trunc_ln7            (partselect    ) [ 0000000000000000000000000010000000]
add_2198230_loc_load (load          ) [ 0000000000000000000000000000000000]
add_1183229_loc_load (load          ) [ 0000000000000000000000000000000000]
add228_loc_load      (load          ) [ 0000000000000000000000000000000000]
trunc_ln80_4         (trunc         ) [ 0000000000000000000000000000000000]
add_ln80_9           (add           ) [ 0000000000000000000000000000000000]
add_ln80_13          (add           ) [ 0000000000000000000000000000000000]
trunc_ln80_8         (trunc         ) [ 0000000000000000000000000000000000]
add_ln80_17          (add           ) [ 0000000000000000000000000000000000]
add_ln80_19          (add           ) [ 0000000000000000000000000000000000]
trunc_ln80_11        (trunc         ) [ 0000000000000000000000000000000000]
add_ln80_23          (add           ) [ 0000000000000000000000000000000000]
sext_ln87_4          (sext          ) [ 0000000000000000000000000000000000]
add_ln87_12          (add           ) [ 0000000000000000000000000000000000]
add_ln87_4           (add           ) [ 0000000000000000000000000000000000]
trunc_ln87_7         (partselect    ) [ 0000000000000000000000000000000000]
sext_ln87_5          (sext          ) [ 0000000000000000000000000000000000]
add_ln87_13          (add           ) [ 0000000000000000000000000000000000]
add_ln87_5           (add           ) [ 0000000000000000000000000000000000]
trunc_ln87_8         (partselect    ) [ 0000000000000000000000000000000000]
sext_ln87_6          (sext          ) [ 0000000000000000000000000000000000]
add_ln87_14          (add           ) [ 0000000000000000000000000001000000]
add_ln92             (add           ) [ 0000000000000000000000000000000000]
out1_w_5             (add           ) [ 0000000000000000000000000001100000]
trunc_ln8            (partselect    ) [ 0000000000000000000000000000000000]
add_ln93             (add           ) [ 0000000000000000000000000000000000]
out1_w_6             (add           ) [ 0000000000000000000000000001100000]
trunc_ln9            (partselect    ) [ 0000000000000000000000000000000000]
add_ln94             (add           ) [ 0000000000000000000000000000000000]
out1_w_7             (add           ) [ 0000000000000000000000000001100000]
sext_ln99            (sext          ) [ 0000000000000000000000000000000000]
mem_addr_2           (getelementptr ) [ 0000000000000000000000000001111111]
empty_40             (writereq      ) [ 0000000000000000000000000000000000]
add83_2226_loc_load  (load          ) [ 0000000000000000000000000000000000]
add_ln80_6           (add           ) [ 0000000000000000000000000000000000]
add_ln87_6           (add           ) [ 0000000000000000000000000000000000]
trunc_ln87_9         (partselect    ) [ 0000000000000000000000000000000000]
sext_ln87_7          (sext          ) [ 0000000000000000000000000000000000]
add_ln87_7           (add           ) [ 0000000000000000000000000000000000]
trunc_ln87_1         (partselect    ) [ 0000000000000000000000000000000000]
out1_w               (add           ) [ 0000000000000000000000000000100000]
zext_ln88            (zext          ) [ 0000000000000000000000000000000000]
trunc_ln3            (partselect    ) [ 0000000000000000000000000000000000]
sext_ln88            (sext          ) [ 0000000000000000000000000000000000]
add_ln88             (add           ) [ 0000000000000000000000000000000000]
trunc_ln88_1         (partselect    ) [ 0000000000000000000000000000000000]
sext_ln88_1          (sext          ) [ 0000000000000000000000000000000000]
sext_ln88_2          (sext          ) [ 0000000000000000000000000000000000]
out1_w_1             (add           ) [ 0000000000000000000000000000100000]
zext_ln89            (zext          ) [ 0000000000000000000000000000000000]
add_ln89             (add           ) [ 0000000000000000000000000000000000]
tmp                  (partselect    ) [ 0000000000000000000000000000000000]
sext_ln89            (sext          ) [ 0000000000000000000000000000000000]
zext_ln89_1          (zext          ) [ 0000000000000000000000000000000000]
zext_ln89_2          (zext          ) [ 0000000000000000000000000000000000]
out1_w_2             (add           ) [ 0000000000000000000000000000100000]
trunc_ln             (partselect    ) [ 0000000000000000000000000000000000]
trunc_ln95           (trunc         ) [ 0000000000000000000000000000000000]
out1_w_8             (add           ) [ 0000000000000000000000000000100000]
call_ln99            (call          ) [ 0000000000000000000000000000000000]
spectopmodule_ln3    (spectopmodule ) [ 0000000000000000000000000000000000]
specinterface_ln0    (specinterface ) [ 0000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 0000000000000000000000000000000000]
specinterface_ln0    (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0    (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0    (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0    (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0    (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0    (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0    (specinterface ) [ 0000000000000000000000000000000000]
empty_41             (writeresp     ) [ 0000000000000000000000000000000000]
ret_ln104            (ret           ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_Pipeline_ARRAY_1_READ"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_Pipeline_ARRAY_2_READ"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_Pipeline_VITIS_LOOP_36_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_Pipeline_VITIS_LOOP_56_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i70.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i57.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_Pipeline_ARRAY_WRITE"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="add83_2226_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add83_2226_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add228_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add228_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_1183229_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_1183229_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_2198230_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_2198230_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_3213231_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_3213231_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_4232_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_4232_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_5233_loc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_5233_loc/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_6234_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_6234_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_7235_loc_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_7235_loc/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="arg2_r_loc_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_loc/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="arg2_r_1_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_1_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="arg2_r_2_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_2_loc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="arg2_r_3_loc_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_3_loc/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="arg2_r_4_loc_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_4_loc/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="arg2_r_5_loc_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_5_loc/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="arg2_r_6_loc_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_6_loc/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="arg2_r_7_loc_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_7_loc/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="arg2_r_8_loc_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="63" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_8_loc/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="arg1_r_loc_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_loc/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="arg1_r_1_loc_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_loc/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="arg1_r_2_loc_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_2_loc/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="arg1_r_3_loc_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_3_loc/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="arg1_r_4_loc_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_4_loc/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="arg1_r_5_loc_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_5_loc/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="arg1_r_6_loc_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_6_loc/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="arg1_r_7_loc_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_7_loc/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="arg1_r_8_loc_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_8_loc/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="arg2_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="arg1_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="out1_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out1_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_readreq_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_readreq_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="0" index="2" bw="5" slack="0"/>
<pin id="239" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_32/12 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_writeresp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_40/26 empty_41/29 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_test_Pipeline_ARRAY_1_READ_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="0" index="2" bw="61" slack="9"/>
<pin id="254" dir="0" index="3" bw="64" slack="9"/>
<pin id="255" dir="0" index="4" bw="64" slack="9"/>
<pin id="256" dir="0" index="5" bw="64" slack="9"/>
<pin id="257" dir="0" index="6" bw="64" slack="9"/>
<pin id="258" dir="0" index="7" bw="64" slack="9"/>
<pin id="259" dir="0" index="8" bw="64" slack="9"/>
<pin id="260" dir="0" index="9" bw="64" slack="9"/>
<pin id="261" dir="0" index="10" bw="64" slack="9"/>
<pin id="262" dir="0" index="11" bw="64" slack="9"/>
<pin id="263" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/10 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_test_Pipeline_ARRAY_2_READ_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="0" index="2" bw="61" slack="19"/>
<pin id="270" dir="0" index="3" bw="63" slack="19"/>
<pin id="271" dir="0" index="4" bw="64" slack="19"/>
<pin id="272" dir="0" index="5" bw="64" slack="19"/>
<pin id="273" dir="0" index="6" bw="64" slack="19"/>
<pin id="274" dir="0" index="7" bw="64" slack="19"/>
<pin id="275" dir="0" index="8" bw="64" slack="19"/>
<pin id="276" dir="0" index="9" bw="64" slack="19"/>
<pin id="277" dir="0" index="10" bw="64" slack="19"/>
<pin id="278" dir="0" index="11" bw="64" slack="19"/>
<pin id="279" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/20 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_test_Pipeline_VITIS_LOOP_36_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="0" index="2" bw="64" slack="0"/>
<pin id="286" dir="0" index="3" bw="64" slack="0"/>
<pin id="287" dir="0" index="4" bw="63" slack="0"/>
<pin id="288" dir="0" index="5" bw="63" slack="0"/>
<pin id="289" dir="0" index="6" bw="63" slack="0"/>
<pin id="290" dir="0" index="7" bw="63" slack="0"/>
<pin id="291" dir="0" index="8" bw="63" slack="0"/>
<pin id="292" dir="0" index="9" bw="63" slack="0"/>
<pin id="293" dir="0" index="10" bw="63" slack="0"/>
<pin id="294" dir="0" index="11" bw="63" slack="0"/>
<pin id="295" dir="0" index="12" bw="64" slack="0"/>
<pin id="296" dir="0" index="13" bw="64" slack="0"/>
<pin id="297" dir="0" index="14" bw="64" slack="0"/>
<pin id="298" dir="0" index="15" bw="64" slack="0"/>
<pin id="299" dir="0" index="16" bw="64" slack="0"/>
<pin id="300" dir="0" index="17" bw="64" slack="0"/>
<pin id="301" dir="0" index="18" bw="128" slack="21"/>
<pin id="302" dir="0" index="19" bw="128" slack="21"/>
<pin id="303" dir="0" index="20" bw="128" slack="21"/>
<pin id="304" dir="0" index="21" bw="128" slack="21"/>
<pin id="305" dir="0" index="22" bw="128" slack="21"/>
<pin id="306" dir="0" index="23" bw="128" slack="21"/>
<pin id="307" dir="0" index="24" bw="128" slack="21"/>
<pin id="308" dir="0" index="25" bw="128" slack="21"/>
<pin id="309" dir="1" index="26" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/22 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_test_Pipeline_VITIS_LOOP_56_5_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="0" slack="0"/>
<pin id="313" dir="0" index="1" bw="64" slack="0"/>
<pin id="314" dir="0" index="2" bw="64" slack="21"/>
<pin id="315" dir="0" index="3" bw="61" slack="21"/>
<pin id="316" dir="0" index="4" bw="128" slack="21"/>
<pin id="317" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/22 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_test_Pipeline_ARRAY_WRITE_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="0" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="0"/>
<pin id="323" dir="0" index="2" bw="61" slack="26"/>
<pin id="324" dir="0" index="3" bw="58" slack="0"/>
<pin id="325" dir="0" index="4" bw="58" slack="0"/>
<pin id="326" dir="0" index="5" bw="59" slack="0"/>
<pin id="327" dir="0" index="6" bw="58" slack="2"/>
<pin id="328" dir="0" index="7" bw="58" slack="2"/>
<pin id="329" dir="0" index="8" bw="58" slack="1"/>
<pin id="330" dir="0" index="9" bw="58" slack="1"/>
<pin id="331" dir="0" index="10" bw="58" slack="1"/>
<pin id="332" dir="0" index="11" bw="57" slack="0"/>
<pin id="333" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln99/27 "/>
</bind>
</comp>

<comp id="336" class="1004" name="mul_ln80_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80/24 "/>
</bind>
</comp>

<comp id="340" class="1004" name="mul_ln80_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_1/24 "/>
</bind>
</comp>

<comp id="344" class="1004" name="mul_ln80_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_2/24 "/>
</bind>
</comp>

<comp id="348" class="1004" name="mul_ln80_3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="0" index="1" bw="64" slack="0"/>
<pin id="351" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_3/24 "/>
</bind>
</comp>

<comp id="352" class="1004" name="mul_ln80_4_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_4/24 "/>
</bind>
</comp>

<comp id="356" class="1004" name="mul_ln80_5_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="0"/>
<pin id="358" dir="0" index="1" bw="64" slack="0"/>
<pin id="359" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_5/24 "/>
</bind>
</comp>

<comp id="360" class="1004" name="mul_ln80_6_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_6/24 "/>
</bind>
</comp>

<comp id="364" class="1004" name="mul_ln80_7_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="0"/>
<pin id="366" dir="0" index="1" bw="64" slack="0"/>
<pin id="367" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_7/24 "/>
</bind>
</comp>

<comp id="368" class="1004" name="mul_ln80_8_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="0"/>
<pin id="370" dir="0" index="1" bw="64" slack="0"/>
<pin id="371" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_8/24 "/>
</bind>
</comp>

<comp id="372" class="1004" name="mul_ln80_9_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="0"/>
<pin id="375" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_9/24 "/>
</bind>
</comp>

<comp id="376" class="1004" name="mul_ln80_10_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_10/24 "/>
</bind>
</comp>

<comp id="380" class="1004" name="mul_ln80_11_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="0"/>
<pin id="382" dir="0" index="1" bw="64" slack="0"/>
<pin id="383" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_11/24 "/>
</bind>
</comp>

<comp id="384" class="1004" name="mul_ln80_12_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="0"/>
<pin id="387" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_12/24 "/>
</bind>
</comp>

<comp id="388" class="1004" name="mul_ln80_13_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="0" index="1" bw="64" slack="0"/>
<pin id="391" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_13/24 "/>
</bind>
</comp>

<comp id="392" class="1004" name="mul_ln80_14_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="0"/>
<pin id="394" dir="0" index="1" bw="64" slack="0"/>
<pin id="395" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_14/24 "/>
</bind>
</comp>

<comp id="396" class="1004" name="mul_ln80_15_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="0"/>
<pin id="398" dir="0" index="1" bw="64" slack="0"/>
<pin id="399" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_15/24 "/>
</bind>
</comp>

<comp id="400" class="1004" name="mul_ln80_16_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="0"/>
<pin id="402" dir="0" index="1" bw="64" slack="0"/>
<pin id="403" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_16/24 "/>
</bind>
</comp>

<comp id="404" class="1004" name="mul_ln80_17_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="0"/>
<pin id="407" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_17/24 "/>
</bind>
</comp>

<comp id="408" class="1004" name="mul_ln80_18_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="0" index="1" bw="64" slack="0"/>
<pin id="411" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_18/24 "/>
</bind>
</comp>

<comp id="412" class="1004" name="mul_ln80_19_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="0"/>
<pin id="414" dir="0" index="1" bw="64" slack="0"/>
<pin id="415" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_19/24 "/>
</bind>
</comp>

<comp id="416" class="1004" name="mul_ln80_20_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_20/24 "/>
</bind>
</comp>

<comp id="420" class="1004" name="mul_ln80_21_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="0"/>
<pin id="422" dir="0" index="1" bw="64" slack="0"/>
<pin id="423" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_21/24 "/>
</bind>
</comp>

<comp id="424" class="1004" name="mul_ln80_22_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="0"/>
<pin id="427" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_22/24 "/>
</bind>
</comp>

<comp id="428" class="1004" name="mul_ln80_23_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="0"/>
<pin id="430" dir="0" index="1" bw="64" slack="0"/>
<pin id="431" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_23/24 "/>
</bind>
</comp>

<comp id="432" class="1004" name="mul_ln80_24_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="0"/>
<pin id="434" dir="0" index="1" bw="64" slack="0"/>
<pin id="435" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_24/24 "/>
</bind>
</comp>

<comp id="436" class="1004" name="mul_ln80_25_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="0"/>
<pin id="438" dir="0" index="1" bw="64" slack="0"/>
<pin id="439" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_25/24 "/>
</bind>
</comp>

<comp id="440" class="1004" name="mul_ln80_26_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="0" index="1" bw="64" slack="0"/>
<pin id="443" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_26/24 "/>
</bind>
</comp>

<comp id="444" class="1004" name="mul_ln80_27_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="0"/>
<pin id="446" dir="0" index="1" bw="64" slack="0"/>
<pin id="447" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_27/24 "/>
</bind>
</comp>

<comp id="448" class="1004" name="mul_ln80_28_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="0"/>
<pin id="450" dir="0" index="1" bw="64" slack="0"/>
<pin id="451" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_28/24 "/>
</bind>
</comp>

<comp id="452" class="1004" name="mul_ln80_29_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="0"/>
<pin id="454" dir="0" index="1" bw="64" slack="0"/>
<pin id="455" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_29/24 "/>
</bind>
</comp>

<comp id="456" class="1004" name="mul_ln80_30_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="0"/>
<pin id="458" dir="0" index="1" bw="64" slack="0"/>
<pin id="459" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_30/24 "/>
</bind>
</comp>

<comp id="460" class="1004" name="mul_ln80_31_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="0"/>
<pin id="462" dir="0" index="1" bw="64" slack="0"/>
<pin id="463" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_31/24 "/>
</bind>
</comp>

<comp id="464" class="1004" name="mul_ln80_32_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="0"/>
<pin id="466" dir="0" index="1" bw="64" slack="0"/>
<pin id="467" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_32/24 "/>
</bind>
</comp>

<comp id="468" class="1004" name="mul_ln80_33_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="0" index="1" bw="64" slack="0"/>
<pin id="471" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_33/24 "/>
</bind>
</comp>

<comp id="472" class="1004" name="mul_ln80_34_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="0" index="1" bw="64" slack="0"/>
<pin id="475" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_34/24 "/>
</bind>
</comp>

<comp id="476" class="1004" name="mul_ln80_35_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="0"/>
<pin id="478" dir="0" index="1" bw="64" slack="0"/>
<pin id="479" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80_35/24 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln22_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="61" slack="0"/>
<pin id="482" dir="0" index="1" bw="64" slack="0"/>
<pin id="483" dir="0" index="2" bw="3" slack="0"/>
<pin id="484" dir="0" index="3" bw="7" slack="0"/>
<pin id="485" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_1/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln29_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="61" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="0"/>
<pin id="493" dir="0" index="2" bw="3" slack="0"/>
<pin id="494" dir="0" index="3" bw="7" slack="0"/>
<pin id="495" dir="1" index="4" bw="61" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln29_1/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="trunc_ln99_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="61" slack="0"/>
<pin id="502" dir="0" index="1" bw="64" slack="0"/>
<pin id="503" dir="0" index="2" bw="3" slack="0"/>
<pin id="504" dir="0" index="3" bw="7" slack="0"/>
<pin id="505" dir="1" index="4" bw="61" slack="25"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln99_1/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sext_ln22_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="61" slack="1"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="mem_addr_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="0"/>
<pin id="515" dir="0" index="1" bw="64" slack="0"/>
<pin id="516" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sext_ln29_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="61" slack="11"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/12 "/>
</bind>
</comp>

<comp id="523" class="1004" name="mem_addr_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="0"/>
<pin id="526" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_1/12 "/>
</bind>
</comp>

<comp id="530" class="1004" name="arg1_r_8_loc_load_load_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="21"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_8_loc_load/22 "/>
</bind>
</comp>

<comp id="534" class="1004" name="arg1_r_7_loc_load_load_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="21"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_7_loc_load/22 "/>
</bind>
</comp>

<comp id="538" class="1004" name="arg1_r_6_loc_load_load_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="21"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_6_loc_load/22 "/>
</bind>
</comp>

<comp id="542" class="1004" name="arg1_r_5_loc_load_load_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="21"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_5_loc_load/22 "/>
</bind>
</comp>

<comp id="546" class="1004" name="arg1_r_4_loc_load_load_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="21"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_4_loc_load/22 "/>
</bind>
</comp>

<comp id="550" class="1004" name="arg1_r_3_loc_load_load_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="21"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_3_loc_load/22 "/>
</bind>
</comp>

<comp id="554" class="1004" name="arg1_r_2_loc_load_load_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="21"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_2_loc_load/22 "/>
</bind>
</comp>

<comp id="558" class="1004" name="arg1_r_1_loc_load_load_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="21"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_loc_load/22 "/>
</bind>
</comp>

<comp id="562" class="1004" name="arg2_r_8_loc_load_load_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="63" slack="21"/>
<pin id="564" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_8_loc_load/22 "/>
</bind>
</comp>

<comp id="566" class="1004" name="arg2_r_7_loc_load_load_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="21"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_7_loc_load/22 "/>
</bind>
</comp>

<comp id="569" class="1004" name="arg2_r_6_loc_load_load_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="21"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_6_loc_load/22 "/>
</bind>
</comp>

<comp id="572" class="1004" name="arg2_r_5_loc_load_load_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="21"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_5_loc_load/22 "/>
</bind>
</comp>

<comp id="575" class="1004" name="arg2_r_4_loc_load_load_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="21"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_4_loc_load/22 "/>
</bind>
</comp>

<comp id="578" class="1004" name="arg2_r_3_loc_load_load_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="21"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_3_loc_load/22 "/>
</bind>
</comp>

<comp id="581" class="1004" name="arg2_r_2_loc_load_load_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="21"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_2_loc_load/22 "/>
</bind>
</comp>

<comp id="584" class="1004" name="arg2_r_1_loc_load_load_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="21"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_1_loc_load/22 "/>
</bind>
</comp>

<comp id="587" class="1004" name="empty_33_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="0"/>
<pin id="589" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_33/22 "/>
</bind>
</comp>

<comp id="592" class="1004" name="empty_34_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="0"/>
<pin id="594" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_34/22 "/>
</bind>
</comp>

<comp id="597" class="1004" name="empty_35_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="0"/>
<pin id="599" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_35/22 "/>
</bind>
</comp>

<comp id="602" class="1004" name="empty_36_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="0"/>
<pin id="604" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_36/22 "/>
</bind>
</comp>

<comp id="607" class="1004" name="empty_37_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="0"/>
<pin id="609" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_37/22 "/>
</bind>
</comp>

<comp id="612" class="1004" name="empty_38_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="64" slack="0"/>
<pin id="614" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_38/22 "/>
</bind>
</comp>

<comp id="617" class="1004" name="empty_39_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="0"/>
<pin id="619" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_39/22 "/>
</bind>
</comp>

<comp id="622" class="1004" name="mul_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="0"/>
<pin id="624" dir="0" index="1" bw="63" slack="0"/>
<pin id="625" dir="0" index="2" bw="1" slack="0"/>
<pin id="626" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul/22 "/>
</bind>
</comp>

<comp id="631" class="1004" name="arg1_r_loc_load_load_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="23"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_loc_load/24 "/>
</bind>
</comp>

<comp id="634" class="1004" name="arg2_r_loc_load_load_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="23"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_loc_load/24 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_7235_loc_load_load_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="128" slack="23"/>
<pin id="639" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_7235_loc_load/24 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln80_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="642" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/24 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln80_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="646" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_1/24 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln80_2_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="651" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_2/24 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln80_3_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="657" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_3/24 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln80_4_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="664" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_4/24 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln80_5_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="672" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_5/24 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln80_6_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="681" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_6/24 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln80_7_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="64" slack="0"/>
<pin id="691" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_7/24 "/>
</bind>
</comp>

<comp id="701" class="1004" name="zext_ln80_8_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="64" slack="0"/>
<pin id="703" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_8/24 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln80_9_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="715" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_9/24 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln80_10_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="725" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_10/24 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln80_11_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="734" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_11/24 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln80_12_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="742" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_12/24 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln80_13_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="749" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_13/24 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln80_14_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="755" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_14/24 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln80_15_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="760" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_15/24 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln80_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="128" slack="0"/>
<pin id="764" dir="0" index="1" bw="128" slack="0"/>
<pin id="765" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/24 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln80_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="128" slack="0"/>
<pin id="770" dir="0" index="1" bw="128" slack="0"/>
<pin id="771" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_1/24 "/>
</bind>
</comp>

<comp id="774" class="1004" name="trunc_ln80_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="128" slack="0"/>
<pin id="776" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80/24 "/>
</bind>
</comp>

<comp id="778" class="1004" name="trunc_ln80_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="128" slack="0"/>
<pin id="780" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_1/24 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln80_3_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="128" slack="0"/>
<pin id="784" dir="0" index="1" bw="128" slack="0"/>
<pin id="785" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_3/24 "/>
</bind>
</comp>

<comp id="788" class="1004" name="add_ln80_4_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="128" slack="0"/>
<pin id="790" dir="0" index="1" bw="128" slack="0"/>
<pin id="791" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_4/24 "/>
</bind>
</comp>

<comp id="794" class="1004" name="trunc_ln80_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="128" slack="0"/>
<pin id="796" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_2/24 "/>
</bind>
</comp>

<comp id="798" class="1004" name="trunc_ln80_3_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="128" slack="0"/>
<pin id="800" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_3/24 "/>
</bind>
</comp>

<comp id="802" class="1004" name="add_ln80_10_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="128" slack="0"/>
<pin id="804" dir="0" index="1" bw="128" slack="0"/>
<pin id="805" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_10/24 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln80_11_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="128" slack="0"/>
<pin id="810" dir="0" index="1" bw="128" slack="0"/>
<pin id="811" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_11/24 "/>
</bind>
</comp>

<comp id="814" class="1004" name="add_ln80_12_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="128" slack="0"/>
<pin id="816" dir="0" index="1" bw="128" slack="0"/>
<pin id="817" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_12/24 "/>
</bind>
</comp>

<comp id="820" class="1004" name="add_ln80_14_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="128" slack="0"/>
<pin id="822" dir="0" index="1" bw="128" slack="0"/>
<pin id="823" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_14/24 "/>
</bind>
</comp>

<comp id="826" class="1004" name="trunc_ln80_5_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="128" slack="0"/>
<pin id="828" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_5/24 "/>
</bind>
</comp>

<comp id="830" class="1004" name="trunc_ln80_6_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="128" slack="0"/>
<pin id="832" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_6/24 "/>
</bind>
</comp>

<comp id="834" class="1004" name="trunc_ln80_7_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="128" slack="0"/>
<pin id="836" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_7/24 "/>
</bind>
</comp>

<comp id="838" class="1004" name="add_ln80_18_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="128" slack="0"/>
<pin id="840" dir="0" index="1" bw="128" slack="0"/>
<pin id="841" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_18/24 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln80_20_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="128" slack="0"/>
<pin id="846" dir="0" index="1" bw="128" slack="0"/>
<pin id="847" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_20/24 "/>
</bind>
</comp>

<comp id="850" class="1004" name="add_ln80_21_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="128" slack="0"/>
<pin id="852" dir="0" index="1" bw="128" slack="0"/>
<pin id="853" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_21/24 "/>
</bind>
</comp>

<comp id="856" class="1004" name="add_ln80_22_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="128" slack="0"/>
<pin id="858" dir="0" index="1" bw="128" slack="0"/>
<pin id="859" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_22/24 "/>
</bind>
</comp>

<comp id="862" class="1004" name="trunc_ln80_9_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="128" slack="0"/>
<pin id="864" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_9/24 "/>
</bind>
</comp>

<comp id="866" class="1004" name="trunc_ln80_10_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="128" slack="0"/>
<pin id="868" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_10/24 "/>
</bind>
</comp>

<comp id="870" class="1004" name="add_ln80_25_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="128" slack="0"/>
<pin id="872" dir="0" index="1" bw="128" slack="0"/>
<pin id="873" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_25/24 "/>
</bind>
</comp>

<comp id="876" class="1004" name="add_ln80_26_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="128" slack="0"/>
<pin id="878" dir="0" index="1" bw="128" slack="0"/>
<pin id="879" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_26/24 "/>
</bind>
</comp>

<comp id="882" class="1004" name="add_ln80_27_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="128" slack="0"/>
<pin id="884" dir="0" index="1" bw="128" slack="0"/>
<pin id="885" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_27/24 "/>
</bind>
</comp>

<comp id="888" class="1004" name="trunc_ln80_12_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="128" slack="0"/>
<pin id="890" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_12/24 "/>
</bind>
</comp>

<comp id="892" class="1004" name="trunc_ln80_13_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="128" slack="0"/>
<pin id="894" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_13/24 "/>
</bind>
</comp>

<comp id="896" class="1004" name="add_ln80_30_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="128" slack="0"/>
<pin id="898" dir="0" index="1" bw="128" slack="0"/>
<pin id="899" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_30/24 "/>
</bind>
</comp>

<comp id="902" class="1004" name="add_ln80_32_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="128" slack="0"/>
<pin id="904" dir="0" index="1" bw="128" slack="0"/>
<pin id="905" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_32/24 "/>
</bind>
</comp>

<comp id="908" class="1004" name="trunc_ln80_15_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="128" slack="0"/>
<pin id="910" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_15/24 "/>
</bind>
</comp>

<comp id="912" class="1004" name="trunc_ln80_16_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="128" slack="0"/>
<pin id="914" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_16/24 "/>
</bind>
</comp>

<comp id="916" class="1004" name="add_ln80_35_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="128" slack="0"/>
<pin id="918" dir="0" index="1" bw="128" slack="0"/>
<pin id="919" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_35/24 "/>
</bind>
</comp>

<comp id="922" class="1004" name="add_ln80_31_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="128" slack="0"/>
<pin id="924" dir="0" index="1" bw="128" slack="0"/>
<pin id="925" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_31/24 "/>
</bind>
</comp>

<comp id="928" class="1004" name="trunc_ln80_19_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="128" slack="0"/>
<pin id="930" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_19/24 "/>
</bind>
</comp>

<comp id="932" class="1004" name="add_ln80_33_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="128" slack="0"/>
<pin id="934" dir="0" index="1" bw="128" slack="0"/>
<pin id="935" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_33/24 "/>
</bind>
</comp>

<comp id="938" class="1004" name="trunc_ln80_21_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="128" slack="0"/>
<pin id="940" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_21/24 "/>
</bind>
</comp>

<comp id="942" class="1004" name="arr_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="128" slack="0"/>
<pin id="944" dir="0" index="1" bw="128" slack="0"/>
<pin id="945" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr/24 "/>
</bind>
</comp>

<comp id="948" class="1004" name="trunc_ln87_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="128" slack="0"/>
<pin id="950" dir="1" index="1" bw="58" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln87/24 "/>
</bind>
</comp>

<comp id="952" class="1004" name="trunc_ln87_2_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="70" slack="0"/>
<pin id="954" dir="0" index="1" bw="128" slack="0"/>
<pin id="955" dir="0" index="2" bw="7" slack="0"/>
<pin id="956" dir="0" index="3" bw="8" slack="0"/>
<pin id="957" dir="1" index="4" bw="70" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln87_2/24 "/>
</bind>
</comp>

<comp id="962" class="1004" name="trunc_ln88_2_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="58" slack="0"/>
<pin id="964" dir="0" index="1" bw="128" slack="0"/>
<pin id="965" dir="0" index="2" bw="7" slack="0"/>
<pin id="966" dir="0" index="3" bw="8" slack="0"/>
<pin id="967" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln88_2/24 "/>
</bind>
</comp>

<comp id="972" class="1004" name="add_6234_loc_load_load_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="128" slack="24"/>
<pin id="974" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_6234_loc_load/25 "/>
</bind>
</comp>

<comp id="975" class="1004" name="add_5233_loc_load_load_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="128" slack="24"/>
<pin id="977" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_5233_loc_load/25 "/>
</bind>
</comp>

<comp id="978" class="1004" name="add_4232_loc_load_load_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="128" slack="24"/>
<pin id="980" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_4232_loc_load/25 "/>
</bind>
</comp>

<comp id="981" class="1004" name="add_3213231_loc_load_load_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="128" slack="24"/>
<pin id="983" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_3213231_loc_load/25 "/>
</bind>
</comp>

<comp id="984" class="1004" name="add_ln80_2_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="128" slack="1"/>
<pin id="986" dir="0" index="1" bw="128" slack="1"/>
<pin id="987" dir="1" index="2" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_2/25 "/>
</bind>
</comp>

<comp id="988" class="1004" name="add_ln80_5_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="128" slack="1"/>
<pin id="990" dir="0" index="1" bw="128" slack="1"/>
<pin id="991" dir="1" index="2" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_5/25 "/>
</bind>
</comp>

<comp id="992" class="1004" name="add_ln80_7_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="58" slack="1"/>
<pin id="994" dir="0" index="1" bw="58" slack="1"/>
<pin id="995" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_7/25 "/>
</bind>
</comp>

<comp id="996" class="1004" name="add_ln80_8_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="58" slack="1"/>
<pin id="998" dir="0" index="1" bw="58" slack="1"/>
<pin id="999" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_8/25 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="add_ln80_15_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="128" slack="1"/>
<pin id="1002" dir="0" index="1" bw="128" slack="1"/>
<pin id="1003" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_15/25 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="add_ln80_16_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="58" slack="1"/>
<pin id="1006" dir="0" index="1" bw="58" slack="1"/>
<pin id="1007" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_16/25 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="add_ln80_24_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="128" slack="1"/>
<pin id="1010" dir="0" index="1" bw="128" slack="1"/>
<pin id="1011" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_24/25 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="trunc_ln80_14_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="128" slack="0"/>
<pin id="1014" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_14/25 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="add_ln80_29_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="58" slack="1"/>
<pin id="1018" dir="0" index="1" bw="58" slack="1"/>
<pin id="1019" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_29/25 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="add_ln80_28_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="128" slack="1"/>
<pin id="1022" dir="0" index="1" bw="128" slack="1"/>
<pin id="1023" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_28/25 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="trunc_ln80_17_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="128" slack="0"/>
<pin id="1026" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_17/25 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="add_ln80_34_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="58" slack="1"/>
<pin id="1030" dir="0" index="1" bw="58" slack="1"/>
<pin id="1031" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_34/25 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="trunc_ln80_18_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="128" slack="0"/>
<pin id="1034" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_18/25 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="trunc_ln80_20_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="128" slack="0"/>
<pin id="1038" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_20/25 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="sext_ln87_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="70" slack="1"/>
<pin id="1042" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87/25 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="add_ln87_8_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="128" slack="0"/>
<pin id="1045" dir="0" index="1" bw="70" slack="0"/>
<pin id="1046" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_8/25 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="add_ln87_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="128" slack="0"/>
<pin id="1051" dir="0" index="1" bw="128" slack="1"/>
<pin id="1052" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/25 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="trunc_ln87_3_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="70" slack="0"/>
<pin id="1056" dir="0" index="1" bw="128" slack="0"/>
<pin id="1057" dir="0" index="2" bw="7" slack="0"/>
<pin id="1058" dir="0" index="3" bw="8" slack="0"/>
<pin id="1059" dir="1" index="4" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln87_3/25 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="sext_ln87_1_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="70" slack="0"/>
<pin id="1066" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_1/25 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="add_ln87_9_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="128" slack="0"/>
<pin id="1070" dir="0" index="1" bw="70" slack="0"/>
<pin id="1071" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_9/25 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="add_ln87_1_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="128" slack="0"/>
<pin id="1076" dir="0" index="1" bw="128" slack="1"/>
<pin id="1077" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_1/25 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="trunc_ln87_4_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="70" slack="0"/>
<pin id="1081" dir="0" index="1" bw="128" slack="0"/>
<pin id="1082" dir="0" index="2" bw="7" slack="0"/>
<pin id="1083" dir="0" index="3" bw="8" slack="0"/>
<pin id="1084" dir="1" index="4" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln87_4/25 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="sext_ln87_2_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="70" slack="0"/>
<pin id="1091" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_2/25 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="add_ln87_10_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="128" slack="0"/>
<pin id="1095" dir="0" index="1" bw="70" slack="0"/>
<pin id="1096" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_10/25 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="add_ln87_2_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="128" slack="0"/>
<pin id="1101" dir="0" index="1" bw="128" slack="0"/>
<pin id="1102" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_2/25 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="trunc_ln87_5_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="70" slack="0"/>
<pin id="1107" dir="0" index="1" bw="128" slack="0"/>
<pin id="1108" dir="0" index="2" bw="7" slack="0"/>
<pin id="1109" dir="0" index="3" bw="8" slack="0"/>
<pin id="1110" dir="1" index="4" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln87_5/25 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="sext_ln87_3_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="70" slack="0"/>
<pin id="1117" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_3/25 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="add_ln87_11_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="128" slack="0"/>
<pin id="1121" dir="0" index="1" bw="70" slack="0"/>
<pin id="1122" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_11/25 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="add_ln87_3_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="128" slack="0"/>
<pin id="1127" dir="0" index="1" bw="128" slack="0"/>
<pin id="1128" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_3/25 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="trunc_ln87_6_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="70" slack="0"/>
<pin id="1133" dir="0" index="1" bw="128" slack="0"/>
<pin id="1134" dir="0" index="2" bw="7" slack="0"/>
<pin id="1135" dir="0" index="3" bw="8" slack="0"/>
<pin id="1136" dir="1" index="4" bw="70" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln87_6/25 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="add_ln88_1_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="58" slack="0"/>
<pin id="1143" dir="0" index="1" bw="58" slack="1"/>
<pin id="1144" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_1/25 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="add_ln88_2_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="58" slack="0"/>
<pin id="1148" dir="0" index="1" bw="58" slack="1"/>
<pin id="1149" dir="1" index="2" bw="58" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_2/25 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="trunc_ln89_1_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="58" slack="0"/>
<pin id="1153" dir="0" index="1" bw="128" slack="0"/>
<pin id="1154" dir="0" index="2" bw="7" slack="0"/>
<pin id="1155" dir="0" index="3" bw="8" slack="0"/>
<pin id="1156" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln89_1/25 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="add_ln89_1_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="58" slack="0"/>
<pin id="1163" dir="0" index="1" bw="58" slack="0"/>
<pin id="1164" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/25 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="add_ln89_2_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="58" slack="0"/>
<pin id="1169" dir="0" index="1" bw="58" slack="1"/>
<pin id="1170" dir="1" index="2" bw="58" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_2/25 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="trunc_ln5_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="58" slack="0"/>
<pin id="1174" dir="0" index="1" bw="128" slack="0"/>
<pin id="1175" dir="0" index="2" bw="7" slack="0"/>
<pin id="1176" dir="0" index="3" bw="8" slack="0"/>
<pin id="1177" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/25 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="add_ln90_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="58" slack="0"/>
<pin id="1184" dir="0" index="1" bw="58" slack="0"/>
<pin id="1185" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/25 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="out1_w_3_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="58" slack="0"/>
<pin id="1190" dir="0" index="1" bw="58" slack="0"/>
<pin id="1191" dir="1" index="2" bw="58" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_3/25 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="trunc_ln6_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="58" slack="0"/>
<pin id="1196" dir="0" index="1" bw="128" slack="0"/>
<pin id="1197" dir="0" index="2" bw="7" slack="0"/>
<pin id="1198" dir="0" index="3" bw="8" slack="0"/>
<pin id="1199" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/25 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="add_ln91_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="58" slack="0"/>
<pin id="1206" dir="0" index="1" bw="58" slack="0"/>
<pin id="1207" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/25 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="out1_w_4_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="58" slack="0"/>
<pin id="1212" dir="0" index="1" bw="58" slack="0"/>
<pin id="1213" dir="1" index="2" bw="58" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_4/25 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="trunc_ln7_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="58" slack="0"/>
<pin id="1218" dir="0" index="1" bw="128" slack="0"/>
<pin id="1219" dir="0" index="2" bw="7" slack="0"/>
<pin id="1220" dir="0" index="3" bw="8" slack="0"/>
<pin id="1221" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/25 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="add_2198230_loc_load_load_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="128" slack="25"/>
<pin id="1228" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_2198230_loc_load/26 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="add_1183229_loc_load_load_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="128" slack="25"/>
<pin id="1231" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_1183229_loc_load/26 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="add228_loc_load_load_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="128" slack="25"/>
<pin id="1234" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add228_loc_load/26 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="trunc_ln80_4_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="128" slack="0"/>
<pin id="1237" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_4/26 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="add_ln80_9_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="58" slack="1"/>
<pin id="1241" dir="0" index="1" bw="58" slack="1"/>
<pin id="1242" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_9/26 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="add_ln80_13_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="128" slack="1"/>
<pin id="1245" dir="0" index="1" bw="128" slack="2"/>
<pin id="1246" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_13/26 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="trunc_ln80_8_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="128" slack="0"/>
<pin id="1249" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_8/26 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="add_ln80_17_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="58" slack="1"/>
<pin id="1253" dir="0" index="1" bw="58" slack="2"/>
<pin id="1254" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_17/26 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="add_ln80_19_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="128" slack="2"/>
<pin id="1257" dir="0" index="1" bw="128" slack="2"/>
<pin id="1258" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_19/26 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="trunc_ln80_11_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="128" slack="0"/>
<pin id="1261" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_11/26 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="add_ln80_23_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="58" slack="2"/>
<pin id="1265" dir="0" index="1" bw="58" slack="2"/>
<pin id="1266" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_23/26 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="sext_ln87_4_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="70" slack="1"/>
<pin id="1269" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_4/26 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="add_ln87_12_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="128" slack="0"/>
<pin id="1272" dir="0" index="1" bw="70" slack="0"/>
<pin id="1273" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_12/26 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="add_ln87_4_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="128" slack="0"/>
<pin id="1278" dir="0" index="1" bw="128" slack="0"/>
<pin id="1279" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_4/26 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="trunc_ln87_7_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="70" slack="0"/>
<pin id="1284" dir="0" index="1" bw="128" slack="0"/>
<pin id="1285" dir="0" index="2" bw="7" slack="0"/>
<pin id="1286" dir="0" index="3" bw="8" slack="0"/>
<pin id="1287" dir="1" index="4" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln87_7/26 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="sext_ln87_5_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="70" slack="0"/>
<pin id="1294" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_5/26 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="add_ln87_13_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="128" slack="0"/>
<pin id="1298" dir="0" index="1" bw="70" slack="0"/>
<pin id="1299" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_13/26 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="add_ln87_5_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="128" slack="0"/>
<pin id="1304" dir="0" index="1" bw="128" slack="0"/>
<pin id="1305" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_5/26 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="trunc_ln87_8_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="70" slack="0"/>
<pin id="1310" dir="0" index="1" bw="128" slack="0"/>
<pin id="1311" dir="0" index="2" bw="7" slack="0"/>
<pin id="1312" dir="0" index="3" bw="8" slack="0"/>
<pin id="1313" dir="1" index="4" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln87_8/26 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="sext_ln87_6_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="70" slack="0"/>
<pin id="1320" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_6/26 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="add_ln87_14_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="128" slack="0"/>
<pin id="1324" dir="0" index="1" bw="70" slack="0"/>
<pin id="1325" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_14/26 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="add_ln92_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="58" slack="0"/>
<pin id="1330" dir="0" index="1" bw="58" slack="1"/>
<pin id="1331" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/26 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="out1_w_5_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="58" slack="0"/>
<pin id="1335" dir="0" index="1" bw="58" slack="0"/>
<pin id="1336" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_5/26 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="trunc_ln8_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="58" slack="0"/>
<pin id="1341" dir="0" index="1" bw="128" slack="0"/>
<pin id="1342" dir="0" index="2" bw="7" slack="0"/>
<pin id="1343" dir="0" index="3" bw="8" slack="0"/>
<pin id="1344" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/26 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="add_ln93_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="58" slack="0"/>
<pin id="1351" dir="0" index="1" bw="58" slack="0"/>
<pin id="1352" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/26 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="out1_w_6_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="58" slack="0"/>
<pin id="1357" dir="0" index="1" bw="58" slack="0"/>
<pin id="1358" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_6/26 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="trunc_ln9_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="58" slack="0"/>
<pin id="1363" dir="0" index="1" bw="128" slack="0"/>
<pin id="1364" dir="0" index="2" bw="7" slack="0"/>
<pin id="1365" dir="0" index="3" bw="8" slack="0"/>
<pin id="1366" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/26 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="add_ln94_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="58" slack="0"/>
<pin id="1373" dir="0" index="1" bw="58" slack="0"/>
<pin id="1374" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/26 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="out1_w_7_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="58" slack="0"/>
<pin id="1379" dir="0" index="1" bw="58" slack="0"/>
<pin id="1380" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_7/26 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="sext_ln99_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="61" slack="25"/>
<pin id="1385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln99/26 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="mem_addr_2_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="64" slack="0"/>
<pin id="1388" dir="0" index="1" bw="64" slack="0"/>
<pin id="1389" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_2/26 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="add83_2226_loc_load_load_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="128" slack="26"/>
<pin id="1395" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add83_2226_loc_load/27 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="add_ln80_6_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="128" slack="2"/>
<pin id="1398" dir="0" index="1" bw="128" slack="2"/>
<pin id="1399" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_6/27 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="add_ln87_6_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="128" slack="1"/>
<pin id="1402" dir="0" index="1" bw="128" slack="0"/>
<pin id="1403" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_6/27 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="trunc_ln87_9_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="70" slack="0"/>
<pin id="1407" dir="0" index="1" bw="128" slack="0"/>
<pin id="1408" dir="0" index="2" bw="7" slack="0"/>
<pin id="1409" dir="0" index="3" bw="8" slack="0"/>
<pin id="1410" dir="1" index="4" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln87_9/27 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="sext_ln87_7_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="70" slack="0"/>
<pin id="1417" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_7/27 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="add_ln87_7_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="128" slack="0"/>
<pin id="1421" dir="0" index="1" bw="70" slack="0"/>
<pin id="1422" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_7/27 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="trunc_ln87_1_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="58" slack="0"/>
<pin id="1427" dir="0" index="1" bw="128" slack="0"/>
<pin id="1428" dir="0" index="2" bw="7" slack="0"/>
<pin id="1429" dir="0" index="3" bw="8" slack="0"/>
<pin id="1430" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln87_1/27 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="out1_w_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="58" slack="0"/>
<pin id="1437" dir="0" index="1" bw="58" slack="3"/>
<pin id="1438" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w/27 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="zext_ln88_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="58" slack="3"/>
<pin id="1443" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/27 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="trunc_ln3_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="71" slack="0"/>
<pin id="1446" dir="0" index="1" bw="128" slack="0"/>
<pin id="1447" dir="0" index="2" bw="7" slack="0"/>
<pin id="1448" dir="0" index="3" bw="8" slack="0"/>
<pin id="1449" dir="1" index="4" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/27 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="sext_ln88_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="71" slack="0"/>
<pin id="1456" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln88/27 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="add_ln88_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="71" slack="0"/>
<pin id="1460" dir="0" index="1" bw="58" slack="0"/>
<pin id="1461" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/27 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="trunc_ln88_1_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="14" slack="0"/>
<pin id="1466" dir="0" index="1" bw="72" slack="0"/>
<pin id="1467" dir="0" index="2" bw="7" slack="0"/>
<pin id="1468" dir="0" index="3" bw="8" slack="0"/>
<pin id="1469" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln88_1/27 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="sext_ln88_1_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="14" slack="0"/>
<pin id="1476" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln88_1/27 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="sext_ln88_2_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="14" slack="0"/>
<pin id="1480" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln88_2/27 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="out1_w_1_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="14" slack="0"/>
<pin id="1484" dir="0" index="1" bw="58" slack="2"/>
<pin id="1485" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_1/27 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="zext_ln89_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="58" slack="2"/>
<pin id="1490" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/27 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="add_ln89_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="14" slack="0"/>
<pin id="1493" dir="0" index="1" bw="58" slack="0"/>
<pin id="1494" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/27 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="tmp_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="2" slack="0"/>
<pin id="1499" dir="0" index="1" bw="60" slack="0"/>
<pin id="1500" dir="0" index="2" bw="7" slack="0"/>
<pin id="1501" dir="0" index="3" bw="7" slack="0"/>
<pin id="1502" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/27 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="sext_ln89_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="2" slack="0"/>
<pin id="1509" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89/27 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="zext_ln89_1_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="2" slack="0"/>
<pin id="1513" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_1/27 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="zext_ln89_2_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="58" slack="2"/>
<pin id="1517" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_2/27 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="out1_w_2_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="58" slack="0"/>
<pin id="1520" dir="0" index="1" bw="6" slack="0"/>
<pin id="1521" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_2/27 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="trunc_ln_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="57" slack="0"/>
<pin id="1527" dir="0" index="1" bw="128" slack="0"/>
<pin id="1528" dir="0" index="2" bw="7" slack="0"/>
<pin id="1529" dir="0" index="3" bw="8" slack="0"/>
<pin id="1530" dir="1" index="4" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/27 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="trunc_ln95_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="128" slack="0"/>
<pin id="1537" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln95/27 "/>
</bind>
</comp>

<comp id="1539" class="1004" name="out1_w_8_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="57" slack="0"/>
<pin id="1541" dir="0" index="1" bw="57" slack="0"/>
<pin id="1542" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_8/27 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="arg1_read_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="64" slack="21"/>
<pin id="1548" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="arg1_read "/>
</bind>
</comp>

<comp id="1551" class="1005" name="add83_2226_loc_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="128" slack="21"/>
<pin id="1553" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="add83_2226_loc "/>
</bind>
</comp>

<comp id="1557" class="1005" name="add228_loc_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="128" slack="21"/>
<pin id="1559" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="add228_loc "/>
</bind>
</comp>

<comp id="1563" class="1005" name="add_1183229_loc_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="128" slack="21"/>
<pin id="1565" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="add_1183229_loc "/>
</bind>
</comp>

<comp id="1569" class="1005" name="add_2198230_loc_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="128" slack="21"/>
<pin id="1571" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="add_2198230_loc "/>
</bind>
</comp>

<comp id="1575" class="1005" name="add_3213231_loc_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="128" slack="21"/>
<pin id="1577" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="add_3213231_loc "/>
</bind>
</comp>

<comp id="1581" class="1005" name="add_4232_loc_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="128" slack="21"/>
<pin id="1583" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="add_4232_loc "/>
</bind>
</comp>

<comp id="1587" class="1005" name="add_5233_loc_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="128" slack="21"/>
<pin id="1589" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="add_5233_loc "/>
</bind>
</comp>

<comp id="1593" class="1005" name="add_6234_loc_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="128" slack="21"/>
<pin id="1595" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="add_6234_loc "/>
</bind>
</comp>

<comp id="1599" class="1005" name="add_7235_loc_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="128" slack="21"/>
<pin id="1601" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="add_7235_loc "/>
</bind>
</comp>

<comp id="1605" class="1005" name="arg2_r_loc_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="64" slack="19"/>
<pin id="1607" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_loc "/>
</bind>
</comp>

<comp id="1611" class="1005" name="arg2_r_1_loc_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="64" slack="19"/>
<pin id="1613" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_1_loc "/>
</bind>
</comp>

<comp id="1617" class="1005" name="arg2_r_2_loc_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="64" slack="19"/>
<pin id="1619" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_2_loc "/>
</bind>
</comp>

<comp id="1623" class="1005" name="arg2_r_3_loc_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="64" slack="19"/>
<pin id="1625" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_3_loc "/>
</bind>
</comp>

<comp id="1629" class="1005" name="arg2_r_4_loc_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="64" slack="19"/>
<pin id="1631" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_4_loc "/>
</bind>
</comp>

<comp id="1635" class="1005" name="arg2_r_5_loc_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="64" slack="19"/>
<pin id="1637" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_5_loc "/>
</bind>
</comp>

<comp id="1641" class="1005" name="arg2_r_6_loc_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="64" slack="19"/>
<pin id="1643" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_6_loc "/>
</bind>
</comp>

<comp id="1647" class="1005" name="arg2_r_7_loc_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="64" slack="19"/>
<pin id="1649" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_7_loc "/>
</bind>
</comp>

<comp id="1653" class="1005" name="arg2_r_8_loc_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="63" slack="19"/>
<pin id="1655" dir="1" index="1" bw="63" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_8_loc "/>
</bind>
</comp>

<comp id="1659" class="1005" name="arg1_r_loc_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="64" slack="9"/>
<pin id="1661" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_loc "/>
</bind>
</comp>

<comp id="1665" class="1005" name="arg1_r_1_loc_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="64" slack="9"/>
<pin id="1667" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_1_loc "/>
</bind>
</comp>

<comp id="1671" class="1005" name="arg1_r_2_loc_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="64" slack="9"/>
<pin id="1673" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_2_loc "/>
</bind>
</comp>

<comp id="1677" class="1005" name="arg1_r_3_loc_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="64" slack="9"/>
<pin id="1679" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_3_loc "/>
</bind>
</comp>

<comp id="1683" class="1005" name="arg1_r_4_loc_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="64" slack="9"/>
<pin id="1685" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_4_loc "/>
</bind>
</comp>

<comp id="1689" class="1005" name="arg1_r_5_loc_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="64" slack="9"/>
<pin id="1691" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_5_loc "/>
</bind>
</comp>

<comp id="1695" class="1005" name="arg1_r_6_loc_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="64" slack="9"/>
<pin id="1697" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_6_loc "/>
</bind>
</comp>

<comp id="1701" class="1005" name="arg1_r_7_loc_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="64" slack="9"/>
<pin id="1703" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_7_loc "/>
</bind>
</comp>

<comp id="1707" class="1005" name="arg1_r_8_loc_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="64" slack="9"/>
<pin id="1709" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_8_loc "/>
</bind>
</comp>

<comp id="1713" class="1005" name="trunc_ln22_1_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="61" slack="1"/>
<pin id="1715" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22_1 "/>
</bind>
</comp>

<comp id="1719" class="1005" name="trunc_ln29_1_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="61" slack="11"/>
<pin id="1721" dir="1" index="1" bw="61" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln29_1 "/>
</bind>
</comp>

<comp id="1726" class="1005" name="trunc_ln99_1_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="61" slack="25"/>
<pin id="1728" dir="1" index="1" bw="61" slack="25"/>
</pin_list>
<bind>
<opset="trunc_ln99_1 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="mem_addr_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="64" slack="1"/>
<pin id="1734" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="1737" class="1005" name="mem_addr_1_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="64" slack="1"/>
<pin id="1739" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1 "/>
</bind>
</comp>

<comp id="1790" class="1005" name="empty_33_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="63" slack="1"/>
<pin id="1792" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty_33 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="empty_34_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="63" slack="1"/>
<pin id="1797" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty_34 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="empty_35_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="63" slack="1"/>
<pin id="1802" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="1805" class="1005" name="empty_36_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="63" slack="1"/>
<pin id="1807" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="1810" class="1005" name="empty_37_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="63" slack="1"/>
<pin id="1812" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="1815" class="1005" name="empty_38_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="63" slack="1"/>
<pin id="1817" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty_38 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="empty_39_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="63" slack="1"/>
<pin id="1822" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty_39 "/>
</bind>
</comp>

<comp id="1825" class="1005" name="mul_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="64" slack="1"/>
<pin id="1827" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1830" class="1005" name="add_ln80_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="128" slack="1"/>
<pin id="1832" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80 "/>
</bind>
</comp>

<comp id="1835" class="1005" name="add_ln80_1_reg_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="128" slack="1"/>
<pin id="1837" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80_1 "/>
</bind>
</comp>

<comp id="1840" class="1005" name="trunc_ln80_reg_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="58" slack="1"/>
<pin id="1842" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln80 "/>
</bind>
</comp>

<comp id="1845" class="1005" name="trunc_ln80_1_reg_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="58" slack="1"/>
<pin id="1847" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln80_1 "/>
</bind>
</comp>

<comp id="1850" class="1005" name="add_ln80_3_reg_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="128" slack="1"/>
<pin id="1852" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80_3 "/>
</bind>
</comp>

<comp id="1855" class="1005" name="add_ln80_4_reg_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="128" slack="1"/>
<pin id="1857" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80_4 "/>
</bind>
</comp>

<comp id="1860" class="1005" name="trunc_ln80_2_reg_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="58" slack="1"/>
<pin id="1862" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln80_2 "/>
</bind>
</comp>

<comp id="1865" class="1005" name="trunc_ln80_3_reg_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="58" slack="1"/>
<pin id="1867" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln80_3 "/>
</bind>
</comp>

<comp id="1870" class="1005" name="add_ln80_11_reg_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="128" slack="2"/>
<pin id="1872" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="add_ln80_11 "/>
</bind>
</comp>

<comp id="1875" class="1005" name="add_ln80_12_reg_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="128" slack="1"/>
<pin id="1877" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80_12 "/>
</bind>
</comp>

<comp id="1880" class="1005" name="add_ln80_14_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="128" slack="1"/>
<pin id="1882" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80_14 "/>
</bind>
</comp>

<comp id="1885" class="1005" name="trunc_ln80_5_reg_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="58" slack="1"/>
<pin id="1887" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln80_5 "/>
</bind>
</comp>

<comp id="1890" class="1005" name="trunc_ln80_6_reg_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="58" slack="1"/>
<pin id="1892" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln80_6 "/>
</bind>
</comp>

<comp id="1895" class="1005" name="trunc_ln80_7_reg_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="58" slack="2"/>
<pin id="1897" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln80_7 "/>
</bind>
</comp>

<comp id="1900" class="1005" name="add_ln80_20_reg_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="128" slack="2"/>
<pin id="1902" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="add_ln80_20 "/>
</bind>
</comp>

<comp id="1905" class="1005" name="add_ln80_22_reg_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="128" slack="2"/>
<pin id="1907" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="add_ln80_22 "/>
</bind>
</comp>

<comp id="1910" class="1005" name="trunc_ln80_9_reg_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="58" slack="2"/>
<pin id="1912" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln80_9 "/>
</bind>
</comp>

<comp id="1915" class="1005" name="trunc_ln80_10_reg_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="58" slack="2"/>
<pin id="1917" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln80_10 "/>
</bind>
</comp>

<comp id="1920" class="1005" name="add_ln80_25_reg_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="128" slack="1"/>
<pin id="1922" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80_25 "/>
</bind>
</comp>

<comp id="1925" class="1005" name="add_ln80_27_reg_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="128" slack="1"/>
<pin id="1927" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80_27 "/>
</bind>
</comp>

<comp id="1930" class="1005" name="trunc_ln80_12_reg_1930">
<pin_list>
<pin id="1931" dir="0" index="0" bw="58" slack="1"/>
<pin id="1932" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln80_12 "/>
</bind>
</comp>

<comp id="1935" class="1005" name="trunc_ln80_13_reg_1935">
<pin_list>
<pin id="1936" dir="0" index="0" bw="58" slack="1"/>
<pin id="1937" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln80_13 "/>
</bind>
</comp>

<comp id="1940" class="1005" name="add_ln80_30_reg_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="128" slack="1"/>
<pin id="1942" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80_30 "/>
</bind>
</comp>

<comp id="1945" class="1005" name="add_ln80_32_reg_1945">
<pin_list>
<pin id="1946" dir="0" index="0" bw="128" slack="1"/>
<pin id="1947" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80_32 "/>
</bind>
</comp>

<comp id="1950" class="1005" name="trunc_ln80_15_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="58" slack="1"/>
<pin id="1952" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln80_15 "/>
</bind>
</comp>

<comp id="1955" class="1005" name="trunc_ln80_16_reg_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="58" slack="1"/>
<pin id="1957" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln80_16 "/>
</bind>
</comp>

<comp id="1960" class="1005" name="add_ln80_31_reg_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="128" slack="1"/>
<pin id="1962" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80_31 "/>
</bind>
</comp>

<comp id="1965" class="1005" name="trunc_ln80_19_reg_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="58" slack="1"/>
<pin id="1967" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln80_19 "/>
</bind>
</comp>

<comp id="1970" class="1005" name="add_ln80_33_reg_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="128" slack="1"/>
<pin id="1972" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80_33 "/>
</bind>
</comp>

<comp id="1975" class="1005" name="trunc_ln80_21_reg_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="58" slack="1"/>
<pin id="1977" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln80_21 "/>
</bind>
</comp>

<comp id="1980" class="1005" name="trunc_ln87_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="58" slack="3"/>
<pin id="1982" dir="1" index="1" bw="58" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln87 "/>
</bind>
</comp>

<comp id="1986" class="1005" name="trunc_ln87_2_reg_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="70" slack="1"/>
<pin id="1988" dir="1" index="1" bw="70" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln87_2 "/>
</bind>
</comp>

<comp id="1991" class="1005" name="trunc_ln88_2_reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="58" slack="1"/>
<pin id="1993" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln88_2 "/>
</bind>
</comp>

<comp id="1996" class="1005" name="add_ln80_2_reg_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="128" slack="2"/>
<pin id="1998" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="add_ln80_2 "/>
</bind>
</comp>

<comp id="2001" class="1005" name="add_ln80_5_reg_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="128" slack="2"/>
<pin id="2003" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="add_ln80_5 "/>
</bind>
</comp>

<comp id="2006" class="1005" name="add_ln80_7_reg_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="58" slack="1"/>
<pin id="2008" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80_7 "/>
</bind>
</comp>

<comp id="2011" class="1005" name="add_ln80_8_reg_2011">
<pin_list>
<pin id="2012" dir="0" index="0" bw="58" slack="1"/>
<pin id="2013" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80_8 "/>
</bind>
</comp>

<comp id="2016" class="1005" name="add_ln80_15_reg_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="128" slack="1"/>
<pin id="2018" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80_15 "/>
</bind>
</comp>

<comp id="2021" class="1005" name="add_ln80_16_reg_2021">
<pin_list>
<pin id="2022" dir="0" index="0" bw="58" slack="1"/>
<pin id="2023" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80_16 "/>
</bind>
</comp>

<comp id="2026" class="1005" name="trunc_ln87_6_reg_2026">
<pin_list>
<pin id="2027" dir="0" index="0" bw="70" slack="1"/>
<pin id="2028" dir="1" index="1" bw="70" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln87_6 "/>
</bind>
</comp>

<comp id="2031" class="1005" name="add_ln88_2_reg_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="58" slack="2"/>
<pin id="2033" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opset="add_ln88_2 "/>
</bind>
</comp>

<comp id="2037" class="1005" name="add_ln89_2_reg_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="58" slack="2"/>
<pin id="2039" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opset="add_ln89_2 "/>
</bind>
</comp>

<comp id="2042" class="1005" name="out1_w_3_reg_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="58" slack="2"/>
<pin id="2044" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opset="out1_w_3 "/>
</bind>
</comp>

<comp id="2047" class="1005" name="out1_w_4_reg_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="58" slack="2"/>
<pin id="2049" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opset="out1_w_4 "/>
</bind>
</comp>

<comp id="2052" class="1005" name="trunc_ln7_reg_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="58" slack="1"/>
<pin id="2054" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="2057" class="1005" name="add_ln87_14_reg_2057">
<pin_list>
<pin id="2058" dir="0" index="0" bw="128" slack="1"/>
<pin id="2059" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln87_14 "/>
</bind>
</comp>

<comp id="2062" class="1005" name="out1_w_5_reg_2062">
<pin_list>
<pin id="2063" dir="0" index="0" bw="58" slack="1"/>
<pin id="2064" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_5 "/>
</bind>
</comp>

<comp id="2067" class="1005" name="out1_w_6_reg_2067">
<pin_list>
<pin id="2068" dir="0" index="0" bw="58" slack="1"/>
<pin id="2069" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_6 "/>
</bind>
</comp>

<comp id="2072" class="1005" name="out1_w_7_reg_2072">
<pin_list>
<pin id="2073" dir="0" index="0" bw="58" slack="1"/>
<pin id="2074" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_7 "/>
</bind>
</comp>

<comp id="2077" class="1005" name="mem_addr_2_reg_2077">
<pin_list>
<pin id="2078" dir="0" index="0" bw="64" slack="3"/>
<pin id="2079" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="mem_addr_2 "/>
</bind>
</comp>

<comp id="2082" class="1005" name="out1_w_reg_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="58" slack="1"/>
<pin id="2084" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="out1_w "/>
</bind>
</comp>

<comp id="2087" class="1005" name="out1_w_1_reg_2087">
<pin_list>
<pin id="2088" dir="0" index="0" bw="58" slack="1"/>
<pin id="2089" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_1 "/>
</bind>
</comp>

<comp id="2092" class="1005" name="out1_w_2_reg_2092">
<pin_list>
<pin id="2093" dir="0" index="0" bw="59" slack="1"/>
<pin id="2094" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_2 "/>
</bind>
</comp>

<comp id="2097" class="1005" name="out1_w_8_reg_2097">
<pin_list>
<pin id="2098" dir="0" index="0" bw="57" slack="1"/>
<pin id="2099" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="4" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="8" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="2" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="18" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="20" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="249"><net_src comp="64" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="265"><net_src comp="0" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="280"><net_src comp="24" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="0" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="310"><net_src comp="30" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="0" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="334"><net_src comp="62" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="335"><net_src comp="0" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="486"><net_src comp="12" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="216" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="14" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="489"><net_src comp="16" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="496"><net_src comp="12" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="210" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="14" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="16" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="506"><net_src comp="12" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="222" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="14" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="16" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="517"><net_src comp="0" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="510" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="519"><net_src comp="513" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="527"><net_src comp="0" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="520" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="529"><net_src comp="523" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="533"><net_src comp="530" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="537"><net_src comp="534" pin="1"/><net_sink comp="282" pin=12"/></net>

<net id="541"><net_src comp="538" pin="1"/><net_sink comp="282" pin=14"/></net>

<net id="545"><net_src comp="542" pin="1"/><net_sink comp="282" pin=16"/></net>

<net id="549"><net_src comp="546" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="553"><net_src comp="550" pin="1"/><net_sink comp="282" pin=13"/></net>

<net id="557"><net_src comp="554" pin="1"/><net_sink comp="282" pin=15"/></net>

<net id="561"><net_src comp="558" pin="1"/><net_sink comp="282" pin=17"/></net>

<net id="565"><net_src comp="562" pin="1"/><net_sink comp="282" pin=5"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="282" pin=11"/></net>

<net id="595"><net_src comp="581" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="282" pin=10"/></net>

<net id="600"><net_src comp="578" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="282" pin=9"/></net>

<net id="605"><net_src comp="575" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="282" pin=8"/></net>

<net id="610"><net_src comp="572" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="282" pin=7"/></net>

<net id="615"><net_src comp="569" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="282" pin=6"/></net>

<net id="620"><net_src comp="566" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="282" pin=4"/></net>

<net id="627"><net_src comp="26" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="562" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="28" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="630"><net_src comp="622" pin="3"/><net_sink comp="282" pin=3"/></net>

<net id="643"><net_src comp="640" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="647"><net_src comp="644" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="652"><net_src comp="649" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="658"><net_src comp="655" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="665"><net_src comp="662" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="668"><net_src comp="662" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="669"><net_src comp="662" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="673"><net_src comp="670" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="676"><net_src comp="670" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="677"><net_src comp="670" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="678"><net_src comp="670" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="682"><net_src comp="679" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="685"><net_src comp="679" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="686"><net_src comp="679" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="687"><net_src comp="679" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="688"><net_src comp="679" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="692"><net_src comp="631" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="695"><net_src comp="689" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="696"><net_src comp="689" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="697"><net_src comp="689" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="698"><net_src comp="689" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="699"><net_src comp="689" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="700"><net_src comp="689" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="704"><net_src comp="634" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="708"><net_src comp="701" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="709"><net_src comp="701" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="710"><net_src comp="701" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="711"><net_src comp="701" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="712"><net_src comp="701" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="716"><net_src comp="713" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="719"><net_src comp="713" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="720"><net_src comp="713" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="721"><net_src comp="713" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="722"><net_src comp="713" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="726"><net_src comp="723" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="729"><net_src comp="723" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="730"><net_src comp="723" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="731"><net_src comp="723" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="735"><net_src comp="732" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="738"><net_src comp="732" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="739"><net_src comp="732" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="743"><net_src comp="740" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="750"><net_src comp="747" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="756"><net_src comp="753" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="761"><net_src comp="758" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="766"><net_src comp="436" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="444" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="424" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="408" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="762" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="768" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="364" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="388" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="336" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="448" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="782" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="788" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="440" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="412" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="802" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="428" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="368" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="392" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="340" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="452" pin="2"/><net_sink comp="820" pin=1"/></net>

<net id="829"><net_src comp="814" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="820" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="808" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="432" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="396" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="838" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="416" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="372" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="456" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="850" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="344" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="865"><net_src comp="844" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="856" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="874"><net_src comp="400" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="420" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="376" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="460" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="876" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="348" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="891"><net_src comp="870" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="882" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="900"><net_src comp="352" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="404" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="380" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="464" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="911"><net_src comp="896" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="902" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="920"><net_src comp="356" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="468" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="916" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="384" pin="2"/><net_sink comp="922" pin=1"/></net>

<net id="931"><net_src comp="922" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="936"><net_src comp="472" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="360" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="941"><net_src comp="932" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="946"><net_src comp="637" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="476" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="951"><net_src comp="942" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="958"><net_src comp="34" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="942" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="960"><net_src comp="36" pin="0"/><net_sink comp="952" pin=2"/></net>

<net id="961"><net_src comp="38" pin="0"/><net_sink comp="952" pin=3"/></net>

<net id="968"><net_src comp="40" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="969"><net_src comp="942" pin="2"/><net_sink comp="962" pin=1"/></net>

<net id="970"><net_src comp="36" pin="0"/><net_sink comp="962" pin=2"/></net>

<net id="971"><net_src comp="42" pin="0"/><net_sink comp="962" pin=3"/></net>

<net id="1015"><net_src comp="981" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1027"><net_src comp="978" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1035"><net_src comp="975" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1039"><net_src comp="972" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1047"><net_src comp="972" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1048"><net_src comp="1040" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1053"><net_src comp="1043" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1060"><net_src comp="34" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1061"><net_src comp="1049" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1062"><net_src comp="36" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1063"><net_src comp="38" pin="0"/><net_sink comp="1054" pin=3"/></net>

<net id="1067"><net_src comp="1054" pin="4"/><net_sink comp="1064" pin=0"/></net>

<net id="1072"><net_src comp="975" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="1064" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1078"><net_src comp="1068" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1085"><net_src comp="34" pin="0"/><net_sink comp="1079" pin=0"/></net>

<net id="1086"><net_src comp="1074" pin="2"/><net_sink comp="1079" pin=1"/></net>

<net id="1087"><net_src comp="36" pin="0"/><net_sink comp="1079" pin=2"/></net>

<net id="1088"><net_src comp="38" pin="0"/><net_sink comp="1079" pin=3"/></net>

<net id="1092"><net_src comp="1079" pin="4"/><net_sink comp="1089" pin=0"/></net>

<net id="1097"><net_src comp="978" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="1089" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1103"><net_src comp="1093" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="1020" pin="2"/><net_sink comp="1099" pin=1"/></net>

<net id="1111"><net_src comp="34" pin="0"/><net_sink comp="1105" pin=0"/></net>

<net id="1112"><net_src comp="1099" pin="2"/><net_sink comp="1105" pin=1"/></net>

<net id="1113"><net_src comp="36" pin="0"/><net_sink comp="1105" pin=2"/></net>

<net id="1114"><net_src comp="38" pin="0"/><net_sink comp="1105" pin=3"/></net>

<net id="1118"><net_src comp="1105" pin="4"/><net_sink comp="1115" pin=0"/></net>

<net id="1123"><net_src comp="981" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="1115" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1129"><net_src comp="1119" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="1008" pin="2"/><net_sink comp="1125" pin=1"/></net>

<net id="1137"><net_src comp="34" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1138"><net_src comp="1125" pin="2"/><net_sink comp="1131" pin=1"/></net>

<net id="1139"><net_src comp="36" pin="0"/><net_sink comp="1131" pin=2"/></net>

<net id="1140"><net_src comp="38" pin="0"/><net_sink comp="1131" pin=3"/></net>

<net id="1145"><net_src comp="1036" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1150"><net_src comp="1141" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1157"><net_src comp="40" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1158"><net_src comp="1049" pin="2"/><net_sink comp="1151" pin=1"/></net>

<net id="1159"><net_src comp="36" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1160"><net_src comp="42" pin="0"/><net_sink comp="1151" pin=3"/></net>

<net id="1165"><net_src comp="1032" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1166"><net_src comp="1151" pin="4"/><net_sink comp="1161" pin=1"/></net>

<net id="1171"><net_src comp="1161" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1178"><net_src comp="40" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1179"><net_src comp="1074" pin="2"/><net_sink comp="1172" pin=1"/></net>

<net id="1180"><net_src comp="36" pin="0"/><net_sink comp="1172" pin=2"/></net>

<net id="1181"><net_src comp="42" pin="0"/><net_sink comp="1172" pin=3"/></net>

<net id="1186"><net_src comp="1024" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="1172" pin="4"/><net_sink comp="1182" pin=1"/></net>

<net id="1192"><net_src comp="1182" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1193"><net_src comp="1028" pin="2"/><net_sink comp="1188" pin=1"/></net>

<net id="1200"><net_src comp="40" pin="0"/><net_sink comp="1194" pin=0"/></net>

<net id="1201"><net_src comp="1099" pin="2"/><net_sink comp="1194" pin=1"/></net>

<net id="1202"><net_src comp="36" pin="0"/><net_sink comp="1194" pin=2"/></net>

<net id="1203"><net_src comp="42" pin="0"/><net_sink comp="1194" pin=3"/></net>

<net id="1208"><net_src comp="1012" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="1194" pin="4"/><net_sink comp="1204" pin=1"/></net>

<net id="1214"><net_src comp="1204" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1215"><net_src comp="1016" pin="2"/><net_sink comp="1210" pin=1"/></net>

<net id="1222"><net_src comp="40" pin="0"/><net_sink comp="1216" pin=0"/></net>

<net id="1223"><net_src comp="1125" pin="2"/><net_sink comp="1216" pin=1"/></net>

<net id="1224"><net_src comp="36" pin="0"/><net_sink comp="1216" pin=2"/></net>

<net id="1225"><net_src comp="42" pin="0"/><net_sink comp="1216" pin=3"/></net>

<net id="1238"><net_src comp="1232" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1250"><net_src comp="1229" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1262"><net_src comp="1226" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1274"><net_src comp="1226" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1275"><net_src comp="1267" pin="1"/><net_sink comp="1270" pin=1"/></net>

<net id="1280"><net_src comp="1270" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1281"><net_src comp="1255" pin="2"/><net_sink comp="1276" pin=1"/></net>

<net id="1288"><net_src comp="34" pin="0"/><net_sink comp="1282" pin=0"/></net>

<net id="1289"><net_src comp="1276" pin="2"/><net_sink comp="1282" pin=1"/></net>

<net id="1290"><net_src comp="36" pin="0"/><net_sink comp="1282" pin=2"/></net>

<net id="1291"><net_src comp="38" pin="0"/><net_sink comp="1282" pin=3"/></net>

<net id="1295"><net_src comp="1282" pin="4"/><net_sink comp="1292" pin=0"/></net>

<net id="1300"><net_src comp="1229" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1301"><net_src comp="1292" pin="1"/><net_sink comp="1296" pin=1"/></net>

<net id="1306"><net_src comp="1296" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1307"><net_src comp="1243" pin="2"/><net_sink comp="1302" pin=1"/></net>

<net id="1314"><net_src comp="34" pin="0"/><net_sink comp="1308" pin=0"/></net>

<net id="1315"><net_src comp="1302" pin="2"/><net_sink comp="1308" pin=1"/></net>

<net id="1316"><net_src comp="36" pin="0"/><net_sink comp="1308" pin=2"/></net>

<net id="1317"><net_src comp="38" pin="0"/><net_sink comp="1308" pin=3"/></net>

<net id="1321"><net_src comp="1308" pin="4"/><net_sink comp="1318" pin=0"/></net>

<net id="1326"><net_src comp="1232" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1327"><net_src comp="1318" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1332"><net_src comp="1259" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1337"><net_src comp="1328" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1338"><net_src comp="1263" pin="2"/><net_sink comp="1333" pin=1"/></net>

<net id="1345"><net_src comp="40" pin="0"/><net_sink comp="1339" pin=0"/></net>

<net id="1346"><net_src comp="1276" pin="2"/><net_sink comp="1339" pin=1"/></net>

<net id="1347"><net_src comp="36" pin="0"/><net_sink comp="1339" pin=2"/></net>

<net id="1348"><net_src comp="42" pin="0"/><net_sink comp="1339" pin=3"/></net>

<net id="1353"><net_src comp="1247" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1354"><net_src comp="1339" pin="4"/><net_sink comp="1349" pin=1"/></net>

<net id="1359"><net_src comp="1349" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1360"><net_src comp="1251" pin="2"/><net_sink comp="1355" pin=1"/></net>

<net id="1367"><net_src comp="40" pin="0"/><net_sink comp="1361" pin=0"/></net>

<net id="1368"><net_src comp="1302" pin="2"/><net_sink comp="1361" pin=1"/></net>

<net id="1369"><net_src comp="36" pin="0"/><net_sink comp="1361" pin=2"/></net>

<net id="1370"><net_src comp="42" pin="0"/><net_sink comp="1361" pin=3"/></net>

<net id="1375"><net_src comp="1235" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1376"><net_src comp="1361" pin="4"/><net_sink comp="1371" pin=1"/></net>

<net id="1381"><net_src comp="1371" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1382"><net_src comp="1239" pin="2"/><net_sink comp="1377" pin=1"/></net>

<net id="1390"><net_src comp="0" pin="0"/><net_sink comp="1386" pin=0"/></net>

<net id="1391"><net_src comp="1383" pin="1"/><net_sink comp="1386" pin=1"/></net>

<net id="1392"><net_src comp="1386" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="1404"><net_src comp="1396" pin="2"/><net_sink comp="1400" pin=1"/></net>

<net id="1411"><net_src comp="34" pin="0"/><net_sink comp="1405" pin=0"/></net>

<net id="1412"><net_src comp="1400" pin="2"/><net_sink comp="1405" pin=1"/></net>

<net id="1413"><net_src comp="36" pin="0"/><net_sink comp="1405" pin=2"/></net>

<net id="1414"><net_src comp="38" pin="0"/><net_sink comp="1405" pin=3"/></net>

<net id="1418"><net_src comp="1405" pin="4"/><net_sink comp="1415" pin=0"/></net>

<net id="1423"><net_src comp="1393" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1424"><net_src comp="1415" pin="1"/><net_sink comp="1419" pin=1"/></net>

<net id="1431"><net_src comp="40" pin="0"/><net_sink comp="1425" pin=0"/></net>

<net id="1432"><net_src comp="1419" pin="2"/><net_sink comp="1425" pin=1"/></net>

<net id="1433"><net_src comp="46" pin="0"/><net_sink comp="1425" pin=2"/></net>

<net id="1434"><net_src comp="48" pin="0"/><net_sink comp="1425" pin=3"/></net>

<net id="1439"><net_src comp="1425" pin="4"/><net_sink comp="1435" pin=0"/></net>

<net id="1440"><net_src comp="1435" pin="2"/><net_sink comp="320" pin=3"/></net>

<net id="1450"><net_src comp="50" pin="0"/><net_sink comp="1444" pin=0"/></net>

<net id="1451"><net_src comp="1419" pin="2"/><net_sink comp="1444" pin=1"/></net>

<net id="1452"><net_src comp="46" pin="0"/><net_sink comp="1444" pin=2"/></net>

<net id="1453"><net_src comp="38" pin="0"/><net_sink comp="1444" pin=3"/></net>

<net id="1457"><net_src comp="1444" pin="4"/><net_sink comp="1454" pin=0"/></net>

<net id="1462"><net_src comp="1454" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1463"><net_src comp="1441" pin="1"/><net_sink comp="1458" pin=1"/></net>

<net id="1470"><net_src comp="52" pin="0"/><net_sink comp="1464" pin=0"/></net>

<net id="1471"><net_src comp="1458" pin="2"/><net_sink comp="1464" pin=1"/></net>

<net id="1472"><net_src comp="36" pin="0"/><net_sink comp="1464" pin=2"/></net>

<net id="1473"><net_src comp="54" pin="0"/><net_sink comp="1464" pin=3"/></net>

<net id="1477"><net_src comp="1464" pin="4"/><net_sink comp="1474" pin=0"/></net>

<net id="1481"><net_src comp="1464" pin="4"/><net_sink comp="1478" pin=0"/></net>

<net id="1486"><net_src comp="1478" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1487"><net_src comp="1482" pin="2"/><net_sink comp="320" pin=4"/></net>

<net id="1495"><net_src comp="1474" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1496"><net_src comp="1488" pin="1"/><net_sink comp="1491" pin=1"/></net>

<net id="1503"><net_src comp="56" pin="0"/><net_sink comp="1497" pin=0"/></net>

<net id="1504"><net_src comp="1491" pin="2"/><net_sink comp="1497" pin=1"/></net>

<net id="1505"><net_src comp="36" pin="0"/><net_sink comp="1497" pin=2"/></net>

<net id="1506"><net_src comp="58" pin="0"/><net_sink comp="1497" pin=3"/></net>

<net id="1510"><net_src comp="1497" pin="4"/><net_sink comp="1507" pin=0"/></net>

<net id="1514"><net_src comp="1507" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="1522"><net_src comp="1515" pin="1"/><net_sink comp="1518" pin=0"/></net>

<net id="1523"><net_src comp="1511" pin="1"/><net_sink comp="1518" pin=1"/></net>

<net id="1524"><net_src comp="1518" pin="2"/><net_sink comp="320" pin=5"/></net>

<net id="1531"><net_src comp="60" pin="0"/><net_sink comp="1525" pin=0"/></net>

<net id="1532"><net_src comp="1400" pin="2"/><net_sink comp="1525" pin=1"/></net>

<net id="1533"><net_src comp="36" pin="0"/><net_sink comp="1525" pin=2"/></net>

<net id="1534"><net_src comp="48" pin="0"/><net_sink comp="1525" pin=3"/></net>

<net id="1538"><net_src comp="1393" pin="1"/><net_sink comp="1535" pin=0"/></net>

<net id="1543"><net_src comp="1535" pin="1"/><net_sink comp="1539" pin=0"/></net>

<net id="1544"><net_src comp="1525" pin="4"/><net_sink comp="1539" pin=1"/></net>

<net id="1545"><net_src comp="1539" pin="2"/><net_sink comp="320" pin=11"/></net>

<net id="1549"><net_src comp="216" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1554"><net_src comp="102" pin="1"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="311" pin=4"/></net>

<net id="1556"><net_src comp="1551" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1560"><net_src comp="106" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="282" pin=25"/></net>

<net id="1562"><net_src comp="1557" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1566"><net_src comp="110" pin="1"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="282" pin=24"/></net>

<net id="1568"><net_src comp="1563" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1572"><net_src comp="114" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="282" pin=23"/></net>

<net id="1574"><net_src comp="1569" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1578"><net_src comp="118" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="282" pin=22"/></net>

<net id="1580"><net_src comp="1575" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1584"><net_src comp="122" pin="1"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="282" pin=21"/></net>

<net id="1586"><net_src comp="1581" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1590"><net_src comp="126" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="282" pin=20"/></net>

<net id="1592"><net_src comp="1587" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1596"><net_src comp="130" pin="1"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="282" pin=19"/></net>

<net id="1598"><net_src comp="1593" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1602"><net_src comp="134" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="282" pin=18"/></net>

<net id="1604"><net_src comp="1599" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1608"><net_src comp="138" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="266" pin=11"/></net>

<net id="1610"><net_src comp="1605" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1614"><net_src comp="142" pin="1"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="266" pin=10"/></net>

<net id="1616"><net_src comp="1611" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1620"><net_src comp="146" pin="1"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="266" pin=9"/></net>

<net id="1622"><net_src comp="1617" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1626"><net_src comp="150" pin="1"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="266" pin=8"/></net>

<net id="1628"><net_src comp="1623" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1632"><net_src comp="154" pin="1"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="266" pin=7"/></net>

<net id="1634"><net_src comp="1629" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1638"><net_src comp="158" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="266" pin=6"/></net>

<net id="1640"><net_src comp="1635" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1644"><net_src comp="162" pin="1"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="266" pin=5"/></net>

<net id="1646"><net_src comp="1641" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1650"><net_src comp="166" pin="1"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="266" pin=4"/></net>

<net id="1652"><net_src comp="1647" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1656"><net_src comp="170" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="266" pin=3"/></net>

<net id="1658"><net_src comp="1653" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="1662"><net_src comp="174" pin="1"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="250" pin=11"/></net>

<net id="1664"><net_src comp="1659" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="1668"><net_src comp="178" pin="1"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="250" pin=10"/></net>

<net id="1670"><net_src comp="1665" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1674"><net_src comp="182" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="250" pin=9"/></net>

<net id="1676"><net_src comp="1671" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1680"><net_src comp="186" pin="1"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="250" pin=8"/></net>

<net id="1682"><net_src comp="1677" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1686"><net_src comp="190" pin="1"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="250" pin=7"/></net>

<net id="1688"><net_src comp="1683" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1692"><net_src comp="194" pin="1"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="250" pin=6"/></net>

<net id="1694"><net_src comp="1689" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1698"><net_src comp="198" pin="1"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="250" pin=5"/></net>

<net id="1700"><net_src comp="1695" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="1704"><net_src comp="202" pin="1"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="250" pin=4"/></net>

<net id="1706"><net_src comp="1701" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1710"><net_src comp="206" pin="1"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="250" pin=3"/></net>

<net id="1712"><net_src comp="1707" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1716"><net_src comp="480" pin="4"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1718"><net_src comp="1713" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="1722"><net_src comp="490" pin="4"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1724"><net_src comp="1719" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1725"><net_src comp="1719" pin="1"/><net_sink comp="311" pin=3"/></net>

<net id="1729"><net_src comp="500" pin="4"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1731"><net_src comp="1726" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1735"><net_src comp="513" pin="2"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="1740"><net_src comp="523" pin="2"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1793"><net_src comp="587" pin="1"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="282" pin=11"/></net>

<net id="1798"><net_src comp="592" pin="1"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="282" pin=10"/></net>

<net id="1803"><net_src comp="597" pin="1"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="282" pin=9"/></net>

<net id="1808"><net_src comp="602" pin="1"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="282" pin=8"/></net>

<net id="1813"><net_src comp="607" pin="1"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="282" pin=7"/></net>

<net id="1818"><net_src comp="612" pin="1"/><net_sink comp="1815" pin=0"/></net>

<net id="1819"><net_src comp="1815" pin="1"/><net_sink comp="282" pin=6"/></net>

<net id="1823"><net_src comp="617" pin="1"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="282" pin=4"/></net>

<net id="1828"><net_src comp="622" pin="3"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="282" pin=3"/></net>

<net id="1833"><net_src comp="762" pin="2"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="1838"><net_src comp="768" pin="2"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1843"><net_src comp="774" pin="1"/><net_sink comp="1840" pin=0"/></net>

<net id="1844"><net_src comp="1840" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1848"><net_src comp="778" pin="1"/><net_sink comp="1845" pin=0"/></net>

<net id="1849"><net_src comp="1845" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1853"><net_src comp="782" pin="2"/><net_sink comp="1850" pin=0"/></net>

<net id="1854"><net_src comp="1850" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1858"><net_src comp="788" pin="2"/><net_sink comp="1855" pin=0"/></net>

<net id="1859"><net_src comp="1855" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1863"><net_src comp="794" pin="1"/><net_sink comp="1860" pin=0"/></net>

<net id="1864"><net_src comp="1860" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1868"><net_src comp="798" pin="1"/><net_sink comp="1865" pin=0"/></net>

<net id="1869"><net_src comp="1865" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1873"><net_src comp="808" pin="2"/><net_sink comp="1870" pin=0"/></net>

<net id="1874"><net_src comp="1870" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1878"><net_src comp="814" pin="2"/><net_sink comp="1875" pin=0"/></net>

<net id="1879"><net_src comp="1875" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1883"><net_src comp="820" pin="2"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1888"><net_src comp="826" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1893"><net_src comp="830" pin="1"/><net_sink comp="1890" pin=0"/></net>

<net id="1894"><net_src comp="1890" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1898"><net_src comp="834" pin="1"/><net_sink comp="1895" pin=0"/></net>

<net id="1899"><net_src comp="1895" pin="1"/><net_sink comp="1251" pin=1"/></net>

<net id="1903"><net_src comp="844" pin="2"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="1908"><net_src comp="856" pin="2"/><net_sink comp="1905" pin=0"/></net>

<net id="1909"><net_src comp="1905" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1913"><net_src comp="862" pin="1"/><net_sink comp="1910" pin=0"/></net>

<net id="1914"><net_src comp="1910" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1918"><net_src comp="866" pin="1"/><net_sink comp="1915" pin=0"/></net>

<net id="1919"><net_src comp="1915" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1923"><net_src comp="870" pin="2"/><net_sink comp="1920" pin=0"/></net>

<net id="1924"><net_src comp="1920" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1928"><net_src comp="882" pin="2"/><net_sink comp="1925" pin=0"/></net>

<net id="1929"><net_src comp="1925" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1933"><net_src comp="888" pin="1"/><net_sink comp="1930" pin=0"/></net>

<net id="1934"><net_src comp="1930" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1938"><net_src comp="892" pin="1"/><net_sink comp="1935" pin=0"/></net>

<net id="1939"><net_src comp="1935" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1943"><net_src comp="896" pin="2"/><net_sink comp="1940" pin=0"/></net>

<net id="1944"><net_src comp="1940" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1948"><net_src comp="902" pin="2"/><net_sink comp="1945" pin=0"/></net>

<net id="1949"><net_src comp="1945" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1953"><net_src comp="908" pin="1"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1958"><net_src comp="912" pin="1"/><net_sink comp="1955" pin=0"/></net>

<net id="1959"><net_src comp="1955" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1963"><net_src comp="922" pin="2"/><net_sink comp="1960" pin=0"/></net>

<net id="1964"><net_src comp="1960" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1968"><net_src comp="928" pin="1"/><net_sink comp="1965" pin=0"/></net>

<net id="1969"><net_src comp="1965" pin="1"/><net_sink comp="1167" pin=1"/></net>

<net id="1973"><net_src comp="932" pin="2"/><net_sink comp="1970" pin=0"/></net>

<net id="1974"><net_src comp="1970" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1978"><net_src comp="938" pin="1"/><net_sink comp="1975" pin=0"/></net>

<net id="1979"><net_src comp="1975" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1983"><net_src comp="948" pin="1"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="1435" pin=1"/></net>

<net id="1985"><net_src comp="1980" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="1989"><net_src comp="952" pin="4"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1994"><net_src comp="962" pin="4"/><net_sink comp="1991" pin=0"/></net>

<net id="1995"><net_src comp="1991" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="1999"><net_src comp="984" pin="2"/><net_sink comp="1996" pin=0"/></net>

<net id="2000"><net_src comp="1996" pin="1"/><net_sink comp="1396" pin=1"/></net>

<net id="2004"><net_src comp="988" pin="2"/><net_sink comp="2001" pin=0"/></net>

<net id="2005"><net_src comp="2001" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="2009"><net_src comp="992" pin="2"/><net_sink comp="2006" pin=0"/></net>

<net id="2010"><net_src comp="2006" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="2014"><net_src comp="996" pin="2"/><net_sink comp="2011" pin=0"/></net>

<net id="2015"><net_src comp="2011" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="2019"><net_src comp="1000" pin="2"/><net_sink comp="2016" pin=0"/></net>

<net id="2020"><net_src comp="2016" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="2024"><net_src comp="1004" pin="2"/><net_sink comp="2021" pin=0"/></net>

<net id="2025"><net_src comp="2021" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="2029"><net_src comp="1131" pin="4"/><net_sink comp="2026" pin=0"/></net>

<net id="2030"><net_src comp="2026" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="2034"><net_src comp="1146" pin="2"/><net_sink comp="2031" pin=0"/></net>

<net id="2035"><net_src comp="2031" pin="1"/><net_sink comp="1482" pin=1"/></net>

<net id="2036"><net_src comp="2031" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="2040"><net_src comp="1167" pin="2"/><net_sink comp="2037" pin=0"/></net>

<net id="2041"><net_src comp="2037" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="2045"><net_src comp="1188" pin="2"/><net_sink comp="2042" pin=0"/></net>

<net id="2046"><net_src comp="2042" pin="1"/><net_sink comp="320" pin=6"/></net>

<net id="2050"><net_src comp="1210" pin="2"/><net_sink comp="2047" pin=0"/></net>

<net id="2051"><net_src comp="2047" pin="1"/><net_sink comp="320" pin=7"/></net>

<net id="2055"><net_src comp="1216" pin="4"/><net_sink comp="2052" pin=0"/></net>

<net id="2056"><net_src comp="2052" pin="1"/><net_sink comp="1328" pin=1"/></net>

<net id="2060"><net_src comp="1322" pin="2"/><net_sink comp="2057" pin=0"/></net>

<net id="2061"><net_src comp="2057" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="2065"><net_src comp="1333" pin="2"/><net_sink comp="2062" pin=0"/></net>

<net id="2066"><net_src comp="2062" pin="1"/><net_sink comp="320" pin=8"/></net>

<net id="2070"><net_src comp="1355" pin="2"/><net_sink comp="2067" pin=0"/></net>

<net id="2071"><net_src comp="2067" pin="1"/><net_sink comp="320" pin=9"/></net>

<net id="2075"><net_src comp="1377" pin="2"/><net_sink comp="2072" pin=0"/></net>

<net id="2076"><net_src comp="2072" pin="1"/><net_sink comp="320" pin=10"/></net>

<net id="2080"><net_src comp="1386" pin="2"/><net_sink comp="2077" pin=0"/></net>

<net id="2081"><net_src comp="2077" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="2085"><net_src comp="1435" pin="2"/><net_sink comp="2082" pin=0"/></net>

<net id="2086"><net_src comp="2082" pin="1"/><net_sink comp="320" pin=3"/></net>

<net id="2090"><net_src comp="1482" pin="2"/><net_sink comp="2087" pin=0"/></net>

<net id="2091"><net_src comp="2087" pin="1"/><net_sink comp="320" pin=4"/></net>

<net id="2095"><net_src comp="1518" pin="2"/><net_sink comp="2092" pin=0"/></net>

<net id="2096"><net_src comp="2092" pin="1"/><net_sink comp="320" pin=5"/></net>

<net id="2100"><net_src comp="1539" pin="2"/><net_sink comp="2097" pin=0"/></net>

<net id="2101"><net_src comp="2097" pin="1"/><net_sink comp="320" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {26 27 28 29 30 31 32 33 }
 - Input state : 
	Port: test : mem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
	Port: test : out1 | {1 }
	Port: test : arg1 | {1 }
	Port: test : arg2 | {1 }
  - Chain level:
	State 1
	State 2
		mem_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		mem_addr_1 : 1
		empty_32 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		empty_33 : 1
		empty_34 : 1
		empty_35 : 1
		empty_36 : 1
		empty_37 : 1
		empty_38 : 1
		empty_39 : 1
		mul : 1
		call_ln0 : 2
	State 23
	State 24
		zext_ln80_7 : 1
		zext_ln80_8 : 1
		mul_ln80 : 2
		mul_ln80_1 : 2
		mul_ln80_2 : 2
		mul_ln80_3 : 2
		mul_ln80_4 : 2
		mul_ln80_5 : 2
		mul_ln80_6 : 2
		mul_ln80_7 : 1
		mul_ln80_8 : 1
		mul_ln80_9 : 1
		mul_ln80_10 : 1
		mul_ln80_11 : 1
		mul_ln80_12 : 1
		mul_ln80_13 : 1
		mul_ln80_14 : 1
		mul_ln80_15 : 1
		mul_ln80_16 : 1
		mul_ln80_17 : 1
		mul_ln80_18 : 1
		mul_ln80_19 : 1
		mul_ln80_20 : 1
		mul_ln80_21 : 1
		mul_ln80_22 : 1
		mul_ln80_23 : 1
		mul_ln80_24 : 1
		mul_ln80_25 : 1
		mul_ln80_26 : 1
		mul_ln80_27 : 1
		mul_ln80_28 : 2
		add_ln80 : 2
		add_ln80_1 : 2
		trunc_ln80 : 3
		trunc_ln80_1 : 3
		add_ln80_3 : 2
		add_ln80_4 : 3
		trunc_ln80_2 : 3
		trunc_ln80_3 : 4
		mul_ln80_29 : 2
		add_ln80_10 : 2
		add_ln80_11 : 3
		add_ln80_12 : 2
		add_ln80_14 : 3
		trunc_ln80_5 : 3
		trunc_ln80_6 : 4
		trunc_ln80_7 : 4
		mul_ln80_30 : 2
		add_ln80_18 : 2
		add_ln80_20 : 3
		add_ln80_21 : 3
		add_ln80_22 : 4
		trunc_ln80_9 : 4
		trunc_ln80_10 : 5
		mul_ln80_31 : 2
		add_ln80_25 : 2
		add_ln80_26 : 3
		add_ln80_27 : 4
		trunc_ln80_12 : 3
		trunc_ln80_13 : 5
		mul_ln80_32 : 2
		add_ln80_30 : 3
		add_ln80_32 : 3
		trunc_ln80_15 : 4
		trunc_ln80_16 : 4
		mul_ln80_33 : 2
		add_ln80_35 : 3
		add_ln80_31 : 4
		trunc_ln80_19 : 5
		mul_ln80_34 : 2
		add_ln80_33 : 3
		trunc_ln80_21 : 4
		mul_ln80_35 : 2
		arr : 3
		trunc_ln87 : 4
		trunc_ln87_2 : 4
		trunc_ln88_2 : 4
	State 25
		trunc_ln80_14 : 1
		trunc_ln80_17 : 1
		trunc_ln80_18 : 1
		trunc_ln80_20 : 1
		add_ln87_8 : 1
		add_ln87 : 2
		trunc_ln87_3 : 3
		sext_ln87_1 : 4
		add_ln87_9 : 5
		add_ln87_1 : 6
		trunc_ln87_4 : 7
		sext_ln87_2 : 8
		add_ln87_10 : 9
		add_ln87_2 : 10
		trunc_ln87_5 : 11
		sext_ln87_3 : 12
		add_ln87_11 : 13
		add_ln87_3 : 14
		trunc_ln87_6 : 15
		add_ln88_1 : 2
		add_ln88_2 : 3
		trunc_ln89_1 : 3
		add_ln89_1 : 4
		add_ln89_2 : 5
		trunc_ln5 : 7
		add_ln90 : 8
		out1_w_3 : 9
		trunc_ln6 : 11
		add_ln91 : 12
		out1_w_4 : 13
		trunc_ln7 : 15
	State 26
		trunc_ln80_4 : 1
		trunc_ln80_8 : 1
		trunc_ln80_11 : 1
		add_ln87_12 : 1
		add_ln87_4 : 2
		trunc_ln87_7 : 3
		sext_ln87_5 : 4
		add_ln87_13 : 5
		add_ln87_5 : 6
		trunc_ln87_8 : 7
		sext_ln87_6 : 8
		add_ln87_14 : 9
		add_ln92 : 2
		out1_w_5 : 3
		trunc_ln8 : 3
		add_ln93 : 4
		out1_w_6 : 5
		trunc_ln9 : 7
		add_ln94 : 8
		out1_w_7 : 9
		mem_addr_2 : 1
		empty_40 : 2
	State 27
		add_ln87_6 : 1
		trunc_ln87_9 : 2
		sext_ln87_7 : 3
		add_ln87_7 : 4
		trunc_ln87_1 : 5
		out1_w : 6
		trunc_ln3 : 5
		sext_ln88 : 6
		add_ln88 : 7
		trunc_ln88_1 : 8
		sext_ln88_1 : 9
		sext_ln88_2 : 9
		out1_w_1 : 10
		add_ln89 : 10
		tmp : 11
		sext_ln89 : 12
		zext_ln89_1 : 13
		out1_w_2 : 14
		trunc_ln : 2
		trunc_ln95 : 1
		out1_w_8 : 3
		call_ln99 : 15
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |   grp_test_Pipeline_ARRAY_1_READ_fu_250  |    0    |    0    |   648   |    24   |
|          |   grp_test_Pipeline_ARRAY_2_READ_fu_266  |    0    |    0    |   649   |    24   |
|   call   | grp_test_Pipeline_VITIS_LOOP_36_1_fu_282 |   416   |    0    |   3903  |  10155  |
|          | grp_test_Pipeline_VITIS_LOOP_56_5_fu_311 |    16   |  3.514  |   1844  |   1098  |
|          |   grp_test_Pipeline_ARRAY_WRITE_fu_320   |    0    |    0    |   127   |    73   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              add_ln80_fu_762             |    0    |    0    |    0    |   135   |
|          |             add_ln80_1_fu_768            |    0    |    0    |    0    |   135   |
|          |             add_ln80_3_fu_782            |    0    |    0    |    0    |   135   |
|          |             add_ln80_4_fu_788            |    0    |    0    |    0    |   135   |
|          |            add_ln80_10_fu_802            |    0    |    0    |    0    |   128   |
|          |            add_ln80_11_fu_808            |    0    |    0    |    0    |   128   |
|          |            add_ln80_12_fu_814            |    0    |    0    |    0    |   135   |
|          |            add_ln80_14_fu_820            |    0    |    0    |    0    |   135   |
|          |            add_ln80_18_fu_838            |    0    |    0    |    0    |   128   |
|          |            add_ln80_20_fu_844            |    0    |    0    |    0    |   128   |
|          |            add_ln80_21_fu_850            |    0    |    0    |    0    |   128   |
|          |            add_ln80_22_fu_856            |    0    |    0    |    0    |   128   |
|          |            add_ln80_25_fu_870            |    0    |    0    |    0    |   135   |
|          |            add_ln80_26_fu_876            |    0    |    0    |    0    |   128   |
|          |            add_ln80_27_fu_882            |    0    |    0    |    0    |   128   |
|          |            add_ln80_30_fu_896            |    0    |    0    |    0    |   135   |
|          |            add_ln80_32_fu_902            |    0    |    0    |    0    |   135   |
|          |            add_ln80_35_fu_916            |    0    |    0    |    0    |   128   |
|          |            add_ln80_31_fu_922            |    0    |    0    |    0    |   128   |
|          |            add_ln80_33_fu_932            |    0    |    0    |    0    |   135   |
|          |                arr_fu_942                |    0    |    0    |    0    |   135   |
|          |             add_ln80_2_fu_984            |    0    |    0    |    0    |   135   |
|          |             add_ln80_5_fu_988            |    0    |    0    |    0    |   135   |
|          |             add_ln80_7_fu_992            |    0    |    0    |    0    |    65   |
|          |             add_ln80_8_fu_996            |    0    |    0    |    0    |    65   |
|          |            add_ln80_15_fu_1000           |    0    |    0    |    0    |   135   |
|          |            add_ln80_16_fu_1004           |    0    |    0    |    0    |    65   |
|          |            add_ln80_24_fu_1008           |    0    |    0    |    0    |   128   |
|          |            add_ln80_29_fu_1016           |    0    |    0    |    0    |    58   |
|          |            add_ln80_28_fu_1020           |    0    |    0    |    0    |   128   |
|          |            add_ln80_34_fu_1028           |    0    |    0    |    0    |    58   |
|          |            add_ln87_8_fu_1043            |    0    |    0    |    0    |   128   |
|          |             add_ln87_fu_1049             |    0    |    0    |    0    |   128   |
|          |            add_ln87_9_fu_1068            |    0    |    0    |    0    |   128   |
|          |            add_ln87_1_fu_1074            |    0    |    0    |    0    |   128   |
|    add   |            add_ln87_10_fu_1093           |    0    |    0    |    0    |   135   |
|          |            add_ln87_2_fu_1099            |    0    |    0    |    0    |   128   |
|          |            add_ln87_11_fu_1119           |    0    |    0    |    0    |   135   |
|          |            add_ln87_3_fu_1125            |    0    |    0    |    0    |   128   |
|          |            add_ln88_1_fu_1141            |    0    |    0    |    0    |    58   |
|          |            add_ln88_2_fu_1146            |    0    |    0    |    0    |    58   |
|          |            add_ln89_1_fu_1161            |    0    |    0    |    0    |    58   |
|          |            add_ln89_2_fu_1167            |    0    |    0    |    0    |    58   |
|          |             add_ln90_fu_1182             |    0    |    0    |    0    |    65   |
|          |             out1_w_3_fu_1188             |    0    |    0    |    0    |    58   |
|          |             add_ln91_fu_1204             |    0    |    0    |    0    |    65   |
|          |             out1_w_4_fu_1210             |    0    |    0    |    0    |    58   |
|          |            add_ln80_9_fu_1239            |    0    |    0    |    0    |    58   |
|          |            add_ln80_13_fu_1243           |    0    |    0    |    0    |   128   |
|          |            add_ln80_17_fu_1251           |    0    |    0    |    0    |    58   |
|          |            add_ln80_19_fu_1255           |    0    |    0    |    0    |   128   |
|          |            add_ln80_23_fu_1263           |    0    |    0    |    0    |    58   |
|          |            add_ln87_12_fu_1270           |    0    |    0    |    0    |   135   |
|          |            add_ln87_4_fu_1276            |    0    |    0    |    0    |   128   |
|          |            add_ln87_13_fu_1296           |    0    |    0    |    0    |   135   |
|          |            add_ln87_5_fu_1302            |    0    |    0    |    0    |   128   |
|          |            add_ln87_14_fu_1322           |    0    |    0    |    0    |   135   |
|          |             add_ln92_fu_1328             |    0    |    0    |    0    |    65   |
|          |             out1_w_5_fu_1333             |    0    |    0    |    0    |    58   |
|          |             add_ln93_fu_1349             |    0    |    0    |    0    |    65   |
|          |             out1_w_6_fu_1355             |    0    |    0    |    0    |    58   |
|          |             add_ln94_fu_1371             |    0    |    0    |    0    |    65   |
|          |             out1_w_7_fu_1377             |    0    |    0    |    0    |    58   |
|          |            add_ln80_6_fu_1396            |    0    |    0    |    0    |   128   |
|          |            add_ln87_6_fu_1400            |    0    |    0    |    0    |   128   |
|          |            add_ln87_7_fu_1419            |    0    |    0    |    0    |   135   |
|          |              out1_w_fu_1435              |    0    |    0    |    0    |    65   |
|          |             add_ln88_fu_1458             |    0    |    0    |    0    |    78   |
|          |             out1_w_1_fu_1482             |    0    |    0    |    0    |    65   |
|          |             add_ln89_fu_1491             |    0    |    0    |    0    |    65   |
|          |             out1_w_2_fu_1518             |    0    |    0    |    0    |    65   |
|          |             out1_w_8_fu_1539             |    0    |    0    |    0    |    64   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              mul_ln80_fu_336             |    16   |    0    |    0    |    46   |
|          |             mul_ln80_1_fu_340            |    16   |    0    |    0    |    46   |
|          |             mul_ln80_2_fu_344            |    16   |    0    |    0    |    46   |
|          |             mul_ln80_3_fu_348            |    16   |    0    |    0    |    46   |
|          |             mul_ln80_4_fu_352            |    16   |    0    |    0    |    46   |
|          |             mul_ln80_5_fu_356            |    16   |    0    |    0    |    46   |
|          |             mul_ln80_6_fu_360            |    16   |    0    |    0    |    46   |
|          |             mul_ln80_7_fu_364            |    16   |    0    |    0    |    46   |
|          |             mul_ln80_8_fu_368            |    16   |    0    |    0    |    46   |
|          |             mul_ln80_9_fu_372            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_10_fu_376            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_11_fu_380            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_12_fu_384            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_13_fu_388            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_14_fu_392            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_15_fu_396            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_16_fu_400            |    16   |    0    |    0    |    46   |
|    mul   |            mul_ln80_17_fu_404            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_18_fu_408            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_19_fu_412            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_20_fu_416            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_21_fu_420            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_22_fu_424            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_23_fu_428            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_24_fu_432            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_25_fu_436            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_26_fu_440            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_27_fu_444            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_28_fu_448            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_29_fu_452            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_30_fu_456            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_31_fu_460            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_32_fu_464            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_33_fu_468            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_34_fu_472            |    16   |    0    |    0    |    46   |
|          |            mul_ln80_35_fu_476            |    16   |    0    |    0    |    46   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |           arg2_read_read_fu_210          |    0    |    0    |    0    |    0    |
|   read   |           arg1_read_read_fu_216          |    0    |    0    |    0    |    0    |
|          |           out1_read_read_fu_222          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|  readreq |            grp_readreq_fu_228            |    0    |    0    |    0    |    0    |
|          |            grp_readreq_fu_235            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
| writeresp|           grp_writeresp_fu_242           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            trunc_ln22_1_fu_480           |    0    |    0    |    0    |    0    |
|          |            trunc_ln29_1_fu_490           |    0    |    0    |    0    |    0    |
|          |            trunc_ln99_1_fu_500           |    0    |    0    |    0    |    0    |
|          |            trunc_ln87_2_fu_952           |    0    |    0    |    0    |    0    |
|          |            trunc_ln88_2_fu_962           |    0    |    0    |    0    |    0    |
|          |           trunc_ln87_3_fu_1054           |    0    |    0    |    0    |    0    |
|          |           trunc_ln87_4_fu_1079           |    0    |    0    |    0    |    0    |
|          |           trunc_ln87_5_fu_1105           |    0    |    0    |    0    |    0    |
|          |           trunc_ln87_6_fu_1131           |    0    |    0    |    0    |    0    |
|          |           trunc_ln89_1_fu_1151           |    0    |    0    |    0    |    0    |
|          |             trunc_ln5_fu_1172            |    0    |    0    |    0    |    0    |
|partselect|             trunc_ln6_fu_1194            |    0    |    0    |    0    |    0    |
|          |             trunc_ln7_fu_1216            |    0    |    0    |    0    |    0    |
|          |           trunc_ln87_7_fu_1282           |    0    |    0    |    0    |    0    |
|          |           trunc_ln87_8_fu_1308           |    0    |    0    |    0    |    0    |
|          |             trunc_ln8_fu_1339            |    0    |    0    |    0    |    0    |
|          |             trunc_ln9_fu_1361            |    0    |    0    |    0    |    0    |
|          |           trunc_ln87_9_fu_1405           |    0    |    0    |    0    |    0    |
|          |           trunc_ln87_1_fu_1425           |    0    |    0    |    0    |    0    |
|          |             trunc_ln3_fu_1444            |    0    |    0    |    0    |    0    |
|          |           trunc_ln88_1_fu_1464           |    0    |    0    |    0    |    0    |
|          |                tmp_fu_1497               |    0    |    0    |    0    |    0    |
|          |             trunc_ln_fu_1525             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             sext_ln22_fu_510             |    0    |    0    |    0    |    0    |
|          |             sext_ln29_fu_520             |    0    |    0    |    0    |    0    |
|          |             sext_ln87_fu_1040            |    0    |    0    |    0    |    0    |
|          |            sext_ln87_1_fu_1064           |    0    |    0    |    0    |    0    |
|          |            sext_ln87_2_fu_1089           |    0    |    0    |    0    |    0    |
|          |            sext_ln87_3_fu_1115           |    0    |    0    |    0    |    0    |
|          |            sext_ln87_4_fu_1267           |    0    |    0    |    0    |    0    |
|   sext   |            sext_ln87_5_fu_1292           |    0    |    0    |    0    |    0    |
|          |            sext_ln87_6_fu_1318           |    0    |    0    |    0    |    0    |
|          |             sext_ln99_fu_1383            |    0    |    0    |    0    |    0    |
|          |            sext_ln87_7_fu_1415           |    0    |    0    |    0    |    0    |
|          |             sext_ln88_fu_1454            |    0    |    0    |    0    |    0    |
|          |            sext_ln88_1_fu_1474           |    0    |    0    |    0    |    0    |
|          |            sext_ln88_2_fu_1478           |    0    |    0    |    0    |    0    |
|          |             sext_ln89_fu_1507            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              empty_33_fu_587             |    0    |    0    |    0    |    0    |
|          |              empty_34_fu_592             |    0    |    0    |    0    |    0    |
|          |              empty_35_fu_597             |    0    |    0    |    0    |    0    |
|          |              empty_36_fu_602             |    0    |    0    |    0    |    0    |
|          |              empty_37_fu_607             |    0    |    0    |    0    |    0    |
|          |              empty_38_fu_612             |    0    |    0    |    0    |    0    |
|          |              empty_39_fu_617             |    0    |    0    |    0    |    0    |
|          |             trunc_ln80_fu_774            |    0    |    0    |    0    |    0    |
|          |            trunc_ln80_1_fu_778           |    0    |    0    |    0    |    0    |
|          |            trunc_ln80_2_fu_794           |    0    |    0    |    0    |    0    |
|          |            trunc_ln80_3_fu_798           |    0    |    0    |    0    |    0    |
|          |            trunc_ln80_5_fu_826           |    0    |    0    |    0    |    0    |
|          |            trunc_ln80_6_fu_830           |    0    |    0    |    0    |    0    |
|          |            trunc_ln80_7_fu_834           |    0    |    0    |    0    |    0    |
|          |            trunc_ln80_9_fu_862           |    0    |    0    |    0    |    0    |
|   trunc  |           trunc_ln80_10_fu_866           |    0    |    0    |    0    |    0    |
|          |           trunc_ln80_12_fu_888           |    0    |    0    |    0    |    0    |
|          |           trunc_ln80_13_fu_892           |    0    |    0    |    0    |    0    |
|          |           trunc_ln80_15_fu_908           |    0    |    0    |    0    |    0    |
|          |           trunc_ln80_16_fu_912           |    0    |    0    |    0    |    0    |
|          |           trunc_ln80_19_fu_928           |    0    |    0    |    0    |    0    |
|          |           trunc_ln80_21_fu_938           |    0    |    0    |    0    |    0    |
|          |             trunc_ln87_fu_948            |    0    |    0    |    0    |    0    |
|          |           trunc_ln80_14_fu_1012          |    0    |    0    |    0    |    0    |
|          |           trunc_ln80_17_fu_1024          |    0    |    0    |    0    |    0    |
|          |           trunc_ln80_18_fu_1032          |    0    |    0    |    0    |    0    |
|          |           trunc_ln80_20_fu_1036          |    0    |    0    |    0    |    0    |
|          |           trunc_ln80_4_fu_1235           |    0    |    0    |    0    |    0    |
|          |           trunc_ln80_8_fu_1247           |    0    |    0    |    0    |    0    |
|          |           trunc_ln80_11_fu_1259          |    0    |    0    |    0    |    0    |
|          |            trunc_ln95_fu_1535            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                mul_fu_622                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             zext_ln80_fu_640             |    0    |    0    |    0    |    0    |
|          |            zext_ln80_1_fu_644            |    0    |    0    |    0    |    0    |
|          |            zext_ln80_2_fu_649            |    0    |    0    |    0    |    0    |
|          |            zext_ln80_3_fu_655            |    0    |    0    |    0    |    0    |
|          |            zext_ln80_4_fu_662            |    0    |    0    |    0    |    0    |
|          |            zext_ln80_5_fu_670            |    0    |    0    |    0    |    0    |
|          |            zext_ln80_6_fu_679            |    0    |    0    |    0    |    0    |
|          |            zext_ln80_7_fu_689            |    0    |    0    |    0    |    0    |
|          |            zext_ln80_8_fu_701            |    0    |    0    |    0    |    0    |
|   zext   |            zext_ln80_9_fu_713            |    0    |    0    |    0    |    0    |
|          |            zext_ln80_10_fu_723           |    0    |    0    |    0    |    0    |
|          |            zext_ln80_11_fu_732           |    0    |    0    |    0    |    0    |
|          |            zext_ln80_12_fu_740           |    0    |    0    |    0    |    0    |
|          |            zext_ln80_13_fu_747           |    0    |    0    |    0    |    0    |
|          |            zext_ln80_14_fu_753           |    0    |    0    |    0    |    0    |
|          |            zext_ln80_15_fu_758           |    0    |    0    |    0    |    0    |
|          |             zext_ln88_fu_1441            |    0    |    0    |    0    |    0    |
|          |             zext_ln89_fu_1488            |    0    |    0    |    0    |    0    |
|          |            zext_ln89_1_fu_1511           |    0    |    0    |    0    |    0    |
|          |            zext_ln89_2_fu_1515           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |   1008  |  3.514  |   7171  |  20536  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add228_loc_reg_1557  |   128  |
| add83_2226_loc_reg_1551|   128  |
|add_1183229_loc_reg_1563|   128  |
|add_2198230_loc_reg_1569|   128  |
|add_3213231_loc_reg_1575|   128  |
|  add_4232_loc_reg_1581 |   128  |
|  add_5233_loc_reg_1587 |   128  |
|  add_6234_loc_reg_1593 |   128  |
|  add_7235_loc_reg_1599 |   128  |
|  add_ln80_11_reg_1870  |   128  |
|  add_ln80_12_reg_1875  |   128  |
|  add_ln80_14_reg_1880  |   128  |
|  add_ln80_15_reg_2016  |   128  |
|  add_ln80_16_reg_2021  |   58   |
|   add_ln80_1_reg_1835  |   128  |
|  add_ln80_20_reg_1900  |   128  |
|  add_ln80_22_reg_1905  |   128  |
|  add_ln80_25_reg_1920  |   128  |
|  add_ln80_27_reg_1925  |   128  |
|   add_ln80_2_reg_1996  |   128  |
|  add_ln80_30_reg_1940  |   128  |
|  add_ln80_31_reg_1960  |   128  |
|  add_ln80_32_reg_1945  |   128  |
|  add_ln80_33_reg_1970  |   128  |
|   add_ln80_3_reg_1850  |   128  |
|   add_ln80_4_reg_1855  |   128  |
|   add_ln80_5_reg_2001  |   128  |
|   add_ln80_7_reg_2006  |   58   |
|   add_ln80_8_reg_2011  |   58   |
|    add_ln80_reg_1830   |   128  |
|  add_ln87_14_reg_2057  |   128  |
|   add_ln88_2_reg_2031  |   58   |
|   add_ln89_2_reg_2037  |   58   |
|  arg1_r_1_loc_reg_1665 |   64   |
|  arg1_r_2_loc_reg_1671 |   64   |
|  arg1_r_3_loc_reg_1677 |   64   |
|  arg1_r_4_loc_reg_1683 |   64   |
|  arg1_r_5_loc_reg_1689 |   64   |
|  arg1_r_6_loc_reg_1695 |   64   |
|  arg1_r_7_loc_reg_1701 |   64   |
|  arg1_r_8_loc_reg_1707 |   64   |
|   arg1_r_loc_reg_1659  |   64   |
|   arg1_read_reg_1546   |   64   |
|  arg2_r_1_loc_reg_1611 |   64   |
|  arg2_r_2_loc_reg_1617 |   64   |
|  arg2_r_3_loc_reg_1623 |   64   |
|  arg2_r_4_loc_reg_1629 |   64   |
|  arg2_r_5_loc_reg_1635 |   64   |
|  arg2_r_6_loc_reg_1641 |   64   |
|  arg2_r_7_loc_reg_1647 |   64   |
|  arg2_r_8_loc_reg_1653 |   63   |
|   arg2_r_loc_reg_1605  |   64   |
|    empty_33_reg_1790   |   63   |
|    empty_34_reg_1795   |   63   |
|    empty_35_reg_1800   |   63   |
|    empty_36_reg_1805   |   63   |
|    empty_37_reg_1810   |   63   |
|    empty_38_reg_1815   |   63   |
|    empty_39_reg_1820   |   63   |
|   mem_addr_1_reg_1737  |   64   |
|   mem_addr_2_reg_2077  |   64   |
|    mem_addr_reg_1732   |   64   |
|      mul_reg_1825      |   64   |
|    out1_w_1_reg_2087   |   58   |
|    out1_w_2_reg_2092   |   59   |
|    out1_w_3_reg_2042   |   58   |
|    out1_w_4_reg_2047   |   58   |
|    out1_w_5_reg_2062   |   58   |
|    out1_w_6_reg_2067   |   58   |
|    out1_w_7_reg_2072   |   58   |
|    out1_w_8_reg_2097   |   57   |
|     out1_w_reg_2082    |   58   |
|  trunc_ln22_1_reg_1713 |   61   |
|  trunc_ln29_1_reg_1719 |   61   |
|   trunc_ln7_reg_2052   |   58   |
| trunc_ln80_10_reg_1915 |   58   |
| trunc_ln80_12_reg_1930 |   58   |
| trunc_ln80_13_reg_1935 |   58   |
| trunc_ln80_15_reg_1950 |   58   |
| trunc_ln80_16_reg_1955 |   58   |
| trunc_ln80_19_reg_1965 |   58   |
|  trunc_ln80_1_reg_1845 |   58   |
| trunc_ln80_21_reg_1975 |   58   |
|  trunc_ln80_2_reg_1860 |   58   |
|  trunc_ln80_3_reg_1865 |   58   |
|  trunc_ln80_5_reg_1885 |   58   |
|  trunc_ln80_6_reg_1890 |   58   |
|  trunc_ln80_7_reg_1895 |   58   |
|  trunc_ln80_9_reg_1910 |   58   |
|   trunc_ln80_reg_1840  |   58   |
|  trunc_ln87_2_reg_1986 |   70   |
|  trunc_ln87_6_reg_2026 |   70   |
|   trunc_ln87_reg_1980  |   58   |
|  trunc_ln88_2_reg_1991 |   58   |
|  trunc_ln99_1_reg_1726 |   61   |
+------------------------+--------+
|          Total         |  7675  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------|
|            grp_readreq_fu_228            |  p1  |   2  |  64  |   128  ||    9    |
|            grp_readreq_fu_235            |  p1  |   2  |  64  |   128  ||    9    |
|           grp_writeresp_fu_242           |  p0  |   2  |   1  |    2   |
|           grp_writeresp_fu_242           |  p1  |   2  |  64  |   128  ||    9    |
| grp_test_Pipeline_VITIS_LOOP_36_1_fu_282 |  p3  |   2  |  64  |   128  ||    9    |
| grp_test_Pipeline_VITIS_LOOP_36_1_fu_282 |  p4  |   2  |  63  |   126  ||    9    |
| grp_test_Pipeline_VITIS_LOOP_36_1_fu_282 |  p6  |   2  |  63  |   126  ||    9    |
| grp_test_Pipeline_VITIS_LOOP_36_1_fu_282 |  p7  |   2  |  63  |   126  ||    9    |
| grp_test_Pipeline_VITIS_LOOP_36_1_fu_282 |  p8  |   2  |  63  |   126  ||    9    |
| grp_test_Pipeline_VITIS_LOOP_36_1_fu_282 |  p9  |   2  |  63  |   126  ||    9    |
| grp_test_Pipeline_VITIS_LOOP_36_1_fu_282 |  p10 |   2  |  63  |   126  ||    9    |
| grp_test_Pipeline_VITIS_LOOP_36_1_fu_282 |  p11 |   2  |  63  |   126  ||    9    |
|   grp_test_Pipeline_ARRAY_WRITE_fu_320   |  p3  |   2  |  58  |   116  ||    9    |
|   grp_test_Pipeline_ARRAY_WRITE_fu_320   |  p4  |   2  |  58  |   116  ||    9    |
|   grp_test_Pipeline_ARRAY_WRITE_fu_320   |  p5  |   2  |  59  |   118  ||    9    |
|   grp_test_Pipeline_ARRAY_WRITE_fu_320   |  p11 |   2  |  57  |   114  ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                  |      |      |      |  1860  ||  6.832  ||   135   |
|------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |  1008  |    3   |  7171  |  20536 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   135  |
|  Register |    -   |    -   |  7675  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |  1008  |   10   |  14846 |  20671 |
+-----------+--------+--------+--------+--------+
