xrun(64): 23.03-s002: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	23.03-s002: Started on Apr 17, 2025 at 12:06:31 CEST
xrun
	+sv
	-64bit
	-f files_verilog.f
		../Verilog/RTL/alu.v
		../Verilog/RTL/alu_control.v
		../Verilog/RTL/branch_unit.v
		../Verilog/RTL/control_unit.v
		../Verilog/RTL/cpu.v
		../Verilog/RTL/immediate_extend_unit.v
		../Verilog/RTL/mux_2.v
		../Verilog/RTL/pc.v
		../Verilog/RTL/register_file.v
		../Verilog/RTL/reg_arstn.v
		../Verilog/RTL/reg_arstn_en.v
		../Verilog/RTL/sram.v
		../Verilog/RTL/mux_3.v
		../Verilog/RTL/forwarding_unit.v
		../Verilog/RTL/hazard_detection_unit.v
		../Verilog/RTL/reg_arstn_en_extended.v
		../Verilog/cpu_tb.v
		../Verilog/sky130_sram_2rw.v
	-top cpu_tb
	-timescale 1ns/10ps
	-access +rwc
	-allowredefinition
	-linedebug
	-gui
xrun: *W,BADPRF: The -linedebug option may have an adverse performance impact.
Recompiling... reason: file '../Verilog/RTL/branch_unit.v' is newer than expected.
	expected: Thu Apr 17 11:54:45 2025
	actual:   Thu Apr 17 12:06:12 2025
file: ../Verilog/RTL/branch_unit.v
	module worklib.branch_unit:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/control_unit.v
	module worklib.control_unit:v
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		cpu_tb
   .wdata    (regfile_rdata_2_EX_MEM),
                                   |
xmelab: *W,CUVMPW (../Verilog/RTL/cpu.v,392|35): port sizes differ in port connection(1/64) for the instance(cpu_tb.dut) .
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.branch_unit:v <0x0a099904>
			streams:   2, words:  1159
		worklib.control_unit:v <0x7ce85576>
			streams:   1, words: 13122
	Building instance specific data structures.
   .wdata    (regfile_rdata_2_EX_MEM),
                                   |
xmelab: *W,CSINFI (../Verilog/RTL/cpu.v,392|35): implicit wire has no fanin (cpu_tb.dut.regfile_rdata_2_EX_MEM).
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 27      19
		Registers:              124     113
		Scalar wires:           115       -
		Vectored wires:          80       -
		Always blocks:           54      43
		Initial blocks:           3       3
		Cont. assignments:       40      37
		Pseudo assignments:      49       -
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.cpu_tb:v
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /esat/micas-data/software/Cadence/xcelium_23.03/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm cpu_tb.clk cpu_tb.arst_n cpu_tb.dut.current_pc cpu_tb.dut.instruction cpu_tb.dut.IF_ID_reg_D cpu_tb.dut.IF_ID_reg_Q cpu_tb.dut.current_pc_IF_ID cpu_tb.dut.instruction_IF_ID cpu_tb.dut.hazard_detector.mem_read_ID_EX cpu_tb.dut.hazard_detector.rd_ID_EX cpu_tb.dut.hazard_detector.rs1_IF_ID cpu_tb.dut.hazard_detector.rs2_IF_ID cpu_tb.dut.hazard_detector.PC_write_enable cpu_tb.dut.hazard_detector.IF_ID_write_enable cpu_tb.dut.hazard_detector.mux_control_EX cpu_tb.dut.control_unit.opcode cpu_tb.dut.control_unit.branch_taken cpu_tb.dut.control_unit.reg_dst cpu_tb.dut.control_unit.branch cpu_tb.dut.control_unit.mem_read cpu_tb.dut.control_unit.mem_2_reg cpu_tb.dut.control_unit.mem_write cpu_tb.dut.control_unit.alu_src cpu_tb.dut.control_unit.reg_write cpu_tb.dut.control_unit.jump cpu_tb.dut.control_unit.flush cpu_tb.dut.branch_unit.current_pc cpu_tb.dut.branch_unit.immediate_extended cpu_tb.dut.branch_unit.branch_pc cpu_tb.dut.branch_unit.jump_pc cpu_tb.dut.register_file.raddr_1 cpu_tb.dut.register_file.raddr_2 cpu_tb.dut.register_file.waddr cpu_tb.dut.register_file.rdata_1 cpu_tb.dut.register_file.rdata_2 cpu_tb.dut.register_file.wdata cpu_tb.dut.immediate_extend_u.instruction cpu_tb.dut.immediate_extend_u.immediate_extended cpu_tb.dut.ID_EX_source_mux.input_a cpu_tb.dut.ID_EX_source_mux.input_b cpu_tb.dut.ID_EX_source_mux.select_a cpu_tb.dut.ID_EX_source_mux.mux_out cpu_tb.dut.ID_EX_reg_D cpu_tb.dut.ID_EX_reg_Q cpu_tb.dut.alu_operand1_mux.input_a cpu_tb.dut.alu_operand1_mux.input_b cpu_tb.dut.alu_operand1_mux.input_c cpu_tb.dut.alu_operand1_mux.select_a cpu_tb.dut.alu_operand1_mux.mux_out cpu_tb.dut.alu_operand2_mux.input_a cpu_tb.dut.alu_operand2_mux.input_b cpu_tb.dut.alu_operand2_mux.input_c cpu_tb.dut.alu_operand2_mux.select_a cpu_tb.dut.alu_operand2_mux.mux_out cpu_tb.dut.alu_operand_mux.input_a cpu_tb.dut.alu_operand_mux.input_b cpu_tb.dut.alu_operand_mux.select_a cpu_tb.dut.alu_operand_mux.mux_out cpu_tb.dut.alu.alu_in_0 cpu_tb.dut.alu.alu_in_1 cpu_tb.dut.alu.alu_ctrl cpu_tb.dut.alu.alu_out cpu_tb.dut.forwarding_unit.rs1_ID_EX cpu_tb.dut.forwarding_unit.rs2_ID_EX cpu_tb.dut.forwarding_unit.rd_EX_MEM cpu_tb.dut.forwarding_unit.rd_MEM_WB cpu_tb.dut.forwarding_unit.reg_write_EX_MEM cpu_tb.dut.forwarding_unit.reg_write_MEM_WB cpu_tb.dut.forwarding_unit.forward_a cpu_tb.dut.forwarding_unit.forward_b cpu_tb.dut.alu_ctrl.func7 cpu_tb.dut.alu_ctrl.func3 cpu_tb.dut.alu_ctrl.alu_op cpu_tb.dut.alu_ctrl.alu_control cpu_tb.dut.EX_MEM_reg_D cpu_tb.dut.EX_MEM_reg_Q cpu_tb.dut.data_memory.addr cpu_tb.dut.data_memory.wen cpu_tb.dut.data_memory.ren cpu_tb.dut.data_memory.wdata cpu_tb.dut.data_memory.rdata cpu_tb.dut.MEM_WB_reg_Q cpu_tb.dut.MEM_WB_reg_D cpu_tb.dut.regfile_data_mux.input_a cpu_tb.dut.regfile_data_mux.input_b cpu_tb.dut.regfile_data_mux.select_a cpu_tb.dut.regfile_data_mux.mux_out
Created probe 1
xcelium> run

Start Execution

[1;34m
Mult4 Working Correctly
[0m
       1617 cycles
Simulation complete via $finish(1) at time 197560 NS + 0
../Verilog/cpu_tb.v:341    $finish;
xcelium> ^C
xcelium> exit
TOOL:	xrun(64)	23.03-s002: Exiting on Apr 17, 2025 at 12:09:03 CEST  (total: 00:02:32)
