\hypertarget{struct_l_p_c___s_y_s_c_t_l___t}{\section{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T Struct Reference}
\label{struct_l_p_c___s_y_s_c_t_l___t}\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
}


L\+P\+C17\+X\+X/40\+X\+X Clock and Power register block structure.  




{\ttfamily \#include $<$sysctl\+\_\+17xx\+\_\+40xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_a8dcbc2e1c89d7bd42dbd19f66e2ddd8e}{F\+L\+A\+S\+H\+C\+F\+G}
\item 
\hypertarget{struct_l_p_c___s_y_s_c_t_l___t_aba8b07e1d5fe15516928f19d739f700e}{uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}15\mbox{]}}\label{struct_l_p_c___s_y_s_c_t_l___t_aba8b07e1d5fe15516928f19d739f700e}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_a5a5d2dc160a256a110878af0c2757a64}{M\+E\+M\+M\+A\+P}
\item 
\hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a794708954b13d73772d88570372b7e31}{uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}15\mbox{]}}\label{struct_l_p_c___s_y_s_c_t_l___t_a794708954b13d73772d88570372b7e31}

\item 
\hyperlink{struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t}{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T} \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_aabc2ad04761cf7c1cbfa8a43ddc91c84}{P\+L\+L} \mbox{[}\hyperlink{group___s_y_s_c_t_l__17_x_x__40_x_x_gga5f5478a201b021ed04a0724bff524c4ba5ee38509163556b883664d7259c43dfd}{S\+Y\+S\+C\+T\+L\+\_\+\+U\+S\+B\+\_\+\+P\+L\+L}+1\mbox{]}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_a92e2ea242fb2d75af44c1979a8cf9ce4}{P\+C\+O\+N}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_a27650e24e19bd3b8db140db39d9ab1c4}{P\+C\+O\+N\+P}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_a7e1241849ab9c934991342896ba7c296}{P\+C\+O\+N\+P1}
\item 
\hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a2832f1458683513b2c4c017670c2193c}{uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}13\mbox{]}}\label{struct_l_p_c___s_y_s_c_t_l___t_a2832f1458683513b2c4c017670c2193c}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_a23152315a7ac650737bf1b3852bab194}{E\+M\+C\+C\+L\+K\+S\+E\+L}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_a5cebc138aa8f8591199efafea7bc316f}{C\+C\+L\+K\+S\+E\+L}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_a6d004c6e6657a7fe78e75bd3e3ea00c4}{U\+S\+B\+C\+L\+K\+S\+E\+L}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_a0ddcaa3fe7ae45dfee7e17f6ec93138e}{C\+L\+K\+S\+R\+C\+S\+E\+L}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_aa6166dc2b9f99af318dfb44c259cff81}{C\+A\+N\+S\+L\+E\+E\+P\+C\+L\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_a4fee9b64e430f37988fe1fb566f6577e}{C\+A\+N\+W\+A\+K\+E\+F\+L\+A\+G\+S}
\item 
\hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a5daf9fed4694c5fdd04d46858de11e8e}{uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}10\mbox{]}}\label{struct_l_p_c___s_y_s_c_t_l___t_a5daf9fed4694c5fdd04d46858de11e8e}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_ac394af46f7dc8a036a574980c62ff769}{E\+X\+T\+I\+N\+T}
\item 
\hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a53453664006957e4e8c6d479adcadcef}{uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4}}\label{struct_l_p_c___s_y_s_c_t_l___t_a53453664006957e4e8c6d479adcadcef}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_a22607cf2c4669efe70eae5746f74a33c}{E\+X\+T\+M\+O\+D\+E}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_a7d0423c5e3f7482182c229bbc4b2b83b}{E\+X\+T\+P\+O\+L\+A\+R}
\item 
\hypertarget{struct_l_p_c___s_y_s_c_t_l___t_abca81e13877281a3a264db320587dd01}{uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}12\mbox{]}}\label{struct_l_p_c___s_y_s_c_t_l___t_abca81e13877281a3a264db320587dd01}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_a50cd4f8d03ea4b39516add82ac2dfd1a}{R\+S\+I\+D}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_a90bf168dbcc04b27d230b74b5e4d17a6}{S\+C\+S}
\item 
\hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a0cd1931e0f0768d7d450f68b734a7b16}{\+\_\+\+\_\+\+I\+O uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D7}}\label{struct_l_p_c___s_y_s_c_t_l___t_a0cd1931e0f0768d7d450f68b734a7b16}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_a55111e26d098f9e4ee0dbfd5b243a014}{P\+C\+L\+K\+S\+E\+L}
\item 
\hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a12fa7b1279b627ede2d98fc594ef12e8}{uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D9}}\label{struct_l_p_c___s_y_s_c_t_l___t_a12fa7b1279b627ede2d98fc594ef12e8}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_acc912b84bbe8dc170fdf50300d341acb}{P\+B\+O\+O\+S\+T}
\item 
\hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a8b3afcd7f261d6efbaa9756a14b2172f}{\+\_\+\+\_\+\+I\+O uint32\+\_\+t {\bfseries S\+P\+I\+F\+I\+C\+L\+K\+S\+E\+L}}\label{struct_l_p_c___s_y_s_c_t_l___t_a8b3afcd7f261d6efbaa9756a14b2172f}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_aef5d629c590fd35e8da2e061ddcdf17e}{L\+C\+D\+\_\+\+C\+F\+G}
\item 
\hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a98f4753990deb2f55da89740b07b0c71}{uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D10}}\label{struct_l_p_c___s_y_s_c_t_l___t_a98f4753990deb2f55da89740b07b0c71}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_a0505fe464c77b1421ebbd8f9d1cd9f2a}{U\+S\+B\+Int\+St}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_a1915d9b403571a380a581c82352b8e4a}{D\+M\+A\+R\+E\+Q\+S\+E\+L}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_aebd09c67da35ee48eb53ef129aa2b76e}{C\+L\+K\+O\+U\+T\+C\+F\+G}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_ae7fbeba7b7acf3f7759d1de9eaf39ea1}{R\+S\+T\+C\+O\+N} \mbox{[}2\mbox{]}
\item 
\hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a48f144f097b79ab5a32878b62eb34c1b}{uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D11} \mbox{[}2\mbox{]}}\label{struct_l_p_c___s_y_s_c_t_l___t_a48f144f097b79ab5a32878b62eb34c1b}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_a3976afa12c3ebc2e7acfe59aef82acc4}{E\+M\+C\+D\+L\+Y\+C\+T\+L}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___s_y_s_c_t_l___t_aa7c40eaca1081f3133eda04395be6fa6}{E\+M\+C\+C\+A\+L}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+P\+C17\+X\+X/40\+X\+X Clock and Power register block structure. 

\subsection{Member Data Documentation}
\hypertarget{struct_l_p_c___s_y_s_c_t_l___t_aa6166dc2b9f99af318dfb44c259cff81}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!C\+A\+N\+S\+L\+E\+E\+P\+C\+L\+R@{C\+A\+N\+S\+L\+E\+E\+P\+C\+L\+R}}
\index{C\+A\+N\+S\+L\+E\+E\+P\+C\+L\+R@{C\+A\+N\+S\+L\+E\+E\+P\+C\+L\+R}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{C\+A\+N\+S\+L\+E\+E\+P\+C\+L\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+C\+A\+N\+S\+L\+E\+E\+P\+C\+L\+R}}\label{struct_l_p_c___s_y_s_c_t_l___t_aa6166dc2b9f99af318dfb44c259cff81}
Offset\+: 0x110 (R/\+W) C\+A\+N Sleep Clear Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a4fee9b64e430f37988fe1fb566f6577e}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!C\+A\+N\+W\+A\+K\+E\+F\+L\+A\+G\+S@{C\+A\+N\+W\+A\+K\+E\+F\+L\+A\+G\+S}}
\index{C\+A\+N\+W\+A\+K\+E\+F\+L\+A\+G\+S@{C\+A\+N\+W\+A\+K\+E\+F\+L\+A\+G\+S}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{C\+A\+N\+W\+A\+K\+E\+F\+L\+A\+G\+S}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+C\+A\+N\+W\+A\+K\+E\+F\+L\+A\+G\+S}}\label{struct_l_p_c___s_y_s_c_t_l___t_a4fee9b64e430f37988fe1fb566f6577e}
Offset\+: 0x114 (R/\+W) C\+A\+N Wake-\/up Flags Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a5cebc138aa8f8591199efafea7bc316f}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!C\+C\+L\+K\+S\+E\+L@{C\+C\+L\+K\+S\+E\+L}}
\index{C\+C\+L\+K\+S\+E\+L@{C\+C\+L\+K\+S\+E\+L}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{C\+C\+L\+K\+S\+E\+L}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+C\+C\+L\+K\+S\+E\+L}}\label{struct_l_p_c___s_y_s_c_t_l___t_a5cebc138aa8f8591199efafea7bc316f}
Offset\+: 0x104 (R/\+W) C\+P\+U Clock Selection Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_aebd09c67da35ee48eb53ef129aa2b76e}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!C\+L\+K\+O\+U\+T\+C\+F\+G@{C\+L\+K\+O\+U\+T\+C\+F\+G}}
\index{C\+L\+K\+O\+U\+T\+C\+F\+G@{C\+L\+K\+O\+U\+T\+C\+F\+G}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{C\+L\+K\+O\+U\+T\+C\+F\+G}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+C\+L\+K\+O\+U\+T\+C\+F\+G}}\label{struct_l_p_c___s_y_s_c_t_l___t_aebd09c67da35ee48eb53ef129aa2b76e}
Offset\+: 0x1\+C8 (R/\+W) Clock Output Configuration Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a0ddcaa3fe7ae45dfee7e17f6ec93138e}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!C\+L\+K\+S\+R\+C\+S\+E\+L@{C\+L\+K\+S\+R\+C\+S\+E\+L}}
\index{C\+L\+K\+S\+R\+C\+S\+E\+L@{C\+L\+K\+S\+R\+C\+S\+E\+L}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{C\+L\+K\+S\+R\+C\+S\+E\+L}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+C\+L\+K\+S\+R\+C\+S\+E\+L}}\label{struct_l_p_c___s_y_s_c_t_l___t_a0ddcaa3fe7ae45dfee7e17f6ec93138e}
Offset\+: 0x10\+C (R/\+W) Clock Source Select Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a1915d9b403571a380a581c82352b8e4a}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!D\+M\+A\+R\+E\+Q\+S\+E\+L@{D\+M\+A\+R\+E\+Q\+S\+E\+L}}
\index{D\+M\+A\+R\+E\+Q\+S\+E\+L@{D\+M\+A\+R\+E\+Q\+S\+E\+L}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{D\+M\+A\+R\+E\+Q\+S\+E\+L}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+D\+M\+A\+R\+E\+Q\+S\+E\+L}}\label{struct_l_p_c___s_y_s_c_t_l___t_a1915d9b403571a380a581c82352b8e4a}
Offset\+: 0x1\+C4 (R/\+W) D\+M\+A Request Select Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_aa7c40eaca1081f3133eda04395be6fa6}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!E\+M\+C\+C\+A\+L@{E\+M\+C\+C\+A\+L}}
\index{E\+M\+C\+C\+A\+L@{E\+M\+C\+C\+A\+L}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{E\+M\+C\+C\+A\+L}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+E\+M\+C\+C\+A\+L}}\label{struct_l_p_c___s_y_s_c_t_l___t_aa7c40eaca1081f3133eda04395be6fa6}
Offset\+: 0x1\+E0 (R/\+W) Calibration of programmable delays \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a23152315a7ac650737bf1b3852bab194}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!E\+M\+C\+C\+L\+K\+S\+E\+L@{E\+M\+C\+C\+L\+K\+S\+E\+L}}
\index{E\+M\+C\+C\+L\+K\+S\+E\+L@{E\+M\+C\+C\+L\+K\+S\+E\+L}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{E\+M\+C\+C\+L\+K\+S\+E\+L}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+E\+M\+C\+C\+L\+K\+S\+E\+L}}\label{struct_l_p_c___s_y_s_c_t_l___t_a23152315a7ac650737bf1b3852bab194}
Offset\+: 0x100 (R/\+W) External Memory Controller Clock Selection Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a3976afa12c3ebc2e7acfe59aef82acc4}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!E\+M\+C\+D\+L\+Y\+C\+T\+L@{E\+M\+C\+D\+L\+Y\+C\+T\+L}}
\index{E\+M\+C\+D\+L\+Y\+C\+T\+L@{E\+M\+C\+D\+L\+Y\+C\+T\+L}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{E\+M\+C\+D\+L\+Y\+C\+T\+L}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+E\+M\+C\+D\+L\+Y\+C\+T\+L}}\label{struct_l_p_c___s_y_s_c_t_l___t_a3976afa12c3ebc2e7acfe59aef82acc4}
Offset\+: 0x1\+D\+C (R/\+W) S\+D\+R\+A\+M programmable delays \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_ac394af46f7dc8a036a574980c62ff769}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!E\+X\+T\+I\+N\+T@{E\+X\+T\+I\+N\+T}}
\index{E\+X\+T\+I\+N\+T@{E\+X\+T\+I\+N\+T}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{E\+X\+T\+I\+N\+T}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+E\+X\+T\+I\+N\+T}}\label{struct_l_p_c___s_y_s_c_t_l___t_ac394af46f7dc8a036a574980c62ff769}
Offset\+: 0x140 (R/\+W) External Interrupt Flag Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a22607cf2c4669efe70eae5746f74a33c}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!E\+X\+T\+M\+O\+D\+E@{E\+X\+T\+M\+O\+D\+E}}
\index{E\+X\+T\+M\+O\+D\+E@{E\+X\+T\+M\+O\+D\+E}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{E\+X\+T\+M\+O\+D\+E}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+E\+X\+T\+M\+O\+D\+E}}\label{struct_l_p_c___s_y_s_c_t_l___t_a22607cf2c4669efe70eae5746f74a33c}
Offset\+: 0x148 (R/\+W) External Interrupt Mode Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a7d0423c5e3f7482182c229bbc4b2b83b}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!E\+X\+T\+P\+O\+L\+A\+R@{E\+X\+T\+P\+O\+L\+A\+R}}
\index{E\+X\+T\+P\+O\+L\+A\+R@{E\+X\+T\+P\+O\+L\+A\+R}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{E\+X\+T\+P\+O\+L\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+E\+X\+T\+P\+O\+L\+A\+R}}\label{struct_l_p_c___s_y_s_c_t_l___t_a7d0423c5e3f7482182c229bbc4b2b83b}
Offset\+: 0x14\+C (R/\+W) External Interrupt Polarity Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a8dcbc2e1c89d7bd42dbd19f66e2ddd8e}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!F\+L\+A\+S\+H\+C\+F\+G@{F\+L\+A\+S\+H\+C\+F\+G}}
\index{F\+L\+A\+S\+H\+C\+F\+G@{F\+L\+A\+S\+H\+C\+F\+G}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{F\+L\+A\+S\+H\+C\+F\+G}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+F\+L\+A\+S\+H\+C\+F\+G}}\label{struct_l_p_c___s_y_s_c_t_l___t_a8dcbc2e1c89d7bd42dbd19f66e2ddd8e}
Offset\+: 0x000 (R/\+W) Flash Accelerator Configuration Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_aef5d629c590fd35e8da2e061ddcdf17e}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!L\+C\+D\+\_\+\+C\+F\+G@{L\+C\+D\+\_\+\+C\+F\+G}}
\index{L\+C\+D\+\_\+\+C\+F\+G@{L\+C\+D\+\_\+\+C\+F\+G}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{L\+C\+D\+\_\+\+C\+F\+G}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+L\+C\+D\+\_\+\+C\+F\+G}}\label{struct_l_p_c___s_y_s_c_t_l___t_aef5d629c590fd35e8da2e061ddcdf17e}
Offset\+: 0x1\+B8 (R/\+W) L\+C\+D Configuration and clocking control Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a5a5d2dc160a256a110878af0c2757a64}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!M\+E\+M\+M\+A\+P@{M\+E\+M\+M\+A\+P}}
\index{M\+E\+M\+M\+A\+P@{M\+E\+M\+M\+A\+P}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{M\+E\+M\+M\+A\+P}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+M\+E\+M\+M\+A\+P}}\label{struct_l_p_c___s_y_s_c_t_l___t_a5a5d2dc160a256a110878af0c2757a64}
Offset\+: 0x000 (R/\+W) Flash Accelerator Configuration Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_acc912b84bbe8dc170fdf50300d341acb}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!P\+B\+O\+O\+S\+T@{P\+B\+O\+O\+S\+T}}
\index{P\+B\+O\+O\+S\+T@{P\+B\+O\+O\+S\+T}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{P\+B\+O\+O\+S\+T}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+P\+B\+O\+O\+S\+T}}\label{struct_l_p_c___s_y_s_c_t_l___t_acc912b84bbe8dc170fdf50300d341acb}
Offset\+: 0x1\+B0 (R/\+W) Power Boost control register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a55111e26d098f9e4ee0dbfd5b243a014}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!P\+C\+L\+K\+S\+E\+L@{P\+C\+L\+K\+S\+E\+L}}
\index{P\+C\+L\+K\+S\+E\+L@{P\+C\+L\+K\+S\+E\+L}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{P\+C\+L\+K\+S\+E\+L}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+P\+C\+L\+K\+S\+E\+L}}\label{struct_l_p_c___s_y_s_c_t_l___t_a55111e26d098f9e4ee0dbfd5b243a014}
Offset\+: 0x1\+A8 (R/\+W) Peripheral Clock Selection Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a92e2ea242fb2d75af44c1979a8cf9ce4}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!P\+C\+O\+N@{P\+C\+O\+N}}
\index{P\+C\+O\+N@{P\+C\+O\+N}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{P\+C\+O\+N}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+P\+C\+O\+N}}\label{struct_l_p_c___s_y_s_c_t_l___t_a92e2ea242fb2d75af44c1979a8cf9ce4}
Offset\+: 0x0\+C0 (R/\+W) Power Control Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a27650e24e19bd3b8db140db39d9ab1c4}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!P\+C\+O\+N\+P@{P\+C\+O\+N\+P}}
\index{P\+C\+O\+N\+P@{P\+C\+O\+N\+P}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{P\+C\+O\+N\+P}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+P\+C\+O\+N\+P}}\label{struct_l_p_c___s_y_s_c_t_l___t_a27650e24e19bd3b8db140db39d9ab1c4}
Offset\+: 0x0\+C4 (R/\+W) Power Control for Peripherals Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a7e1241849ab9c934991342896ba7c296}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!P\+C\+O\+N\+P1@{P\+C\+O\+N\+P1}}
\index{P\+C\+O\+N\+P1@{P\+C\+O\+N\+P1}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{P\+C\+O\+N\+P1}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+P\+C\+O\+N\+P1}}\label{struct_l_p_c___s_y_s_c_t_l___t_a7e1241849ab9c934991342896ba7c296}
Offset\+: 0x0\+C8 (R/\+W) Power Control 1 for Peripherals Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_aabc2ad04761cf7c1cbfa8a43ddc91c84}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!P\+L\+L@{P\+L\+L}}
\index{P\+L\+L@{P\+L\+L}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{P\+L\+L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T} L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+P\+L\+L\mbox{[}{\bf S\+Y\+S\+C\+T\+L\+\_\+\+U\+S\+B\+\_\+\+P\+L\+L}+1\mbox{]}}}\label{struct_l_p_c___s_y_s_c_t_l___t_aabc2ad04761cf7c1cbfa8a43ddc91c84}
Offset\+: 0x080\+: P\+L\+L0 and P\+L\+L1 \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a50cd4f8d03ea4b39516add82ac2dfd1a}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!R\+S\+I\+D@{R\+S\+I\+D}}
\index{R\+S\+I\+D@{R\+S\+I\+D}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{R\+S\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+R\+S\+I\+D}}\label{struct_l_p_c___s_y_s_c_t_l___t_a50cd4f8d03ea4b39516add82ac2dfd1a}
Offset\+: 0x180 (R/\+W) Reset Source Identification Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_ae7fbeba7b7acf3f7759d1de9eaf39ea1}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!R\+S\+T\+C\+O\+N@{R\+S\+T\+C\+O\+N}}
\index{R\+S\+T\+C\+O\+N@{R\+S\+T\+C\+O\+N}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{R\+S\+T\+C\+O\+N}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+R\+S\+T\+C\+O\+N\mbox{[}2\mbox{]}}}\label{struct_l_p_c___s_y_s_c_t_l___t_ae7fbeba7b7acf3f7759d1de9eaf39ea1}
Offset\+: 0x1\+C\+C (R/\+W) R\+E\+S\+E\+T Control0/1 Registers \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a90bf168dbcc04b27d230b74b5e4d17a6}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!S\+C\+S@{S\+C\+S}}
\index{S\+C\+S@{S\+C\+S}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{S\+C\+S}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+S\+C\+S}}\label{struct_l_p_c___s_y_s_c_t_l___t_a90bf168dbcc04b27d230b74b5e4d17a6}
Offset\+: 0x1\+A0 (R/\+W) System Controls and Status Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a6d004c6e6657a7fe78e75bd3e3ea00c4}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!U\+S\+B\+C\+L\+K\+S\+E\+L@{U\+S\+B\+C\+L\+K\+S\+E\+L}}
\index{U\+S\+B\+C\+L\+K\+S\+E\+L@{U\+S\+B\+C\+L\+K\+S\+E\+L}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{U\+S\+B\+C\+L\+K\+S\+E\+L}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+U\+S\+B\+C\+L\+K\+S\+E\+L}}\label{struct_l_p_c___s_y_s_c_t_l___t_a6d004c6e6657a7fe78e75bd3e3ea00c4}
Offset\+: 0x108 (R/\+W) U\+S\+B Clock Selection Register \hypertarget{struct_l_p_c___s_y_s_c_t_l___t_a0505fe464c77b1421ebbd8f9d1cd9f2a}{\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}!U\+S\+B\+Int\+St@{U\+S\+B\+Int\+St}}
\index{U\+S\+B\+Int\+St@{U\+S\+B\+Int\+St}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T}}
\subsubsection[{U\+S\+B\+Int\+St}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+U\+S\+B\+Int\+St}}\label{struct_l_p_c___s_y_s_c_t_l___t_a0505fe464c77b1421ebbd8f9d1cd9f2a}
Offset\+: 0x1\+C0 (R/\+W) U\+S\+B Interrupt Status Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
sysctl\+\_\+17xx\+\_\+40xx.\+h\end{DoxyCompactItemize}
