// Seed: 2424917667
module module_0 #(
    parameter id_4 = 32'd10
) (
    input tri id_0
);
  wire id_2;
  logic [7:0] id_3;
  assign id_2 = id_2;
  defparam id_4 = 1;
  reg id_5 = id_3[1];
  id_6(
      1
  );
  final id_5 <= 1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    output wire id_3,
    input wor id_4,
    output wor id_5,
    output supply0 id_6
);
  module_0(
      id_0
  );
  assign id_6 = id_2;
endmodule
