0.6
2019.1
May 24 2019
15:06:07
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_dispatcher_0_0/sim/cpu_design_dispatcher_0_0.v,1563330453,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/sim/cpu_design.v,,cpu_design_dispatcher_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_registers_0_0/sim/cpu_design_registers_0_0.v,1563252634,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_reservestation_0_0/sim/cpu_design_reservestation_0_0.v,,cpu_design_registers_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_renamebuffer_0_0/sim/cpu_design_renamebuffer_0_0.v,1563252634,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_registers_0_0/sim/cpu_design_registers_0_0.v,,cpu_design_renamebuffer_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_reservestation_0_0/sim/cpu_design_reservestation_0_0.v,1563255520,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,cpu_design_reservestation_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_rob_0_0/sim/cpu_design_rob_0_0.v,1563330453,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_dispatcher_0_0/sim/cpu_design_dispatcher_0_0.v,,cpu_design_rob_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/sim/cpu_design.v,1563378341,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,,cpu_design,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.sim/sim_2/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_2/imports/new/sram_model.v,1561947762,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/sv_stubs.v,,sram_model,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_2/imports/new/uut_ringedbuffer.sv,1562199716,systemVerilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_2/new/uut.sv,,uut_ringedbuffer,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_2/new/burst_sram_test.sv,1563378335,systemVerilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_2/new/uut_arbit.sv,,uut_burst_sram,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_2/new/uut.sv,1563330626,systemVerilog,,,,uut,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_2/new/uut_arbit.sv,1562200237,systemVerilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_2/imports/new/uut_ringedbuffer.sv,,uut_arbit,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/hdl/cpu_design_wrapper.v,1563330453,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v,,cpu_design_wrapper,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1563325048,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/rob.v,,blk_mem_gen_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v,1563330454,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_renamebuffer_0_0/sim/cpu_design_renamebuffer_0_0.v,,pll_example,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v,1563330454,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v,,pll_example_clk_wiz,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,1561947762,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/async.v,,SEG7_LUT,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/alu.v,1563254540,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/cdb_selector.sv,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/defs.vh,alu,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/async.v,1561947762,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/hdl/cpu_design_wrapper.v,,ASSERTION_ERROR;BaudTickGen;async_receiver;async_transmitter,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/cdb_selector.sv,1563089722,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v,,priority_arbiter;roundrobin_arbiter,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/decoder.v,1563072368,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/ringedbuffer.v,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/defs.vh,decode_bundle;decoder,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/defs.vh,1563192935,systemVerilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v,,,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/dispatcher.v,1563259339,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/registers.v,,dispatcher,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/l2_cached_sram.v,1563328877,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_2/imports/new/sram_model.v,,burst_sram;l2_cached_sram,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/registers.v,1563250155,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_rob_0_0/sim/cpu_design_rob_0_0.v,,registers,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/renamebuffer.sv,1563250383,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/alu.v,,renamebuffer,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v,1563255499,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/dispatcher.v,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/defs.vh,function_unit_wrapper;reservestation,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
,,,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/sv_stubs.v,,,,,,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/ringedbuffer.v,1562814051,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservestation.sv,,ringedbuffer,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/rob.v,1563259295,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/renamebuffer.sv,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/defs.vh,rob,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/sv_stubs.v,1563088334,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/l2_cached_sram.v,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/defs.vh,reservestation_stub,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v,1563077400,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/decoder.v,,thinpad_top,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v,1561947762,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v,,vga,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
