{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 20:27:40 2019 " "Info: Processing started: Sun Nov 17 20:27:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off topleveltubes -c topleveltubes " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off topleveltubes -c topleveltubes" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-Behavior " "Info: Found design unit 1: fsm-Behavior" {  } { { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Info: Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "topleveltubes.vhd 2 1 " "Warning: Using design file topleveltubes.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topleveltubes-Behavior " "Info: Found design unit 1: topleveltubes-Behavior" {  } { { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 topleveltubes " "Info: Found entity 1: topleveltubes" {  } { { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "topleveltubes " "Info: Elaborating entity \"topleveltubes\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Clockdiv.vhd 2 1 " "Warning: Using design file Clockdiv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCKDIV-behavioural " "Info: Found design unit 1: CLOCKDIV-behavioural" {  } { { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLOCKDIV " "Info: Found entity 1: CLOCKDIV" {  } { { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clockdiv Clockdiv:Waktu " "Info: Elaborating entity \"Clockdiv\" for hierarchy \"Clockdiv:Waktu\"" {  } { { "topleveltubes.vhd" "Waktu" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:Lampu " "Info: Elaborating entity \"fsm\" for hierarchy \"fsm:Lampu\"" {  } { { "topleveltubes.vhd" "Lampu" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clocktest " "Warning (15610): No output dependent on input pin \"clocktest\"" {  } { { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Info: Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Info: Implemented 76 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 20:27:41 2019 " "Info: Processing ended: Sun Nov 17 20:27:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 20:27:42 2019 " "Info: Processing started: Sun Nov 17 20:27:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off topleveltubes -c topleveltubes " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off topleveltubes -c topleveltubes" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "topleveltubes EP2C50F484C7 " "Info: Selected device EP2C50F484C7 for design \"topleveltubes\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C7 " "Info: Device EP2C20F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS142p/nCEO~ W20 " "Info: Pin ~LVDS142p/nCEO~ is reserved at location W20" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS142p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS142p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "Warning: No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clocktest " "Info: Pin clocktest not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { clocktest } } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clocktest } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_US1 " "Info: Pin M_US1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { M_US1 } } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_US1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K_US1 " "Info: Pin K_US1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { K_US1 } } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { K_US1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H_US1 " "Info: Pin H_US1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { H_US1 } } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { H_US1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_BT1 " "Info: Pin M_BT1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { M_BT1 } } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_BT1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K_BT1 " "Info: Pin K_BT1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { K_BT1 } } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 17 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { K_BT1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H_BT1 " "Info: Pin H_BT1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { H_BT1 } } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 18 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { H_BT1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset1 " "Info: Pin Reset1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Reset1 } } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Day1 " "Info: Pin Day1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Day1 } } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Day1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Emergency1 " "Info: Pin Emergency1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Emergency1 } } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Emergency1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock1 " "Info: Pin Clock1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Clock1 } } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock1 (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node Clock1 (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCKDIV:Waktu\|DIVOUT " "Info: Destination node CLOCKDIV:Waktu\|DIVOUT" {  } { { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCKDIV:Waktu|DIVOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Clock1 } } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCKDIV:Waktu\|DIVOUT  " "Info: Automatically promoted node CLOCKDIV:Waktu\|DIVOUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCKDIV:Waktu\|DIVOUT~0 " "Info: Destination node CLOCKDIV:Waktu\|DIVOUT~0" {  } { { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCKDIV:Waktu|DIVOUT~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCKDIV:Waktu|DIVOUT } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset1 (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node Reset1 (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:Lampu\|H_BT " "Info: Destination node fsm:Lampu\|H_BT" {  } { { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 17 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:Lampu|H_BT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:Lampu\|M_US " "Info: Destination node fsm:Lampu\|M_US" {  } { { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:Lampu|M_US } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:Lampu\|K_US " "Info: Destination node fsm:Lampu\|K_US" {  } { { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:Lampu|K_US } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:Lampu\|H_US " "Info: Destination node fsm:Lampu\|H_US" {  } { { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:Lampu|H_US } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:Lampu\|M_BT " "Info: Destination node fsm:Lampu\|M_BT" {  } { { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:Lampu|M_BT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:Lampu\|K_BT " "Info: Destination node fsm:Lampu\|K_BT" {  } { { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:Lampu|K_BT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Reset1 } } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 3 6 0 " "Info: Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 3 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 35 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 32 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 42 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 32 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 35 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.309 ns register register " "Info: Estimated most critical path is register to register delay of 4.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCKDIV:Waktu\|count\[6\] 1 REG LAB_X2_Y32 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y32; Fanout = 3; REG Node = 'CLOCKDIV:Waktu\|count\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCKDIV:Waktu|count[6] } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.322 ns) 0.972 ns CLOCKDIV:Waktu\|LessThan0~1 2 COMB LAB_X1_Y32 1 " "Info: 2: + IC(0.650 ns) + CELL(0.322 ns) = 0.972 ns; Loc. = LAB_X1_Y32; Fanout = 1; COMB Node = 'CLOCKDIV:Waktu\|LessThan0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { CLOCKDIV:Waktu|count[6] CLOCKDIV:Waktu|LessThan0~1 } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.491 ns) 2.191 ns CLOCKDIV:Waktu\|LessThan0~4 3 COMB LAB_X1_Y31 1 " "Info: 3: + IC(0.728 ns) + CELL(0.491 ns) = 2.191 ns; Loc. = LAB_X1_Y31; Fanout = 1; COMB Node = 'CLOCKDIV:Waktu\|LessThan0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { CLOCKDIV:Waktu|LessThan0~1 CLOCKDIV:Waktu|LessThan0~4 } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.516 ns) 2.862 ns CLOCKDIV:Waktu\|LessThan0~10 4 COMB LAB_X1_Y31 33 " "Info: 4: + IC(0.155 ns) + CELL(0.516 ns) = 2.862 ns; Loc. = LAB_X1_Y31; Fanout = 33; COMB Node = 'CLOCKDIV:Waktu\|LessThan0~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { CLOCKDIV:Waktu|LessThan0~4 CLOCKDIV:Waktu|LessThan0~10 } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.580 ns) 4.309 ns CLOCKDIV:Waktu\|count\[0\] 5 REG LAB_X2_Y32 3 " "Info: 5: + IC(0.867 ns) + CELL(0.580 ns) = 4.309 ns; Loc. = LAB_X2_Y32; Fanout = 3; REG Node = 'CLOCKDIV:Waktu\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { CLOCKDIV:Waktu|LessThan0~10 CLOCKDIV:Waktu|count[0] } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.909 ns ( 44.30 % ) " "Info: Total cell delay = 1.909 ns ( 44.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 55.70 % ) " "Info: Total interconnect delay = 2.400 ns ( 55.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.309 ns" { CLOCKDIV:Waktu|count[6] CLOCKDIV:Waktu|LessThan0~1 CLOCKDIV:Waktu|LessThan0~4 CLOCKDIV:Waktu|LessThan0~10 CLOCKDIV:Waktu|count[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y22 X10_Y32 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "6 " "Warning: Found 6 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M_US1 0 " "Info: Pin \"M_US1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "K_US1 0 " "Info: Pin \"K_US1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H_US1 0 " "Info: Pin \"H_US1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M_BT1 0 " "Info: Pin \"M_BT1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "K_BT1 0 " "Info: Pin \"K_BT1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H_BT1 0 " "Info: Pin \"H_BT1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Info: Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 20:27:48 2019 " "Info: Processing ended: Sun Nov 17 20:27:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 20:27:49 2019 " "Info: Processing started: Sun Nov 17 20:27:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off topleveltubes -c topleveltubes " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off topleveltubes -c topleveltubes" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Info: Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 20:27:52 2019 " "Info: Processing ended: Sun Nov 17 20:27:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 20:27:52 2019 " "Info: Processing started: Sun Nov 17 20:27:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off topleveltubes -c topleveltubes --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off topleveltubes -c topleveltubes --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock1 " "Info: Assuming node \"Clock1\" is an undefined clock" {  } { { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLOCKDIV:Waktu\|DIVOUT " "Info: Detected ripple clock \"CLOCKDIV:Waktu\|DIVOUT\" as buffer" {  } { { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCKDIV:Waktu\|DIVOUT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock1 register CLOCKDIV:Waktu\|count\[4\] register CLOCKDIV:Waktu\|count\[4\] 225.84 MHz 4.428 ns Internal " "Info: Clock \"Clock1\" has Internal fmax of 225.84 MHz between source register \"CLOCKDIV:Waktu\|count\[4\]\" and destination register \"CLOCKDIV:Waktu\|count\[4\]\" (period= 4.428 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.189 ns + Longest register register " "Info: + Longest register to register delay is 4.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCKDIV:Waktu\|count\[4\] 1 REG LCFF_X2_Y32_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y32_N9; Fanout = 3; REG Node = 'CLOCKDIV:Waktu\|count\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.455 ns) 1.305 ns CLOCKDIV:Waktu\|LessThan0~1 2 COMB LCCOMB_X1_Y32_N16 1 " "Info: 2: + IC(0.850 ns) + CELL(0.455 ns) = 1.305 ns; Loc. = LCCOMB_X1_Y32_N16; Fanout = 1; COMB Node = 'CLOCKDIV:Waktu\|LessThan0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { CLOCKDIV:Waktu|count[4] CLOCKDIV:Waktu|LessThan0~1 } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.512 ns) 2.368 ns CLOCKDIV:Waktu\|LessThan0~4 3 COMB LCCOMB_X1_Y31_N30 1 " "Info: 3: + IC(0.551 ns) + CELL(0.512 ns) = 2.368 ns; Loc. = LCCOMB_X1_Y31_N30; Fanout = 1; COMB Node = 'CLOCKDIV:Waktu\|LessThan0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { CLOCKDIV:Waktu|LessThan0~1 CLOCKDIV:Waktu|LessThan0~4 } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 2.842 ns CLOCKDIV:Waktu\|LessThan0~10 4 COMB LCCOMB_X1_Y31_N0 33 " "Info: 4: + IC(0.296 ns) + CELL(0.178 ns) = 2.842 ns; Loc. = LCCOMB_X1_Y31_N0; Fanout = 33; COMB Node = 'CLOCKDIV:Waktu\|LessThan0~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { CLOCKDIV:Waktu|LessThan0~4 CLOCKDIV:Waktu|LessThan0~10 } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.580 ns) 4.189 ns CLOCKDIV:Waktu\|count\[4\] 5 REG LCFF_X2_Y32_N9 3 " "Info: 5: + IC(0.767 ns) + CELL(0.580 ns) = 4.189 ns; Loc. = LCFF_X2_Y32_N9; Fanout = 3; REG Node = 'CLOCKDIV:Waktu\|count\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { CLOCKDIV:Waktu|LessThan0~10 CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.725 ns ( 41.18 % ) " "Info: Total cell delay = 1.725 ns ( 41.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.464 ns ( 58.82 % ) " "Info: Total interconnect delay = 2.464 ns ( 58.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.189 ns" { CLOCKDIV:Waktu|count[4] CLOCKDIV:Waktu|LessThan0~1 CLOCKDIV:Waktu|LessThan0~4 CLOCKDIV:Waktu|LessThan0~10 CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.189 ns" { CLOCKDIV:Waktu|count[4] {} CLOCKDIV:Waktu|LessThan0~1 {} CLOCKDIV:Waktu|LessThan0~4 {} CLOCKDIV:Waktu|LessThan0~10 {} CLOCKDIV:Waktu|count[4] {} } { 0.000ns 0.850ns 0.551ns 0.296ns 0.767ns } { 0.000ns 0.455ns 0.512ns 0.178ns 0.580ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock1 destination 2.889 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock1\" to destination register is 2.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns Clock1 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.000 ns) 1.143 ns Clock1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.127 ns) + CELL(0.000 ns) = 1.143 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'Clock1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.127 ns" { Clock1 Clock1~clkctrl } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.602 ns) 2.889 ns CLOCKDIV:Waktu\|count\[4\] 3 REG LCFF_X2_Y32_N9 3 " "Info: 3: + IC(1.144 ns) + CELL(0.602 ns) = 2.889 ns; Loc. = LCFF_X2_Y32_N9; Fanout = 3; REG Node = 'CLOCKDIV:Waktu\|count\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { Clock1~clkctrl CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.618 ns ( 56.01 % ) " "Info: Total cell delay = 1.618 ns ( 56.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.271 ns ( 43.99 % ) " "Info: Total interconnect delay = 1.271 ns ( 43.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { Clock1 Clock1~clkctrl CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { Clock1 {} Clock1~combout {} Clock1~clkctrl {} CLOCKDIV:Waktu|count[4] {} } { 0.000ns 0.000ns 0.127ns 1.144ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock1 source 2.889 ns - Longest register " "Info: - Longest clock path from clock \"Clock1\" to source register is 2.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns Clock1 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.000 ns) 1.143 ns Clock1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.127 ns) + CELL(0.000 ns) = 1.143 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'Clock1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.127 ns" { Clock1 Clock1~clkctrl } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.602 ns) 2.889 ns CLOCKDIV:Waktu\|count\[4\] 3 REG LCFF_X2_Y32_N9 3 " "Info: 3: + IC(1.144 ns) + CELL(0.602 ns) = 2.889 ns; Loc. = LCFF_X2_Y32_N9; Fanout = 3; REG Node = 'CLOCKDIV:Waktu\|count\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { Clock1~clkctrl CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.618 ns ( 56.01 % ) " "Info: Total cell delay = 1.618 ns ( 56.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.271 ns ( 43.99 % ) " "Info: Total interconnect delay = 1.271 ns ( 43.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { Clock1 Clock1~clkctrl CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { Clock1 {} Clock1~combout {} Clock1~clkctrl {} CLOCKDIV:Waktu|count[4] {} } { 0.000ns 0.000ns 0.127ns 1.144ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { Clock1 Clock1~clkctrl CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { Clock1 {} Clock1~combout {} Clock1~clkctrl {} CLOCKDIV:Waktu|count[4] {} } { 0.000ns 0.000ns 0.127ns 1.144ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.189 ns" { CLOCKDIV:Waktu|count[4] CLOCKDIV:Waktu|LessThan0~1 CLOCKDIV:Waktu|LessThan0~4 CLOCKDIV:Waktu|LessThan0~10 CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.189 ns" { CLOCKDIV:Waktu|count[4] {} CLOCKDIV:Waktu|LessThan0~1 {} CLOCKDIV:Waktu|LessThan0~4 {} CLOCKDIV:Waktu|LessThan0~10 {} CLOCKDIV:Waktu|count[4] {} } { 0.000ns 0.850ns 0.551ns 0.296ns 0.767ns } { 0.000ns 0.455ns 0.512ns 0.178ns 0.580ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { Clock1 Clock1~clkctrl CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { Clock1 {} Clock1~combout {} Clock1~clkctrl {} CLOCKDIV:Waktu|count[4] {} } { 0.000ns 0.000ns 0.127ns 1.144ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fsm:Lampu\|Counter\[3\] Day1 Clock1 2.155 ns register " "Info: tsu for register \"fsm:Lampu\|Counter\[3\]\" (data pin = \"Day1\", clock pin = \"Clock1\") is 2.155 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.991 ns + Longest pin register " "Info: + Longest pin to register delay is 8.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns Day1 1 PIN PIN_D14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_D14; Fanout = 5; PIN Node = 'Day1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Day1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.562 ns) + CELL(0.542 ns) 6.947 ns fsm:Lampu\|Selector3~0 2 COMB LCCOMB_X55_Y43_N26 2 " "Info: 2: + IC(5.562 ns) + CELL(0.542 ns) = 6.947 ns; Loc. = LCCOMB_X55_Y43_N26; Fanout = 2; COMB Node = 'fsm:Lampu\|Selector3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.104 ns" { Day1 fsm:Lampu|Selector3~0 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.178 ns) 7.447 ns fsm:Lampu\|Counter\[3\]~45 3 COMB LCCOMB_X55_Y43_N0 1 " "Info: 3: + IC(0.322 ns) + CELL(0.178 ns) = 7.447 ns; Loc. = LCCOMB_X55_Y43_N0; Fanout = 1; COMB Node = 'fsm:Lampu\|Counter\[3\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { fsm:Lampu|Selector3~0 fsm:Lampu|Counter[3]~45 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.178 ns) 7.913 ns fsm:Lampu\|Counter\[3\]~47 4 COMB LCCOMB_X55_Y43_N2 1 " "Info: 4: + IC(0.288 ns) + CELL(0.178 ns) = 7.913 ns; Loc. = LCCOMB_X55_Y43_N2; Fanout = 1; COMB Node = 'fsm:Lampu\|Counter\[3\]~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { fsm:Lampu|Counter[3]~45 fsm:Lampu|Counter[3]~47 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 8.392 ns fsm:Lampu\|Counter\[3\]~48 5 COMB LCCOMB_X55_Y43_N28 4 " "Info: 5: + IC(0.301 ns) + CELL(0.178 ns) = 8.392 ns; Loc. = LCCOMB_X55_Y43_N28; Fanout = 4; COMB Node = 'fsm:Lampu\|Counter\[3\]~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { fsm:Lampu|Counter[3]~47 fsm:Lampu|Counter[3]~48 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.177 ns) 8.895 ns fsm:Lampu\|Selector6~0 6 COMB LCCOMB_X55_Y43_N8 1 " "Info: 6: + IC(0.326 ns) + CELL(0.177 ns) = 8.895 ns; Loc. = LCCOMB_X55_Y43_N8; Fanout = 1; COMB Node = 'fsm:Lampu\|Selector6~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.503 ns" { fsm:Lampu|Counter[3]~48 fsm:Lampu|Selector6~0 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.991 ns fsm:Lampu\|Counter\[3\] 7 REG LCFF_X55_Y43_N9 8 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 8.991 ns; Loc. = LCFF_X55_Y43_N9; Fanout = 8; REG Node = 'fsm:Lampu\|Counter\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { fsm:Lampu|Selector6~0 fsm:Lampu|Counter[3] } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.192 ns ( 24.38 % ) " "Info: Total cell delay = 2.192 ns ( 24.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.799 ns ( 75.62 % ) " "Info: Total interconnect delay = 6.799 ns ( 75.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.991 ns" { Day1 fsm:Lampu|Selector3~0 fsm:Lampu|Counter[3]~45 fsm:Lampu|Counter[3]~47 fsm:Lampu|Counter[3]~48 fsm:Lampu|Selector6~0 fsm:Lampu|Counter[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.991 ns" { Day1 {} Day1~combout {} fsm:Lampu|Selector3~0 {} fsm:Lampu|Counter[3]~45 {} fsm:Lampu|Counter[3]~47 {} fsm:Lampu|Counter[3]~48 {} fsm:Lampu|Selector6~0 {} fsm:Lampu|Counter[3] {} } { 0.000ns 0.000ns 5.562ns 0.322ns 0.288ns 0.301ns 0.326ns 0.000ns } { 0.000ns 0.843ns 0.542ns 0.178ns 0.178ns 0.178ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock1 destination 6.798 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock1\" to destination register is 6.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns Clock1 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.879 ns) 3.304 ns CLOCKDIV:Waktu\|DIVOUT 2 REG LCFF_X1_Y31_N17 2 " "Info: 2: + IC(1.409 ns) + CELL(0.879 ns) = 3.304 ns; Loc. = LCFF_X1_Y31_N17; Fanout = 2; REG Node = 'CLOCKDIV:Waktu\|DIVOUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.000 ns) 4.962 ns CLOCKDIV:Waktu\|DIVOUT~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(1.658 ns) + CELL(0.000 ns) = 4.962 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'CLOCKDIV:Waktu\|DIVOUT~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.602 ns) 6.798 ns fsm:Lampu\|Counter\[3\] 4 REG LCFF_X55_Y43_N9 8 " "Info: 4: + IC(1.234 ns) + CELL(0.602 ns) = 6.798 ns; Loc. = LCFF_X55_Y43_N9; Fanout = 8; REG Node = 'fsm:Lampu\|Counter\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { CLOCKDIV:Waktu|DIVOUT~clkctrl fsm:Lampu|Counter[3] } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.497 ns ( 36.73 % ) " "Info: Total cell delay = 2.497 ns ( 36.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.301 ns ( 63.27 % ) " "Info: Total interconnect delay = 4.301 ns ( 63.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl fsm:Lampu|Counter[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { Clock1 {} Clock1~combout {} CLOCKDIV:Waktu|DIVOUT {} CLOCKDIV:Waktu|DIVOUT~clkctrl {} fsm:Lampu|Counter[3] {} } { 0.000ns 0.000ns 1.409ns 1.658ns 1.234ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.991 ns" { Day1 fsm:Lampu|Selector3~0 fsm:Lampu|Counter[3]~45 fsm:Lampu|Counter[3]~47 fsm:Lampu|Counter[3]~48 fsm:Lampu|Selector6~0 fsm:Lampu|Counter[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.991 ns" { Day1 {} Day1~combout {} fsm:Lampu|Selector3~0 {} fsm:Lampu|Counter[3]~45 {} fsm:Lampu|Counter[3]~47 {} fsm:Lampu|Counter[3]~48 {} fsm:Lampu|Selector6~0 {} fsm:Lampu|Counter[3] {} } { 0.000ns 0.000ns 5.562ns 0.322ns 0.288ns 0.301ns 0.326ns 0.000ns } { 0.000ns 0.843ns 0.542ns 0.178ns 0.178ns 0.178ns 0.177ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl fsm:Lampu|Counter[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { Clock1 {} Clock1~combout {} CLOCKDIV:Waktu|DIVOUT {} CLOCKDIV:Waktu|DIVOUT~clkctrl {} fsm:Lampu|Counter[3] {} } { 0.000ns 0.000ns 1.409ns 1.658ns 1.234ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock1 M_BT1 fsm:Lampu\|M_BT 11.095 ns register " "Info: tco from clock \"Clock1\" to destination pin \"M_BT1\" through register \"fsm:Lampu\|M_BT\" is 11.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock1 source 6.798 ns + Longest register " "Info: + Longest clock path from clock \"Clock1\" to source register is 6.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns Clock1 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.879 ns) 3.304 ns CLOCKDIV:Waktu\|DIVOUT 2 REG LCFF_X1_Y31_N17 2 " "Info: 2: + IC(1.409 ns) + CELL(0.879 ns) = 3.304 ns; Loc. = LCFF_X1_Y31_N17; Fanout = 2; REG Node = 'CLOCKDIV:Waktu\|DIVOUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.000 ns) 4.962 ns CLOCKDIV:Waktu\|DIVOUT~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(1.658 ns) + CELL(0.000 ns) = 4.962 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'CLOCKDIV:Waktu\|DIVOUT~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.602 ns) 6.798 ns fsm:Lampu\|M_BT 4 REG LCFF_X54_Y43_N23 1 " "Info: 4: + IC(1.234 ns) + CELL(0.602 ns) = 6.798 ns; Loc. = LCFF_X54_Y43_N23; Fanout = 1; REG Node = 'fsm:Lampu\|M_BT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { CLOCKDIV:Waktu|DIVOUT~clkctrl fsm:Lampu|M_BT } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.497 ns ( 36.73 % ) " "Info: Total cell delay = 2.497 ns ( 36.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.301 ns ( 63.27 % ) " "Info: Total interconnect delay = 4.301 ns ( 63.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl fsm:Lampu|M_BT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { Clock1 {} Clock1~combout {} CLOCKDIV:Waktu|DIVOUT {} CLOCKDIV:Waktu|DIVOUT~clkctrl {} fsm:Lampu|M_BT {} } { 0.000ns 0.000ns 1.409ns 1.658ns 1.234ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.020 ns + Longest register pin " "Info: + Longest register to pin delay is 4.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsm:Lampu\|M_BT 1 REG LCFF_X54_Y43_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y43_N23; Fanout = 1; REG Node = 'fsm:Lampu\|M_BT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:Lampu|M_BT } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(2.996 ns) 4.020 ns M_BT1 2 PIN PIN_F14 0 " "Info: 2: + IC(1.024 ns) + CELL(2.996 ns) = 4.020 ns; Loc. = PIN_F14; Fanout = 0; PIN Node = 'M_BT1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.020 ns" { fsm:Lampu|M_BT M_BT1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.996 ns ( 74.53 % ) " "Info: Total cell delay = 2.996 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 25.47 % ) " "Info: Total interconnect delay = 1.024 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.020 ns" { fsm:Lampu|M_BT M_BT1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.020 ns" { fsm:Lampu|M_BT {} M_BT1 {} } { 0.000ns 1.024ns } { 0.000ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl fsm:Lampu|M_BT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { Clock1 {} Clock1~combout {} CLOCKDIV:Waktu|DIVOUT {} CLOCKDIV:Waktu|DIVOUT~clkctrl {} fsm:Lampu|M_BT {} } { 0.000ns 0.000ns 1.409ns 1.658ns 1.234ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.020 ns" { fsm:Lampu|M_BT M_BT1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.020 ns" { fsm:Lampu|M_BT {} M_BT1 {} } { 0.000ns 1.024ns } { 0.000ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fsm:Lampu\|M_US Reset1 Clock1 2.112 ns register " "Info: th for register \"fsm:Lampu\|M_US\" (data pin = \"Reset1\", clock pin = \"Clock1\") is 2.112 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock1 destination 6.798 ns + Longest register " "Info: + Longest clock path from clock \"Clock1\" to destination register is 6.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns Clock1 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.879 ns) 3.304 ns CLOCKDIV:Waktu\|DIVOUT 2 REG LCFF_X1_Y31_N17 2 " "Info: 2: + IC(1.409 ns) + CELL(0.879 ns) = 3.304 ns; Loc. = LCFF_X1_Y31_N17; Fanout = 2; REG Node = 'CLOCKDIV:Waktu\|DIVOUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.000 ns) 4.962 ns CLOCKDIV:Waktu\|DIVOUT~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(1.658 ns) + CELL(0.000 ns) = 4.962 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'CLOCKDIV:Waktu\|DIVOUT~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.602 ns) 6.798 ns fsm:Lampu\|M_US 4 REG LCFF_X54_Y43_N25 1 " "Info: 4: + IC(1.234 ns) + CELL(0.602 ns) = 6.798 ns; Loc. = LCFF_X54_Y43_N25; Fanout = 1; REG Node = 'fsm:Lampu\|M_US'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { CLOCKDIV:Waktu|DIVOUT~clkctrl fsm:Lampu|M_US } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.497 ns ( 36.73 % ) " "Info: Total cell delay = 2.497 ns ( 36.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.301 ns ( 63.27 % ) " "Info: Total interconnect delay = 4.301 ns ( 63.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl fsm:Lampu|M_US } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { Clock1 {} Clock1~combout {} CLOCKDIV:Waktu|DIVOUT {} CLOCKDIV:Waktu|DIVOUT~clkctrl {} fsm:Lampu|M_US {} } { 0.000ns 0.000ns 1.409ns 1.658ns 1.234ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.972 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns Reset1 1 PIN PIN_M2 7 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M2; Fanout = 7; PIN Node = 'Reset1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.198 ns) + CELL(0.758 ns) 4.972 ns fsm:Lampu\|M_US 2 REG LCFF_X54_Y43_N25 1 " "Info: 2: + IC(3.198 ns) + CELL(0.758 ns) = 4.972 ns; Loc. = LCFF_X54_Y43_N25; Fanout = 1; REG Node = 'fsm:Lampu\|M_US'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.956 ns" { Reset1 fsm:Lampu|M_US } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.774 ns ( 35.68 % ) " "Info: Total cell delay = 1.774 ns ( 35.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.198 ns ( 64.32 % ) " "Info: Total interconnect delay = 3.198 ns ( 64.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.972 ns" { Reset1 fsm:Lampu|M_US } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.972 ns" { Reset1 {} Reset1~combout {} fsm:Lampu|M_US {} } { 0.000ns 0.000ns 3.198ns } { 0.000ns 1.016ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl fsm:Lampu|M_US } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { Clock1 {} Clock1~combout {} CLOCKDIV:Waktu|DIVOUT {} CLOCKDIV:Waktu|DIVOUT~clkctrl {} fsm:Lampu|M_US {} } { 0.000ns 0.000ns 1.409ns 1.658ns 1.234ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.972 ns" { Reset1 fsm:Lampu|M_US } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.972 ns" { Reset1 {} Reset1~combout {} fsm:Lampu|M_US {} } { 0.000ns 0.000ns 3.198ns } { 0.000ns 1.016ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 20:27:53 2019 " "Info: Processing ended: Sun Nov 17 20:27:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Info: Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
