
c:\ACHIP\Xiamatsu\HC32L_eide\_mini_examples\L110_LPrun\EIDE\Release\LPrunTest.elf:     file format elf32-littlearm


Disassembly of section .text:

000000c0 <deregister_tm_clones>:
  c0:	4804      	ldr	r0, [pc, #16]	@ (d4 <deregister_tm_clones+0x14>)
  c2:	4b05      	ldr	r3, [pc, #20]	@ (d8 <deregister_tm_clones+0x18>)
  c4:	b510      	push	{r4, lr}
  c6:	4283      	cmp	r3, r0
  c8:	d003      	beq.n	d2 <deregister_tm_clones+0x12>
  ca:	4b04      	ldr	r3, [pc, #16]	@ (dc <deregister_tm_clones+0x1c>)
  cc:	2b00      	cmp	r3, #0
  ce:	d000      	beq.n	d2 <deregister_tm_clones+0x12>
  d0:	4798      	blx	r3
  d2:	bd10      	pop	{r4, pc}
  d4:	20000004 	.word	0x20000004
  d8:	20000004 	.word	0x20000004
  dc:	00000000 	.word	0x00000000

000000e0 <register_tm_clones>:
  e0:	4806      	ldr	r0, [pc, #24]	@ (fc <register_tm_clones+0x1c>)
  e2:	4907      	ldr	r1, [pc, #28]	@ (100 <_Min_Heap_Size>)
  e4:	1a09      	subs	r1, r1, r0
  e6:	108b      	asrs	r3, r1, #2
  e8:	0fc9      	lsrs	r1, r1, #31
  ea:	18c9      	adds	r1, r1, r3
  ec:	b510      	push	{r4, lr}
  ee:	1049      	asrs	r1, r1, #1
  f0:	d003      	beq.n	fa <register_tm_clones+0x1a>
  f2:	4b04      	ldr	r3, [pc, #16]	@ (104 <_Min_Heap_Size+0x4>)
  f4:	2b00      	cmp	r3, #0
  f6:	d000      	beq.n	fa <register_tm_clones+0x1a>
  f8:	4798      	blx	r3
  fa:	bd10      	pop	{r4, pc}
  fc:	20000004 	.word	0x20000004
 100:	20000004 	.word	0x20000004
 104:	00000000 	.word	0x00000000

00000108 <__do_global_dtors_aux>:
 108:	b510      	push	{r4, lr}
 10a:	4c07      	ldr	r4, [pc, #28]	@ (128 <__do_global_dtors_aux+0x20>)
 10c:	7823      	ldrb	r3, [r4, #0]
 10e:	2b00      	cmp	r3, #0
 110:	d109      	bne.n	126 <__do_global_dtors_aux+0x1e>
 112:	f7ff ffd5 	bl	c0 <deregister_tm_clones>
 116:	4b05      	ldr	r3, [pc, #20]	@ (12c <__do_global_dtors_aux+0x24>)
 118:	2b00      	cmp	r3, #0
 11a:	d002      	beq.n	122 <__do_global_dtors_aux+0x1a>
 11c:	4804      	ldr	r0, [pc, #16]	@ (130 <__do_global_dtors_aux+0x28>)
 11e:	e000      	b.n	122 <__do_global_dtors_aux+0x1a>
 120:	bf00      	nop
 122:	2301      	movs	r3, #1
 124:	7023      	strb	r3, [r4, #0]
 126:	bd10      	pop	{r4, pc}
 128:	20000004 	.word	0x20000004
 12c:	00000000 	.word	0x00000000
 130:	000004b4 	.word	0x000004b4

00000134 <frame_dummy>:
 134:	4b05      	ldr	r3, [pc, #20]	@ (14c <frame_dummy+0x18>)
 136:	b510      	push	{r4, lr}
 138:	2b00      	cmp	r3, #0
 13a:	d003      	beq.n	144 <frame_dummy+0x10>
 13c:	4904      	ldr	r1, [pc, #16]	@ (150 <frame_dummy+0x1c>)
 13e:	4805      	ldr	r0, [pc, #20]	@ (154 <frame_dummy+0x20>)
 140:	e000      	b.n	144 <frame_dummy+0x10>
 142:	bf00      	nop
 144:	f7ff ffcc 	bl	e0 <register_tm_clones>
 148:	bd10      	pop	{r4, pc}
 14a:	46c0      	nop			@ (mov r8, r8)
 14c:	00000000 	.word	0x00000000
 150:	20000008 	.word	0x20000008
 154:	000004b4 	.word	0x000004b4

00000158 <enable_MSO>:
void disable_GPIO_CLK(void) {
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 0;    //  enable CLK to GPIO
}

void enable_MSO(void) {
    M0P_GPIO->P2ADS_f.P24 = 0;           //  not analog
 158:	21c6      	movs	r1, #198	@ 0xc6
 15a:	2310      	movs	r3, #16
 15c:	4814      	ldr	r0, [pc, #80]	@ (1b0 <enable_MSO+0x58>)
 15e:	0049      	lsls	r1, r1, #1
 160:	5842      	ldr	r2, [r0, r1]
 162:	439a      	bics	r2, r3
 164:	5042      	str	r2, [r0, r1]
    M0P_GPIO->P24_SEL = 3;               //  alternate HCLK_out
 166:	2203      	movs	r2, #3
 168:	4912      	ldr	r1, [pc, #72]	@ (1b4 <enable_MSO+0x5c>)
 16a:	600a      	str	r2, [r1, #0]
    M0P_GPIO->P2DIR_f.P24 = 0;           //  output
 16c:	21c0      	movs	r1, #192	@ 0xc0
 16e:	0049      	lsls	r1, r1, #1
 170:	5842      	ldr	r2, [r0, r1]
 172:	439a      	bics	r2, r3
 174:	5042      	str	r2, [r0, r1]
    M0P_GPIO->P2OD_f.P24 = 0;            //  PushPull ( not open drain )
 176:	312c      	adds	r1, #44	@ 0x2c
 178:	5842      	ldr	r2, [r0, r1]
 17a:	439a      	bics	r2, r3
 17c:	5042      	str	r2, [r0, r1]
    M0P_GPIO->P2PD_f.P24 = 0;            //  no Pull Down
 17e:	3908      	subs	r1, #8
 180:	5842      	ldr	r2, [r0, r1]
 182:	439a      	bics	r2, r3
 184:	5042      	str	r2, [r0, r1]
    M0P_GPIO->P2PU_f.P24 = 0;            //  no Pull Up
 186:	3904      	subs	r1, #4
 188:	5842      	ldr	r2, [r0, r1]
 18a:	439a      	bics	r2, r3
 18c:	5042      	str	r2, [r0, r1]
    M0P_GPIO->P2DR_f.P24 = 0;            //  High speed
 18e:	3904      	subs	r1, #4
 190:	5842      	ldr	r2, [r0, r1]
 192:	439a      	bics	r2, r3

    M0P_GPIO->CTRL1_f.HCLK_SEL = 0;
 194:	23c1      	movs	r3, #193	@ 0xc1
    M0P_GPIO->P2DR_f.P24 = 0;            //  High speed
 196:	5042      	str	r2, [r0, r1]
    M0P_GPIO->CTRL1_f.HCLK_SEL = 0;
 198:	009b      	lsls	r3, r3, #2
 19a:	58c2      	ldr	r2, [r0, r3]
 19c:	4906      	ldr	r1, [pc, #24]	@ (1b8 <enable_MSO+0x60>)
 19e:	400a      	ands	r2, r1
 1a0:	50c2      	str	r2, [r0, r3]
    M0P_GPIO->CTRL1_f.HCLK_EN = 1;
 1a2:	2280      	movs	r2, #128	@ 0x80
 1a4:	58c1      	ldr	r1, [r0, r3]
 1a6:	0192      	lsls	r2, r2, #6
 1a8:	430a      	orrs	r2, r1
 1aa:	50c2      	str	r2, [r0, r3]
}
 1ac:	4770      	bx	lr
 1ae:	46c0      	nop			@ (mov r8, r8)
 1b0:	40020c00 	.word	0x40020c00
 1b4:	40020c90 	.word	0x40020c90
 1b8:	fffff3ff 	.word	0xfffff3ff

000001bc <Change_HCLK_PRS>:

void Change_HCLK_PRS(uint32_t k) {
	M0P_CLOCK->SYSCTRL2 = 0x5A5A;
	M0P_CLOCK->SYSCTRL2 = 0xA5A5;
	M0P_CLOCK->SYSCTRL0_f.HCLK_PRS = k;
 1bc:	2107      	movs	r1, #7
	M0P_CLOCK->SYSCTRL2 = 0x5A5A;
 1be:	4a06      	ldr	r2, [pc, #24]	@ (1d8 <Change_HCLK_PRS+0x1c>)
 1c0:	4b06      	ldr	r3, [pc, #24]	@ (1dc <Change_HCLK_PRS+0x20>)
	M0P_CLOCK->SYSCTRL0_f.HCLK_PRS = k;
 1c2:	4008      	ands	r0, r1
	M0P_CLOCK->SYSCTRL2 = 0x5A5A;
 1c4:	6093      	str	r3, [r2, #8]
	M0P_CLOCK->SYSCTRL2 = 0xA5A5;
 1c6:	4b06      	ldr	r3, [pc, #24]	@ (1e0 <Change_HCLK_PRS+0x24>)
	M0P_CLOCK->SYSCTRL0_f.HCLK_PRS = k;
 1c8:	4906      	ldr	r1, [pc, #24]	@ (1e4 <Change_HCLK_PRS+0x28>)
	M0P_CLOCK->SYSCTRL2 = 0xA5A5;
 1ca:	6093      	str	r3, [r2, #8]
	M0P_CLOCK->SYSCTRL0_f.HCLK_PRS = k;
 1cc:	6813      	ldr	r3, [r2, #0]
 1ce:	0180      	lsls	r0, r0, #6
 1d0:	400b      	ands	r3, r1
 1d2:	4303      	orrs	r3, r0
 1d4:	6013      	str	r3, [r2, #0]
}
 1d6:	4770      	bx	lr
 1d8:	40002000 	.word	0x40002000
 1dc:	00005a5a 	.word	0x00005a5a
 1e0:	0000a5a5 	.word	0x0000a5a5
 1e4:	fffffe3f 	.word	0xfffffe3f

000001e8 <delay>:
		delay(0x4000);
        M0P_GPIO->P3OUT_f.P34 = 1;           //  out 0
	}
}	

void delay(uint32_t nTime)  {
 1e8:	b082      	sub	sp, #8
	volatile uint32_t count;

	count = nTime;
 1ea:	9001      	str	r0, [sp, #4]
	while (count--);
 1ec:	9b01      	ldr	r3, [sp, #4]
 1ee:	1e5a      	subs	r2, r3, #1
 1f0:	9201      	str	r2, [sp, #4]
 1f2:	2b00      	cmp	r3, #0
 1f4:	d1fa      	bne.n	1ec <delay+0x4>
}
 1f6:	b002      	add	sp, #8
 1f8:	4770      	bx	lr
	...

000001fc <Clock_RCH_to_RCL>:

void Clock_RCH_to_RCL(void) {
	//M0P_CLOCK->RCL_CR_f.TRIM = (*((volatile uint16_t*) (0x00100C22ul)));
	M0P_CLOCK->RCL_CR_f.TRIM = 1;
 1fc:	2101      	movs	r1, #1
void Clock_RCH_to_RCL(void) {
 1fe:	b510      	push	{r4, lr}
	M0P_CLOCK->RCL_CR_f.TRIM = 1;
 200:	4b13      	ldr	r3, [pc, #76]	@ (250 <Clock_RCH_to_RCL+0x54>)
	M0P_CLOCK->RCL_CR_f.STARTUP = 1;  // 16 cycles
	M0P_CLOCK->SYSCTRL2 = 0x5A5A;
	M0P_CLOCK->SYSCTRL2 = 0xA5A5;
	M0P_CLOCK->SYSCTRL0_f.RCL_EN = 1;
 202:	2004      	movs	r0, #4
	M0P_CLOCK->RCL_CR_f.TRIM = 1;
 204:	695a      	ldr	r2, [r3, #20]
 206:	0a92      	lsrs	r2, r2, #10
 208:	0292      	lsls	r2, r2, #10
 20a:	430a      	orrs	r2, r1
 20c:	615a      	str	r2, [r3, #20]
	M0P_CLOCK->RCL_CR_f.STARTUP = 1;  // 16 cycles
 20e:	6959      	ldr	r1, [r3, #20]
 210:	4a10      	ldr	r2, [pc, #64]	@ (254 <Clock_RCH_to_RCL+0x58>)
 212:	4011      	ands	r1, r2
 214:	2280      	movs	r2, #128	@ 0x80
 216:	00d2      	lsls	r2, r2, #3
 218:	430a      	orrs	r2, r1
 21a:	615a      	str	r2, [r3, #20]
	M0P_CLOCK->SYSCTRL2 = 0x5A5A;
 21c:	490e      	ldr	r1, [pc, #56]	@ (258 <Clock_RCH_to_RCL+0x5c>)
	M0P_CLOCK->SYSCTRL2 = 0xA5A5;
 21e:	4a0f      	ldr	r2, [pc, #60]	@ (25c <Clock_RCH_to_RCL+0x60>)
	M0P_CLOCK->SYSCTRL2 = 0x5A5A;
 220:	6099      	str	r1, [r3, #8]
	M0P_CLOCK->SYSCTRL2 = 0xA5A5;
 222:	609a      	str	r2, [r3, #8]
	M0P_CLOCK->SYSCTRL0_f.RCL_EN = 1;
 224:	681c      	ldr	r4, [r3, #0]
 226:	4320      	orrs	r0, r4
 228:	6018      	str	r0, [r3, #0]
	while (M0P_CLOCK->RCL_CR_f.STABLE == 0);
 22a:	6958      	ldr	r0, [r3, #20]
 22c:	04c0      	lsls	r0, r0, #19
 22e:	d5fc      	bpl.n	22a <Clock_RCH_to_RCL+0x2e>
	M0P_CLOCK->SYSCTRL2 = 0x5A5A;
	M0P_CLOCK->SYSCTRL2 = 0xA5A5;
	M0P_CLOCK->SYSCTRL0_f.CLK_SW4_SEL = 2;
 230:	2030      	movs	r0, #48	@ 0x30
	M0P_CLOCK->SYSCTRL2 = 0x5A5A;
 232:	6099      	str	r1, [r3, #8]
	M0P_CLOCK->SYSCTRL2 = 0xA5A5;
 234:	609a      	str	r2, [r3, #8]
	M0P_CLOCK->SYSCTRL0_f.CLK_SW4_SEL = 2;
 236:	681c      	ldr	r4, [r3, #0]
 238:	4384      	bics	r4, r0
 23a:	3810      	subs	r0, #16
 23c:	4320      	orrs	r0, r4
 23e:	6018      	str	r0, [r3, #0]
	M0P_CLOCK->SYSCTRL2 = 0x5A5A;
 240:	6099      	str	r1, [r3, #8]
	M0P_CLOCK->SYSCTRL2 = 0xA5A5;
	M0P_CLOCK->SYSCTRL0_f.RCH_EN = 0;
 242:	2101      	movs	r1, #1
	M0P_CLOCK->SYSCTRL2 = 0xA5A5;
 244:	609a      	str	r2, [r3, #8]
	M0P_CLOCK->SYSCTRL0_f.RCH_EN = 0;
 246:	681a      	ldr	r2, [r3, #0]
 248:	438a      	bics	r2, r1
 24a:	601a      	str	r2, [r3, #0]
}
 24c:	bd10      	pop	{r4, pc}
 24e:	46c0      	nop			@ (mov r8, r8)
 250:	40002000 	.word	0x40002000
 254:	fffff3ff 	.word	0xfffff3ff
 258:	00005a5a 	.word	0x00005a5a
 25c:	0000a5a5 	.word	0x0000a5a5

00000260 <Disable_GPIO>:
	M0P_CLOCK->SYSCTRL0_f.RCL_EN = 0;
}


void Disable_GPIO(void) {
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 1;    //  enable CLK to GPIO
 260:	2380      	movs	r3, #128	@ 0x80
void Disable_GPIO(void) {
 262:	b530      	push	{r4, r5, lr}
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 1;    //  enable CLK to GPIO
 264:	4a1d      	ldr	r2, [pc, #116]	@ (2dc <Disable_GPIO+0x7c>)
 266:	055b      	lsls	r3, r3, #21
 268:	6a11      	ldr	r1, [r2, #32]

    // digital
    M0P_GPIO->P0ADS = 0x00;
    M0P_GPIO->P1ADS = 0x00;
    M0P_GPIO->P2ADS = 0x00;
 26a:	4d1d      	ldr	r5, [pc, #116]	@ (2e0 <Disable_GPIO+0x80>)
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 1;    //  enable CLK to GPIO
 26c:	430b      	orrs	r3, r1
    M0P_GPIO->P2ADS = 0x00;
 26e:	21c6      	movs	r1, #198	@ 0xc6
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 1;    //  enable CLK to GPIO
 270:	6213      	str	r3, [r2, #32]
    M0P_GPIO->P0ADS = 0x00;
 272:	2300      	movs	r3, #0
 274:	481b      	ldr	r0, [pc, #108]	@ (2e4 <Disable_GPIO+0x84>)
    M0P_GPIO->P2ADS = 0x00;
 276:	0049      	lsls	r1, r1, #1
    M0P_GPIO->P0ADS = 0x00;
 278:	6103      	str	r3, [r0, #16]
    M0P_GPIO->P1ADS = 0x00;
 27a:	6503      	str	r3, [r0, #80]	@ 0x50
    M0P_GPIO->P2ADS = 0x00;
 27c:	506b      	str	r3, [r5, r1]
	M0P_GPIO->P3ADS = 0x00;
 27e:	3140      	adds	r1, #64	@ 0x40
 280:	506b      	str	r3, [r5, r1]

    // output
    M0P_GPIO->P0DIR	= 0x00;
    M0P_GPIO->P1DIR	= 0x00;
    M0P_GPIO->P2DIR	= 0x00;
 282:	394c      	subs	r1, #76	@ 0x4c
    M0P_GPIO->P0DIR	= 0x00;
 284:	6043      	str	r3, [r0, #4]
    M0P_GPIO->P1DIR	= 0x00;
 286:	6443      	str	r3, [r0, #68]	@ 0x44
    M0P_GPIO->P2DIR	= 0x00;
 288:	506b      	str	r3, [r5, r1]
    M0P_GPIO->P3DIR	= 0x00;
 28a:	3140      	adds	r1, #64	@ 0x40
 28c:	506b      	str	r3, [r5, r1]

	// push-pull
	M0P_GPIO->P0OD  = 0x00;
	M0P_GPIO->P1OD  = 0x00;
	M0P_GPIO->P2OD  = 0x00;
 28e:	3914      	subs	r1, #20
	M0P_GPIO->P0OD  = 0x00;
 290:	6303      	str	r3, [r0, #48]	@ 0x30
	M0P_GPIO->P1OD  = 0x00;
 292:	6703      	str	r3, [r0, #112]	@ 0x70
	M0P_GPIO->P2OD  = 0x00;
 294:	506b      	str	r3, [r5, r1]
	M0P_GPIO->P3OD  = 0x00;
 296:	3140      	adds	r1, #64	@ 0x40
 298:	506b      	str	r3, [r5, r1]

	// no pull-up
	M0P_GPIO->P0PU  = 0x00;
	M0P_GPIO->P1PU  = 0x00;
	M0P_GPIO->P2PU  = 0x00;
 29a:	394c      	subs	r1, #76	@ 0x4c
	M0P_GPIO->P0PU  = 0x00;
 29c:	6243      	str	r3, [r0, #36]	@ 0x24
	M0P_GPIO->P1PU  = 0x00;
 29e:	6643      	str	r3, [r0, #100]	@ 0x64
	M0P_GPIO->P2PU  = 0x00;
 2a0:	506b      	str	r3, [r5, r1]
	M0P_GPIO->P3PU  = 0x00;
 2a2:	3140      	adds	r1, #64	@ 0x40
 2a4:	506b      	str	r3, [r5, r1]

	// no pull-down
	M0P_GPIO->P0PD  = 0x00;
	M0P_GPIO->P1PD  = 0x00;
	M0P_GPIO->P2PD  = 0x00;
 2a6:	393c      	subs	r1, #60	@ 0x3c
	M0P_GPIO->P0PD  = 0x00;
 2a8:	6283      	str	r3, [r0, #40]	@ 0x28
	M0P_GPIO->P1PD  = 0x00;
 2aa:	6683      	str	r3, [r0, #104]	@ 0x68
	M0P_GPIO->P2PD  = 0x00;
 2ac:	506b      	str	r3, [r5, r1]
	M0P_GPIO->P3PD  = 0x00;
 2ae:	3140      	adds	r1, #64	@ 0x40
 2b0:	506b      	str	r3, [r5, r1]

	// low speed
	M0P_GPIO->P0DR  = 0xFF;
 2b2:	39e5      	subs	r1, #229	@ 0xe5
 2b4:	6201      	str	r1, [r0, #32]
	M0P_GPIO->P1DR  = 0xFF;
 2b6:	0004      	movs	r4, r0
 2b8:	6601      	str	r1, [r0, #96]	@ 0x60
	M0P_GPIO->P2DR  = 0xFF;
 2ba:	20ce      	movs	r0, #206	@ 0xce
 2bc:	0040      	lsls	r0, r0, #1
 2be:	5029      	str	r1, [r5, r0]
	M0P_GPIO->P3DR  = 0xFF;
 2c0:	3040      	adds	r0, #64	@ 0x40
 2c2:	5029      	str	r1, [r5, r0]

	// out = 1
	M0P_GPIO->P0OUT  = 0x00;
	M0P_GPIO->P1OUT  = 0x00;
	M0P_GPIO->P2OUT  = 0x00;
 2c4:	3189      	adds	r1, #137	@ 0x89
	M0P_GPIO->P0OUT  = 0x00;
 2c6:	60e3      	str	r3, [r4, #12]
	M0P_GPIO->P1OUT  = 0x00;
 2c8:	64e3      	str	r3, [r4, #76]	@ 0x4c
	M0P_GPIO->P2OUT  = 0x00;
 2ca:	506b      	str	r3, [r5, r1]
	M0P_GPIO->P3OUT  = 0x00;
 2cc:	3140      	adds	r1, #64	@ 0x40
 2ce:	506b      	str	r3, [r5, r1]

	M0P_CLOCK->PERI_CLKEN_f.GPIO = 0;    //  disable CLK to GPIO
 2d0:	6a13      	ldr	r3, [r2, #32]
 2d2:	4905      	ldr	r1, [pc, #20]	@ (2e8 <Disable_GPIO+0x88>)
 2d4:	400b      	ands	r3, r1
 2d6:	6213      	str	r3, [r2, #32]
}
 2d8:	bd30      	pop	{r4, r5, pc}
 2da:	46c0      	nop			@ (mov r8, r8)
 2dc:	40002000 	.word	0x40002000
 2e0:	40020c00 	.word	0x40020c00
 2e4:	40020cfc 	.word	0x40020cfc
 2e8:	efffffff 	.word	0xefffffff

000002ec <Config_LPTIM>:
void Disable_LPTIM_CLK(void) {
	M0P_CLOCK->PERI_CLKEN_f.LPTIM = 0;
}

void Config_LPTIM(void) {
	M0P_LPTIMER->CR_f.GATE_P = 0;
 2ec:	4b17      	ldr	r3, [pc, #92]	@ (34c <Config_LPTIM+0x60>)
 2ee:	4918      	ldr	r1, [pc, #96]	@ (350 <Config_LPTIM+0x64>)
 2f0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 2f2:	400a      	ands	r2, r1
 2f4:	66da      	str	r2, [r3, #108]	@ 0x6c
	M0P_LPTIMER->CR_f.GATE = 0;
 2f6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 2f8:	4916      	ldr	r1, [pc, #88]	@ (354 <Config_LPTIM+0x68>)
 2fa:	400a      	ands	r2, r1
 2fc:	66da      	str	r2, [r3, #108]	@ 0x6c
	M0P_LPTIMER->CR_f.TCK_SEL = 0;
 2fe:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 300:	3132      	adds	r1, #50	@ 0x32
 302:	31ff      	adds	r1, #255	@ 0xff
 304:	438a      	bics	r2, r1
 306:	66da      	str	r2, [r3, #108]	@ 0x6c
	M0P_LPTIMER->CR_f.TOG_EN = 0;
 308:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 30a:	3928      	subs	r1, #40	@ 0x28
 30c:	438a      	bics	r2, r1
 30e:	66da      	str	r2, [r3, #108]	@ 0x6c
	M0P_LPTIMER->CR_f.CT = 0;
 310:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 312:	3904      	subs	r1, #4
 314:	438a      	bics	r2, r1
 316:	66da      	str	r2, [r3, #108]	@ 0x6c
	M0P_LPTIMER->CR_f.MD = 1;
 318:	2202      	movs	r2, #2
 31a:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 31c:	430a      	orrs	r2, r1
 31e:	66da      	str	r2, [r3, #108]	@ 0x6c

	M0P_LPTIMER->CR_f.IE = 1;  //  enable Interrupt
 320:	2280      	movs	r2, #128	@ 0x80
 322:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 324:	00d2      	lsls	r2, r2, #3
 326:	430a      	orrs	r2, r1
 328:	66da      	str	r2, [r3, #108]	@ 0x6c
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 32a:	2180      	movs	r1, #128	@ 0x80
 32c:	4a0a      	ldr	r2, [pc, #40]	@ (358 <Config_LPTIM+0x6c>)
 32e:	0289      	lsls	r1, r1, #10
 330:	6011      	str	r1, [r2, #0]
	NVIC_EnableIRQ(17);

	while (M0P_LPTIMER->CR_f.WT_FLAG == 0);
 332:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 334:	0612      	lsls	r2, r2, #24
 336:	d5fc      	bpl.n	332 <Config_LPTIM+0x46>
	M0P_LPTIMER->ARR_f.ARR = 0xE000; //  count from 0xF800 to 0xFFFF  (2048)
 338:	21e0      	movs	r1, #224	@ 0xe0
 33a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 33c:	0209      	lsls	r1, r1, #8
 33e:	0c12      	lsrs	r2, r2, #16
 340:	0412      	lsls	r2, r2, #16
 342:	430a      	orrs	r2, r1
 344:	665a      	str	r2, [r3, #100]	@ 0x64
	M0P_LPTIMER->CNT = 0xE000;
 346:	6619      	str	r1, [r3, #96]	@ 0x60
}
 348:	4770      	bx	lr
 34a:	46c0      	nop			@ (mov r8, r8)
 34c:	40000c00 	.word	0x40000c00
 350:	fffffdff 	.word	0xfffffdff
 354:	fffffeff 	.word	0xfffffeff
 358:	e000e100 	.word	0xe000e100

0000035c <main>:
	SCB->SCR = 4;
}

#define  xPrefix  1

int main(void) {
 35c:	b570      	push	{r4, r5, r6, lr}
	Disable_GPIO();
 35e:	f7ff ff7f 	bl	260 <Disable_GPIO>
	Clock_RCH_to_RCL();
 362:	f7ff ff4b 	bl	1fc <Clock_RCH_to_RCL>
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 1;    //  enable CLK to GPIO
 366:	2380      	movs	r3, #128	@ 0x80
 368:	4c1a      	ldr	r4, [pc, #104]	@ (3d4 <main+0x78>)
 36a:	055b      	lsls	r3, r3, #21
 36c:	6a22      	ldr	r2, [r4, #32]
	M0P_CLOCK->PERI_CLKEN_f.LPTIM = 1;
 36e:	2680      	movs	r6, #128	@ 0x80
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 1;    //  enable CLK to GPIO
 370:	4313      	orrs	r3, r2
 372:	6223      	str	r3, [r4, #32]
	enable_GPIO_CLK();
	enable_MSO();
 374:	f7ff fef0 	bl	158 <enable_MSO>
	delay(32000*xPrefix);
 378:	20fa      	movs	r0, #250	@ 0xfa
 37a:	01c0      	lsls	r0, r0, #7
 37c:	f7ff ff34 	bl	1e8 <delay>
	delay(2000*xPrefix);
	Change_HCLK_PRS(4);
	delay(1000*xPrefix);
	Change_HCLK_PRS(5);
	delay(500*xPrefix); */
	Change_HCLK_PRS(6);
 380:	2006      	movs	r0, #6
 382:	f7ff ff1b 	bl	1bc <Change_HCLK_PRS>
	M0P_CLOCK->PERI_CLKEN_f.LPTIM = 1;
 386:	6a23      	ldr	r3, [r4, #32]
 388:	00b6      	lsls	r6, r6, #2
 38a:	4333      	orrs	r3, r6
 38c:	6223      	str	r3, [r4, #32]
	//delay(500*xPrefix);

	Enable_LPTIM_CLK();
	Config_LPTIM();
 38e:	f7ff ffad 	bl	2ec <Config_LPTIM>
	SCB->SCR = 4;
 392:	2204      	movs	r2, #4
	M0P_LPTIMER->CR_f.TR = 1;  //  Run
 394:	2501      	movs	r5, #1
	SCB->SCR = 4;
 396:	4b10      	ldr	r3, [pc, #64]	@ (3d8 <main+0x7c>)
 398:	611a      	str	r2, [r3, #16]
	M0P_CLOCK->PERI_CLKEN_f.LPTIM = 1;
 39a:	6a23      	ldr	r3, [r4, #32]
 39c:	4333      	orrs	r3, r6
 39e:	6223      	str	r3, [r4, #32]
	M0P_LPTIMER->CR_f.TR = 1;  //  Run
 3a0:	4b0e      	ldr	r3, [pc, #56]	@ (3dc <main+0x80>)
 3a2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 3a4:	432a      	orrs	r2, r5
 3a6:	66da      	str	r2, [r3, #108]	@ 0x6c
	Config_SLEEP();
	while(1) {
		Enable_LPTIM_CLK();
		Run_LPTIM();
		__WFI();
 3a8:	bf30      	wfi
	M0P_LPTIMER->CR_f.TR = 0;  //  Run
 3aa:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
		Stop_LPTIM();
		Disable_LPTIM_CLK();
		delay(100*xPrefix);
 3ac:	2064      	movs	r0, #100	@ 0x64
	M0P_LPTIMER->CR_f.TR = 0;  //  Run
 3ae:	43aa      	bics	r2, r5
 3b0:	66da      	str	r2, [r3, #108]	@ 0x6c
	M0P_CLOCK->PERI_CLKEN_f.LPTIM = 0;
 3b2:	6a23      	ldr	r3, [r4, #32]
 3b4:	4a0a      	ldr	r2, [pc, #40]	@ (3e0 <main+0x84>)
 3b6:	4013      	ands	r3, r2
 3b8:	6223      	str	r3, [r4, #32]
		delay(100*xPrefix);
 3ba:	f7ff ff15 	bl	1e8 <delay>
		Change_HCLK_PRS(2);
 3be:	2002      	movs	r0, #2
 3c0:	f7ff fefc 	bl	1bc <Change_HCLK_PRS>
		delay(8000*xPrefix);
 3c4:	20fa      	movs	r0, #250	@ 0xfa
 3c6:	0140      	lsls	r0, r0, #5
 3c8:	f7ff ff0e 	bl	1e8 <delay>
		Change_HCLK_PRS(5);
 3cc:	2005      	movs	r0, #5
 3ce:	f7ff fef5 	bl	1bc <Change_HCLK_PRS>
	while(1) {
 3d2:	e7e2      	b.n	39a <main+0x3e>
 3d4:	40002000 	.word	0x40002000
 3d8:	e000ed00 	.word	0xe000ed00
 3dc:	40000c00 	.word	0x40000c00
 3e0:	fffffdff 	.word	0xfffffdff

000003e4 <LPTIM_IRQHandler>:
	}
}

void LPTIM_IRQHandler(void) {
	if (M0P_LPTIMER->IFR_f.TF == 1) {
 3e4:	4a04      	ldr	r2, [pc, #16]	@ (3f8 <LPTIM_IRQHandler+0x14>)
 3e6:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 3e8:	07db      	lsls	r3, r3, #31
 3ea:	0fd9      	lsrs	r1, r3, #31
 3ec:	2b00      	cmp	r3, #0
 3ee:	d002      	beq.n	3f6 <LPTIM_IRQHandler+0x12>
		// clear interrupt flag
		M0P_LPTIMER->ICLR_f.TFC = 0;
 3f0:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 3f2:	438b      	bics	r3, r1
 3f4:	6753      	str	r3, [r2, #116]	@ 0x74
	}
}
 3f6:	4770      	bx	lr
 3f8:	40000c00 	.word	0x40000c00

000003fc <Reset_Handler>:
                .weak       Reset_Handler
                .type       Reset_Handler, %function
                .globl      Reset_Handler
Reset_Handler:
                /* Set stack top pointer. */
                ldr         r0, =__StackTop
 3fc:	4810      	ldr	r0, [pc, #64]	@ (440 <Rom_Code+0x10>)
                mov         sp ,r0
 3fe:	4685      	mov	sp, r0

00000400 <CopyData>:
 *
 * All addresses must be aligned to 4 bytes boundary.
 */
                /* Copy data from read only memory to RAM. */
CopyData:
                ldr         r1, =__etext
 400:	4910      	ldr	r1, [pc, #64]	@ (444 <Rom_Code+0x14>)
                ldr         r2, =__data_start__
 402:	4a11      	ldr	r2, [pc, #68]	@ (448 <Rom_Code+0x18>)
                ldr         r3, =__data_end__
 404:	4b11      	ldr	r3, [pc, #68]	@ (44c <Rom_Code+0x1c>)

                subs        r3, r2
 406:	1a9b      	subs	r3, r3, r2
                ble         CopyLoopExit
 408:	dd03      	ble.n	412 <ClearBss>

0000040a <CopyLoop>:
CopyLoop:
                subs        r3, #4
 40a:	3b04      	subs	r3, #4
                ldr         r0, [r1,r3]
 40c:	58c8      	ldr	r0, [r1, r3]
                str         r0, [r2,r3]
 40e:	50d0      	str	r0, [r2, r3]
                bgt         CopyLoop
 410:	dcfb      	bgt.n	40a <CopyLoop>

00000412 <ClearBss>:
 *
 * Both addresses must be aligned to 4 bytes boundary.
 */
                /* Clear BSS section. */
ClearBss:
                ldr         r1, =__bss_start__
 412:	490f      	ldr	r1, [pc, #60]	@ (450 <Rom_Code+0x20>)
                ldr         r2, =__bss_end__
 414:	4a0f      	ldr	r2, [pc, #60]	@ (454 <Rom_Code+0x24>)

                movs        r0, 0
 416:	2000      	movs	r0, #0
                subs        r2, r1
 418:	1a52      	subs	r2, r2, r1
                ble         ClearLoopExit
 41a:	dd02      	ble.n	422 <ClearLoopExit>

0000041c <ClearLoop>:
ClearLoop:
                subs        r2, #4
 41c:	3a04      	subs	r2, #4
                str         r0, [r1, r2]
 41e:	5088      	str	r0, [r1, r2]
                bgt         ClearLoop
 420:	dcfc      	bgt.n	41c <ClearLoop>

00000422 <ClearLoopExit>:
ClearLoopExit:
                /* reset NVIC if in rom debug */
                ldr         r0, =0x20000000
 422:	480d      	ldr	r0, [pc, #52]	@ (458 <Rom_Code+0x28>)
                ldr         r2, =0x0
 424:	4a0d      	ldr	r2, [pc, #52]	@ (45c <Rom_Code+0x2c>)
                movs        r1, #0
 426:	2100      	movs	r1, #0
                add         r1, pc, #0
 428:	a100      	add	r1, pc, #0	@ (adr r1, 42c <ClearLoopExit+0xa>)
                cmp         r1, r0
 42a:	4281      	cmp	r1, r0
                bls         Rom_Code
 42c:	d900      	bls.n	430 <Rom_Code>
                /* ram code base address. */
                add         r2, r0, r2
 42e:	4402      	add	r2, r0

00000430 <Rom_Code>:
Rom_Code:
                /* reset vector table address */
                ldr         r0, =0xE000ED08
 430:	480b      	ldr	r0, [pc, #44]	@ (460 <Rom_Code+0x30>)
                str         r2, [r0]
 432:	6002      	str	r2, [r0, #0]
                /* Call the clock system initialization function. */
                bl          SystemInit
 434:	f000 f818 	bl	468 <SystemInit>
                /* Call static constructors */
                //bl          __libc_init_array
                /* Call the application's entry point. */
                bl          main
 438:	f7ff ff90 	bl	35c <main>
                bx          lr
 43c:	4770      	bx	lr
 43e:	0000      	.short	0x0000
                ldr         r0, =__StackTop
 440:	20000220 	.word	0x20000220
                ldr         r1, =__etext
 444:	000004bc 	.word	0x000004bc
                ldr         r2, =__data_start__
 448:	20000000 	.word	0x20000000
                ldr         r3, =__data_end__
 44c:	20000004 	.word	0x20000004
                ldr         r1, =__bss_start__
 450:	20000004 	.word	0x20000004
                ldr         r2, =__bss_end__
 454:	20000020 	.word	0x20000020
                ldr         r0, =0x20000000
 458:	20000000 	.word	0x20000000
                ldr         r2, =0x0
 45c:	00000000 	.word	0x00000000
                ldr         r0, =0xE000ED08
 460:	e000ed08 	.word	0xe000ed08

00000464 <ADC_IRQHandler>:
;<h> Default handler start.
*/
                .section    .text.Default_Handler, "ax", %progbits
                .align      2
Default_Handler:
                b           .
 464:	e7fe      	b.n	464 <ADC_IRQHandler>
 466:	46c0      	nop			@ (mov r8, r8)

00000468 <SystemInit>:
 ** \return none
 ******************************************************************************/
void SystemInit(void)
{
    // set RCH = 4MHz
    M0P_CLOCK->RCH_CR_f.TRIM = (*((volatile uint16_t*) (0x00100C08ul)));
 468:	4b08      	ldr	r3, [pc, #32]	@ (48c <SystemInit+0x24>)
 46a:	4909      	ldr	r1, [pc, #36]	@ (490 <SystemInit+0x28>)
 46c:	881a      	ldrh	r2, [r3, #0]
 46e:	68cb      	ldr	r3, [r1, #12]
 470:	0552      	lsls	r2, r2, #21
 472:	0adb      	lsrs	r3, r3, #11
 474:	0d52      	lsrs	r2, r2, #21
 476:	02db      	lsls	r3, r3, #11
 478:	4313      	orrs	r3, r2
 47a:	60cb      	str	r3, [r1, #12]
    while (!M0P_CLOCK->RCH_CR_f.STABLE);
 47c:	68cb      	ldr	r3, [r1, #12]
 47e:	051b      	lsls	r3, r3, #20
 480:	d5fc      	bpl.n	47c <SystemInit+0x14>
	SystemCoreClock = 4000000;
 482:	4b04      	ldr	r3, [pc, #16]	@ (494 <SystemInit+0x2c>)
 484:	4a04      	ldr	r2, [pc, #16]	@ (498 <SystemInit+0x30>)
 486:	601a      	str	r2, [r3, #0]

    SystemCoreClockUpdate();
	  
    _HidePinInit();
}
 488:	4770      	bx	lr
 48a:	46c0      	nop			@ (mov r8, r8)
 48c:	00100c08 	.word	0x00100c08
 490:	40002000 	.word	0x40002000
 494:	20000000 	.word	0x20000000
 498:	003d0900 	.word	0x003d0900

0000049c <_init>:
 49c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 49e:	46c0      	nop			@ (mov r8, r8)
 4a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 4a2:	bc08      	pop	{r3}
 4a4:	469e      	mov	lr, r3
 4a6:	4770      	bx	lr

000004a8 <_fini>:
 4a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 4aa:	46c0      	nop			@ (mov r8, r8)
 4ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 4ae:	bc08      	pop	{r3}
 4b0:	469e      	mov	lr, r3
 4b2:	4770      	bx	lr
