
---------- Begin Simulation Statistics ----------
final_tick                               1144506760176                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 117164                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382356                       # Number of bytes of host memory used
host_op_rate                                   137487                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20580.33                       # Real time elapsed on the host
host_tick_rate                                8086989                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2411272363                       # Number of instructions simulated
sim_ops                                    2829518739                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.166433                       # Number of seconds simulated
sim_ticks                                166432901973                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       873448                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1746898                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.260807                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        33484999                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     72383084                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        88584                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     64642720                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1903750                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2014429                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       110679                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        83141202                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         7034443                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         141204456                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        132972768                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        88455                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           82036199                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      29970334                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      4182961                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      2242540                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    411272362                       # Number of instructions committed
system.switch_cpus.commit.committedOps      486118351                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    398792898                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.218974                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.381324                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    275509463     69.09%     69.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     31855548      7.99%     77.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     25225687      6.33%     83.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      7351561      1.84%     85.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     16073484      4.03%     89.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      3793524      0.95%     90.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      4360561      1.09%     91.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4652736      1.17%     92.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     29970334      7.52%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    398792898                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      6986122                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         438592883                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              97620215                       # Number of loads committed
system.switch_cpus.commit.membars             4647715                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    292128545     60.09%     60.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     17197665      3.54%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        29048      0.01%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     97620215     20.08%     83.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     79142878     16.28%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    486118351                       # Class of committed instruction
system.switch_cpus.commit.refs              176763093                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          15613005                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           411272362                       # Number of Instructions Simulated
system.switch_cpus.committedOps             486118351                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.970451                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.970451                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     294608362                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           147                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     33396667                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      489611780                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         28276737                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          61609460                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          94960                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           497                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      14529732                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            83141202                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          55209688                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             343751032                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16381                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              415957799                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          190178                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.208311                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     55273124                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     42423192                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.042188                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    399119257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.231399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.517746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        301838174     75.63%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         13031466      3.27%     78.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6557870      1.64%     80.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         14322600      3.59%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          9633868      2.41%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          7574622      1.90%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          9644253      2.42%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4045261      1.01%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         32471143      8.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    399119257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     412                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       118615                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         82168602                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.243634                       # Inst execution rate
system.switch_cpus.iew.exec_refs            186242285                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           79304457                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          231653                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      98059923                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      4197516                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4777                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     79510030                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    488359583                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     106937828                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       109756                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     496358892                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          76087                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      49619107                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          94960                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      49694976                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     16645795                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         8435                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      9105698                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       439694                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       367148                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         8435                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        31387                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        87228                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         462070795                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             487144426                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.587822                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         271615317                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.220547                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              487176766                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        607484112                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       346258522                       # number of integer regfile writes
system.switch_cpus.ipc                       1.030449                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.030449                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     292928309     59.00%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     17206648      3.47%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            4      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        29050      0.01%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    106972499     21.55%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     79332139     15.98%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      496468649                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            12996071                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026177                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1520440     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         931294      7.17%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5484768     42.20%     61.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       5059569     38.93%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      484091976                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1356651292                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    471518849                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    474918082                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          484162066                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         496468649                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      4197517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2241157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2576                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        14556                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1903360                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    399119257                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.243911                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.007612                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    243029917     60.89%     60.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     44169194     11.07%     71.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     29568674      7.41%     79.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     20724889      5.19%     84.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18568800      4.65%     89.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     19729365      4.94%     94.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     11160982      2.80%     96.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      6239965      1.56%     98.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5927471      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    399119257                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.243909                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       25372744                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     48403909                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     15625577                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     15690777                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      7947422                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4790952                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     98059923                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     79510030                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       596374289                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       16731816                       # number of misc regfile writes
system.switch_cpus.numCycles                399119669                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        54071175                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     491671087                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        9570621                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         34600668                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       19957800                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         74141                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     787103245                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      489096309                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    494845469                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          68992821                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       84230266                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          94960                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     122042603                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3174284                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    600579899                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    119317024                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      5141632                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          86707034                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      4197520                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     10439993                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            857183364                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           977048356                       # The number of ROB writes
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         10421747                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         5218485                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       918820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       918820                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1837640                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         918821                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1144506760176                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             873445                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       690374                       # Transaction distribution
system.membus.trans_dist::CleanEvict           183074                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        873445                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1323837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1296511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2620348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2620348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    100814080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     99355392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    200169472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               200169472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            873450                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  873450    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              873450                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4045900020                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3995479571                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8162092969                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1144506760176                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1144506760176                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1144506760176                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1144506760176                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1144506760176                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1144506760176                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            918815                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1426119                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           29                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1101896                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               5                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            29                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       918786                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           87                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2756373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2756460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    211780608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              211788032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1609224                       # Total snoops (count)
system.tol2bus.snoopTraffic                  88367872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2528044                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.363452                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.480994                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1609222     63.65%     63.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 918821     36.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2528044                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1993566912                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1915679235                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             60465                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1144506760176                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     56482048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          56483712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     44330368                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       44330368                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       441266                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             441279                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       346331                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            346331                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         9998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    339368282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            339378280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         9998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            9998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     266355795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           266355795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     266355795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         9998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    339368282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           605734075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    692662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    874791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000176292562                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        39045                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        39045                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1688375                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            654429                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     441279                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    346331                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   882558                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  692662                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  7741                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           102680                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            48976                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            95830                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           162662                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           170965                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           122932                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            1816                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            9108                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           58156                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          101672                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            58998                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            49046                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            74436                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           132546                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           147066                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           103490                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1816                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            9108                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           58104                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           58029                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.34                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 12196871954                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                4374085000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            28599690704                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    13942.20                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               32692.20                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  722250                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 637567                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                82.56                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               92.05                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               882558                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              692662                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 437377                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 437233                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    103                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    102                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 31741                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 32014                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 39086                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 39041                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 39115                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 39107                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 39201                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 39845                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 39721                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 39195                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 39983                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 39861                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 39065                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 39087                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 39087                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 39045                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 39045                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 39045                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   280                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    83                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       207633                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   483.137382                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   377.281755                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   311.632080                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         1953      0.94%      0.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        45934     22.12%     23.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        33798     16.28%     39.34% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        33998     16.37%     55.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        20220      9.74%     65.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        17377      8.37%     73.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        14875      7.16%     80.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        10227      4.93%     85.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        29251     14.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       207633                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        39045                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.405045                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    21.811948                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     5.113473                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11           49      0.13%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13          847      2.17%      2.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15         1475      3.78%      6.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17         2986      7.65%     13.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19         5696     14.59%     28.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21         5567     14.26%     42.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23         6498     16.64%     59.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25         2703      6.92%     66.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27         4728     12.11%     78.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29         5232     13.40%     91.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31         1582      4.05%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33          840      2.15%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35           99      0.25%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37          741      1.90%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-41            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        39045                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        39045                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.739506                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.714208                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.938531                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            7124     18.25%     18.25% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             178      0.46%     18.70% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           29532     75.64%     94.34% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             176      0.45%     94.79% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            2029      5.20%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        39045                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              55988288                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 495424                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               44328896                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               56483712                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            44330368                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      336.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      266.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   339.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   266.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.71                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.63                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   2.08                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 166432724331                       # Total gap between requests
system.mem_ctrls0.avgGap                    211313.63                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1664                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     55986624                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     44328896                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 9998.023108855883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 336391562.823813319206                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 266346951.080570399761                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           26                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       882532                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       692662                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1018300                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  28598672404                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 3879783816594                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     39165.38                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     32405.25                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   5601265.58                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   86.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           249928560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           132836385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1219212120                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         663237540                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    13137930000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     33841004310                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     35412525600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy       84656674515                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       508.653478                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  91681309099                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   5557500000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  69194092874                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1232613900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           655130850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         5026981260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2952338040                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    13137930000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     68578722360                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      6159595680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy       97743312090                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       587.283590                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  15431833592                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   5557500000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 145443568381                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1144506760176                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     55315968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          55317888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     44037504                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       44037504                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       432156                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             432171                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       344043                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            344043                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        11536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    332361975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            332373511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        11536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           11536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     264596143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           264596143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     264596143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        11536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    332361975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           596969655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    688086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    857099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000163430614                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        39189                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        39189                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1656627                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            650169                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     432171                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    344043                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   864342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  688086                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  7213                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           102640                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            48968                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            87010                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           149973                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           184593                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           115913                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            8172                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           58152                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          101672                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            58092                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            48124                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            69906                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           135278                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           158866                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            93502                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            8172                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           58104                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           58023                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.24                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 13247610335                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                4285645000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            29318779085                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15455.80                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34205.80                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  697293                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 633374                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                81.35                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               92.05                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               864342                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              688086                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 426820                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 426648                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1829                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1829                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 29583                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 29831                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 38298                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 38323                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 39203                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 39315                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 39677                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 39584                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 39225                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 39325                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 40106                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 40084                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 39295                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 39192                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 39192                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 39189                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 39189                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 39189                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   268                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       214523                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   460.981508                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   358.311092                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   306.935115                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         1982      0.92%      0.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        51373     23.95%     24.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        38368     17.89%     42.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        34660     16.16%     58.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        20393      9.51%     68.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        18062      8.42%     76.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        13255      6.18%     83.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         8619      4.02%     87.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        27811     12.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       214523                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        39189                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     21.871622                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    21.098402                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     5.785046                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9            228      0.58%      0.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11          320      0.82%      1.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13         1082      2.76%      4.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15         2586      6.60%     10.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17         3788      9.67%     20.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19         5260     13.42%     33.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21         4552     11.62%     45.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23         6019     15.36%     60.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25         4500     11.48%     72.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27         3946     10.07%     82.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29         3044      7.77%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31          990      2.53%     92.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         1242      3.17%     95.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35          906      2.31%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37          281      0.72%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39            4      0.01%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41          440      1.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-53            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        39189                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        39189                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.557656                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.532613                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.925755                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            9395     23.97%     23.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             212      0.54%     24.51% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           28724     73.30%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             134      0.34%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             642      1.64%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              79      0.20%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        39189                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              54856256                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 461632                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               44036288                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               55317888                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            44037504                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      329.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      264.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   332.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   264.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.64                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.57                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   2.07                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 166432406577                       # Total gap between requests
system.mem_ctrls1.avgGap                    214415.62                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     54854336                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     44036288                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 11536.180510218326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 329588292.637587249279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 264588837.170813113451                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       864312                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       688086                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1074656                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  29317704429                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 3921285416360                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     35821.87                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33920.28                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   5698830.40                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   86.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           242724300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           129007230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1199634240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         648840780                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    13137930000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     34857634080                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     34555533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy       84771304230                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       509.342223                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  89465015353                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   5557500000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  71410386620                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1289012760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           685107555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         4920266820                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2942868960                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    13137930000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     67574921010                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      7005020160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy       97555127265                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       586.152895                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  17622391484                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   5557500000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 143253010489                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1144506760176                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        45369                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45370                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        45369                       # number of overall hits
system.l2.overall_hits::total                   45370                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       873422                       # number of demand (read+write) misses
system.l2.demand_misses::total                 873450                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       873422                       # number of overall misses
system.l2.overall_misses::total                873450                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2537445                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  73615579137                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      73618116582                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2537445                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  73615579137                       # number of overall miss cycles
system.l2.overall_miss_latency::total     73618116582                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       918791                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               918820                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       918791                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              918820                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.950621                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.950621                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.950621                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.950621                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90623.035714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84284.090780                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84284.293986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90623.035714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84284.090780                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84284.293986                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              690374                       # number of writebacks
system.l2.writebacks::total                    690374                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       873422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            873450                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       873422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           873450                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2298181                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  66161121221                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  66163419402                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2298181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  66161121221                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  66163419402                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.950621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.950621                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.950621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.950621                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 82077.892857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75749.318452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75749.521326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 82077.892857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75749.318452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75749.521326                       # average overall mshr miss latency
system.l2.replacements                        1609224                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       735745                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           735745                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       735745                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       735745                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           29                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               29                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           29                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           29                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       183045                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        183045                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       448692                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        448692                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89738.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89738.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       405759                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       405759                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 81151.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81151.800000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2537445                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2537445                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           29                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             29                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.965517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.965517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90623.035714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90623.035714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2298181                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2298181                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.965517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.965517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 82077.892857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82077.892857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        45369                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             45369                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       873417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          873417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  73615130445                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  73615130445                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       918786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        918786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.950621                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.950621                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84284.059556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84284.059556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       873417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       873417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  66160715462                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  66160715462                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.950621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.950621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75749.287525                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75749.287525                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1144506760176                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                     1654725                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1609352                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.028193                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      60.963193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.002353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.002318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    67.032136                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.476275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.523689                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31011448                       # Number of tag accesses
system.l2.tags.data_accesses                 31011448                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    978073858203                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   166432901973                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1144506760176                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099689                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     55209645                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2057309334                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099689                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     55209645                       # number of overall hits
system.cpu.icache.overall_hits::total      2057309334                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          784                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           43                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            827                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          784                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           43                       # number of overall misses
system.cpu.icache.overall_misses::total           827                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3611220                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3611220                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3611220                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3611220                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100473                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     55209688                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2057310161                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100473                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     55209688                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2057310161                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 83981.860465                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4366.650544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 83981.860465                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4366.650544                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           57                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          189                       # number of writebacks
system.cpu.icache.writebacks::total               189                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           29                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2583315                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2583315                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2583315                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2583315                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89079.827586                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89079.827586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89079.827586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89079.827586                       # average overall mshr miss latency
system.cpu.icache.replacements                    189                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099689                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     55209645                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2057309334                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          784                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           43                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           827                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3611220                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3611220                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100473                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     55209688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2057310161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 83981.860465                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4366.650544                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2583315                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2583315                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 89079.827586                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89079.827586                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1144506760176                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.657002                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2057310147                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               813                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2530516.785978                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   619.796392                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.860610                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993263                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.006187                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999450                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       80235097092                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      80235097092                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1144506760176                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1144506760176                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1144506760176                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1144506760176                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1144506760176                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    777031768                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    147424895                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        924456663                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    777031768                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    147424895                       # number of overall hits
system.cpu.dcache.overall_hits::total       924456663                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7218427                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5086670                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12305097                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7218427                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5086670                       # number of overall misses
system.cpu.dcache.overall_misses::total      12305097                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 422733828396                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 422733828396                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 422733828396                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 422733828396                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    784250195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    152511565                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    936761760                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    784250195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    152511565                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    936761760                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009204                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.033353                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013136                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009204                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.033353                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013136                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 83106.202761                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34354.367820                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 83106.202761                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34354.367820                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1267                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   158.375000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7184485                       # number of writebacks
system.cpu.dcache.writebacks::total           7184485                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4167886                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4167886                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4167886                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4167886                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       918784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       918784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       918784                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       918784                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  75199892658                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  75199892658                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  75199892658                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  75199892658                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000981                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006024                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000981                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81847.194398                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81847.194398                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81847.194398                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81847.194398                       # average overall mshr miss latency
system.cpu.dcache.replacements                8137006                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    419537383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     72464981                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       492002364                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3684528                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      5086660                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8771188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 422732918502                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 422732918502                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    423221911                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     77551641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    500773552                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008706                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.065591                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017515                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 83106.187263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48195.628517                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4167881                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4167881                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       918779                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       918779                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  75199437711                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  75199437711                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011847                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001835                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81847.144646                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81847.144646                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    357494385                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     74959914                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      432454299                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3533899                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3533909                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       909894                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       909894                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    361028284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     74959924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    435988208                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009788                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008106                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 90989.400000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     0.257475                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       454947                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       454947                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 90989.400000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90989.400000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18663077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      4182958                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     22846035                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           44                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           12                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1201794                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1201794                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18663121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      4182970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     22846091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 100149.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 21460.607143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       749766                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       749766                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 107109.428571                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 107109.428571                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18663121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      4182954                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     22846075                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18663121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      4182954                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     22846075                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1144506760176                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998800                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           978286035                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8137262                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.222998                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   227.499860                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    28.498940                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.888671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.111324                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31446662894                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31446662894                       # Number of data accesses

---------- End Simulation Statistics   ----------
