
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001180  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001308  08001308  00003034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001308  08001308  00003034  2**0
                  CONTENTS
  4 .ARM          00000008  08001308  08001308  00002308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001310  08001310  00003034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001310  08001310  00002310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001314  08001314  00002314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000034  20000000  08001318  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003034  2**0
                  CONTENTS
 10 .bss          00000048  20000034  20000034  00003034  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000007c  2000007c  00003034  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000183f  00000000  00000000  0000305e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000584  00000000  00000000  0000489d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001e0  00000000  00000000  00004e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000165  00000000  00000000  00005008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002825  00000000  00000000  0000516d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000020d1  00000000  00000000  00007992  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000a535  00000000  00000000  00009a63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00013f98  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000724  00000000  00000000  00013fdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  00014700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000034 	.word	0x20000034
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080012f0 	.word	0x080012f0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000038 	.word	0x20000038
 80001c4:	080012f0 	.word	0x080012f0

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <I2C1_GPIOInits>:
 * PB6-> SCL
 * PB7 -> SDA
 */

void I2C1_GPIOInits(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b084      	sub	sp, #16
 80001dc:	af00      	add	r7, sp, #0
	GPIO_Handle_t I2CPins;

	I2CPins.pGPIOx = GPIOB;
 80001de:	4b0e      	ldr	r3, [pc, #56]	@ (8000218 <I2C1_GPIOInits+0x40>)
 80001e0:	607b      	str	r3, [r7, #4]
	I2CPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80001e2:	2302      	movs	r3, #2
 80001e4:	727b      	strb	r3, [r7, #9]
	I2CPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
 80001e6:	2301      	movs	r3, #1
 80001e8:	733b      	strb	r3, [r7, #12]
	I2CPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 80001ea:	2301      	movs	r3, #1
 80001ec:	72fb      	strb	r3, [r7, #11]
	I2CPins.GPIO_PinConfig.GPIO_PinAltFunMode = 4;
 80001ee:	2304      	movs	r3, #4
 80001f0:	737b      	strb	r3, [r7, #13]
	I2CPins. GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80001f2:	2302      	movs	r3, #2
 80001f4:	72bb      	strb	r3, [r7, #10]

	//scl
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_6;
 80001f6:	2306      	movs	r3, #6
 80001f8:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 80001fa:	1d3b      	adds	r3, r7, #4
 80001fc:	4618      	mov	r0, r3
 80001fe:	f000 f9bb 	bl	8000578 <GPIO_Init>


	//sda
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_7;
 8000202:	2307      	movs	r3, #7
 8000204:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 8000206:	1d3b      	adds	r3, r7, #4
 8000208:	4618      	mov	r0, r3
 800020a:	f000 f9b5 	bl	8000578 <GPIO_Init>


}
 800020e:	bf00      	nop
 8000210:	3710      	adds	r7, #16
 8000212:	46bd      	mov	sp, r7
 8000214:	bd80      	pop	{r7, pc}
 8000216:	bf00      	nop
 8000218:	40020400 	.word	0x40020400

0800021c <I2C1_Inits>:

void I2C1_Inits(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
	I2C1Handle.pI2Cx = I2C1;
 8000220:	4b09      	ldr	r3, [pc, #36]	@ (8000248 <I2C1_Inits+0x2c>)
 8000222:	4a0a      	ldr	r2, [pc, #40]	@ (800024c <I2C1_Inits+0x30>)
 8000224:	601a      	str	r2, [r3, #0]
	I2C1Handle.I2C_Config.I2C_AckControl = I2C_ACK_ENABLE;
 8000226:	4b08      	ldr	r3, [pc, #32]	@ (8000248 <I2C1_Inits+0x2c>)
 8000228:	2201      	movs	r2, #1
 800022a:	725a      	strb	r2, [r3, #9]
	I2C1Handle.I2C_Config.I2C_DeviceAddress = MY_ADDR;
 800022c:	4b06      	ldr	r3, [pc, #24]	@ (8000248 <I2C1_Inits+0x2c>)
 800022e:	2268      	movs	r2, #104	@ 0x68
 8000230:	721a      	strb	r2, [r3, #8]
	I2C1Handle.I2C_Config.I2C_FMDutyCycle = I2C_FM_DUTY_2;
 8000232:	4b05      	ldr	r3, [pc, #20]	@ (8000248 <I2C1_Inits+0x2c>)
 8000234:	2200      	movs	r2, #0
 8000236:	729a      	strb	r2, [r3, #10]
	I2C1Handle.I2C_Config.I2C_SCLSpeed = I2C_SCL_SPEED_SM;
 8000238:	4b03      	ldr	r3, [pc, #12]	@ (8000248 <I2C1_Inits+0x2c>)
 800023a:	4a05      	ldr	r2, [pc, #20]	@ (8000250 <I2C1_Inits+0x34>)
 800023c:	605a      	str	r2, [r3, #4]

	I2C_Init(&I2C1Handle);
 800023e:	4802      	ldr	r0, [pc, #8]	@ (8000248 <I2C1_Inits+0x2c>)
 8000240:	f000 fcac 	bl	8000b9c <I2C_Init>

}
 8000244:	bf00      	nop
 8000246:	bd80      	pop	{r7, pc}
 8000248:	20000050 	.word	0x20000050
 800024c:	40005400 	.word	0x40005400
 8000250:	000186a0 	.word	0x000186a0

08000254 <main>:


int main(void)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	af00      	add	r7, sp, #0

	//i2c pin inits
	I2C1_GPIOInits();
 8000258:	f7ff ffbe 	bl	80001d8 <I2C1_GPIOInits>

	//i2c peripheral configuration
	I2C1_Inits();
 800025c:	f7ff ffde 	bl	800021c <I2C1_Inits>

	//I2C IRQ configurations
	I2C_IRQInterruptConfig(IRQ_NO_I2C1_EV,ENABLE);
 8000260:	2101      	movs	r1, #1
 8000262:	201f      	movs	r0, #31
 8000264:	f000 fd66 	bl	8000d34 <I2C_IRQInterruptConfig>
	I2C_IRQInterruptConfig(IRQ_NO_I2C1_ER,ENABLE);
 8000268:	2101      	movs	r1, #1
 800026a:	2020      	movs	r0, #32
 800026c:	f000 fd62 	bl	8000d34 <I2C_IRQInterruptConfig>

	I2C_SlaveEnableDisableCallbackEvents(I2C1,ENABLE);
 8000270:	2101      	movs	r1, #1
 8000272:	4806      	ldr	r0, [pc, #24]	@ (800028c <main+0x38>)
 8000274:	f000 fb8c 	bl	8000990 <I2C_SlaveEnableDisableCallbackEvents>

	//enable the i2c peripheral
	I2C_PeripheralControl(I2C1,ENABLE);
 8000278:	2101      	movs	r1, #1
 800027a:	4804      	ldr	r0, [pc, #16]	@ (800028c <main+0x38>)
 800027c:	f000 fbbb 	bl	80009f6 <I2C_PeripheralControl>

	//ack bit is made 1 after PE=1
	I2C_ManageAcking(I2C1,I2C_ACK_ENABLE);
 8000280:	2101      	movs	r1, #1
 8000282:	4802      	ldr	r0, [pc, #8]	@ (800028c <main+0x38>)
 8000284:	f000 fd3a 	bl	8000cfc <I2C_ManageAcking>

	while(1);
 8000288:	bf00      	nop
 800028a:	e7fd      	b.n	8000288 <main+0x34>
 800028c:	40005400 	.word	0x40005400

08000290 <I2C1_EV_IRQHandler>:

}


void I2C1_EV_IRQHandler (void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0
	I2C_EV_IRQHandling(&I2C1Handle);
 8000294:	4802      	ldr	r0, [pc, #8]	@ (80002a0 <I2C1_EV_IRQHandler+0x10>)
 8000296:	f000 fea4 	bl	8000fe2 <I2C_EV_IRQHandling>
}
 800029a:	bf00      	nop
 800029c:	bd80      	pop	{r7, pc}
 800029e:	bf00      	nop
 80002a0:	20000050 	.word	0x20000050

080002a4 <I2C1_ER_IRQHandler>:


void I2C1_ER_IRQHandler (void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	af00      	add	r7, sp, #0
	I2C_ER_IRQHandling(&I2C1Handle);
 80002a8:	4802      	ldr	r0, [pc, #8]	@ (80002b4 <I2C1_ER_IRQHandler+0x10>)
 80002aa:	f000 ff76 	bl	800119a <I2C_ER_IRQHandling>
}
 80002ae:	bf00      	nop
 80002b0:	bd80      	pop	{r7, pc}
 80002b2:	bf00      	nop
 80002b4:	20000050 	.word	0x20000050

080002b8 <I2C_ApplicationEventCallback>:




void I2C_ApplicationEventCallback(I2C_Handle_t *pI2CHandle,uint8_t AppEv)
{
 80002b8:	b590      	push	{r4, r7, lr}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
 80002c0:	460b      	mov	r3, r1
 80002c2:	70fb      	strb	r3, [r7, #3]

	static uint8_t commandCode = 0;
	static  uint8_t Cnt = 0;

	if(AppEv == I2C_EV_DATA_REQ)
 80002c4:	78fb      	ldrb	r3, [r7, #3]
 80002c6:	2b08      	cmp	r3, #8
 80002c8:	d123      	bne.n	8000312 <I2C_ApplicationEventCallback+0x5a>
	{
		//Master wants some data. slave has to send it
		if(commandCode == 0x51)
 80002ca:	4b1f      	ldr	r3, [pc, #124]	@ (8000348 <I2C_ApplicationEventCallback+0x90>)
 80002cc:	781b      	ldrb	r3, [r3, #0]
 80002ce:	2b51      	cmp	r3, #81	@ 0x51
 80002d0:	d10b      	bne.n	80002ea <I2C_ApplicationEventCallback+0x32>
		{
			//send the length information to the master
			I2C_SlaveSendData(pI2CHandle->pI2Cx,strlen((char*)Tx_buf));
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	681c      	ldr	r4, [r3, #0]
 80002d6:	481d      	ldr	r0, [pc, #116]	@ (800034c <I2C_ApplicationEventCallback+0x94>)
 80002d8:	f7ff ff76 	bl	80001c8 <strlen>
 80002dc:	4603      	mov	r3, r0
 80002de:	b2db      	uxtb	r3, r3
 80002e0:	4619      	mov	r1, r3
 80002e2:	4620      	mov	r0, r4
 80002e4:	f000 fe63 	bl	8000fae <I2C_SlaveSendData>
	{
		//This happens only during slave reception .
		//Master has ended the I2C communication with the slave.
	}

}
 80002e8:	e029      	b.n	800033e <I2C_ApplicationEventCallback+0x86>
		}else if (commandCode == 0x52)
 80002ea:	4b17      	ldr	r3, [pc, #92]	@ (8000348 <I2C_ApplicationEventCallback+0x90>)
 80002ec:	781b      	ldrb	r3, [r3, #0]
 80002ee:	2b52      	cmp	r3, #82	@ 0x52
 80002f0:	d125      	bne.n	800033e <I2C_ApplicationEventCallback+0x86>
			I2C_SlaveSendData(pI2CHandle->pI2Cx,Tx_buf[Cnt++]);
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	681a      	ldr	r2, [r3, #0]
 80002f6:	4b16      	ldr	r3, [pc, #88]	@ (8000350 <I2C_ApplicationEventCallback+0x98>)
 80002f8:	781b      	ldrb	r3, [r3, #0]
 80002fa:	1c59      	adds	r1, r3, #1
 80002fc:	b2c8      	uxtb	r0, r1
 80002fe:	4914      	ldr	r1, [pc, #80]	@ (8000350 <I2C_ApplicationEventCallback+0x98>)
 8000300:	7008      	strb	r0, [r1, #0]
 8000302:	4619      	mov	r1, r3
 8000304:	4b11      	ldr	r3, [pc, #68]	@ (800034c <I2C_ApplicationEventCallback+0x94>)
 8000306:	5c5b      	ldrb	r3, [r3, r1]
 8000308:	4619      	mov	r1, r3
 800030a:	4610      	mov	r0, r2
 800030c:	f000 fe4f 	bl	8000fae <I2C_SlaveSendData>
}
 8000310:	e015      	b.n	800033e <I2C_ApplicationEventCallback+0x86>
	}else if (AppEv == I2C_EV_DATA_RCV)
 8000312:	78fb      	ldrb	r3, [r7, #3]
 8000314:	2b09      	cmp	r3, #9
 8000316:	d109      	bne.n	800032c <I2C_ApplicationEventCallback+0x74>
		commandCode = I2C_SlaveReceiveData(pI2CHandle->pI2Cx);
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	4618      	mov	r0, r3
 800031e:	f000 fe54 	bl	8000fca <I2C_SlaveReceiveData>
 8000322:	4603      	mov	r3, r0
 8000324:	461a      	mov	r2, r3
 8000326:	4b08      	ldr	r3, [pc, #32]	@ (8000348 <I2C_ApplicationEventCallback+0x90>)
 8000328:	701a      	strb	r2, [r3, #0]
}
 800032a:	e008      	b.n	800033e <I2C_ApplicationEventCallback+0x86>
	}else if (AppEv == I2C_ERROR_AF)
 800032c:	78fb      	ldrb	r3, [r7, #3]
 800032e:	2b05      	cmp	r3, #5
 8000330:	d105      	bne.n	800033e <I2C_ApplicationEventCallback+0x86>
		commandCode = 0xff;
 8000332:	4b05      	ldr	r3, [pc, #20]	@ (8000348 <I2C_ApplicationEventCallback+0x90>)
 8000334:	22ff      	movs	r2, #255	@ 0xff
 8000336:	701a      	strb	r2, [r3, #0]
		Cnt = 0;
 8000338:	4b05      	ldr	r3, [pc, #20]	@ (8000350 <I2C_ApplicationEventCallback+0x98>)
 800033a:	2200      	movs	r2, #0
 800033c:	701a      	strb	r2, [r3, #0]
}
 800033e:	bf00      	nop
 8000340:	370c      	adds	r7, #12
 8000342:	46bd      	mov	sp, r7
 8000344:	bd90      	pop	{r4, r7, pc}
 8000346:	bf00      	nop
 8000348:	20000078 	.word	0x20000078
 800034c:	20000000 	.word	0x20000000
 8000350:	20000079 	.word	0x20000079

08000354 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000354:	480d      	ldr	r0, [pc, #52]	@ (800038c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000356:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000358:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800035c:	480c      	ldr	r0, [pc, #48]	@ (8000390 <LoopForever+0x6>)
  ldr r1, =_edata
 800035e:	490d      	ldr	r1, [pc, #52]	@ (8000394 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000360:	4a0d      	ldr	r2, [pc, #52]	@ (8000398 <LoopForever+0xe>)
  movs r3, #0
 8000362:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000364:	e002      	b.n	800036c <LoopCopyDataInit>

08000366 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000366:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000368:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800036a:	3304      	adds	r3, #4

0800036c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800036c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800036e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000370:	d3f9      	bcc.n	8000366 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000372:	4a0a      	ldr	r2, [pc, #40]	@ (800039c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000374:	4c0a      	ldr	r4, [pc, #40]	@ (80003a0 <LoopForever+0x16>)
  movs r3, #0
 8000376:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000378:	e001      	b.n	800037e <LoopFillZerobss>

0800037a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800037a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800037c:	3204      	adds	r2, #4

0800037e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800037e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000380:	d3fb      	bcc.n	800037a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000382:	f000 ff91 	bl	80012a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000386:	f7ff ff65 	bl	8000254 <main>

0800038a <LoopForever>:

LoopForever:
  b LoopForever
 800038a:	e7fe      	b.n	800038a <LoopForever>
  ldr   r0, =_estack
 800038c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000390:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000394:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 8000398:	08001318 	.word	0x08001318
  ldr r2, =_sbss
 800039c:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 80003a0:	2000007c 	.word	0x2000007c

080003a4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003a4:	e7fe      	b.n	80003a4 <ADC_IRQHandler>
	...

080003a8 <GPIO_PeriClockControl>:
 *
 * @Note              -  none

 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80003a8:	b480      	push	{r7}
 80003aa:	b083      	sub	sp, #12
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
 80003b0:	460b      	mov	r3, r1
 80003b2:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80003b4:	78fb      	ldrb	r3, [r7, #3]
 80003b6:	2b01      	cmp	r3, #1
 80003b8:	d162      	bne.n	8000480 <GPIO_PeriClockControl+0xd8>
	{
		if(pGPIOx == GPIOA)
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	4a64      	ldr	r2, [pc, #400]	@ (8000550 <GPIO_PeriClockControl+0x1a8>)
 80003be:	4293      	cmp	r3, r2
 80003c0:	d106      	bne.n	80003d0 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 80003c2:	4b64      	ldr	r3, [pc, #400]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 80003c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003c6:	4a63      	ldr	r2, [pc, #396]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 80003c8:	f043 0301 	orr.w	r3, r3, #1
 80003cc:	6313      	str	r3, [r2, #48]	@ 0x30
		}else if (pGPIOx == GPIOI)
		{
			GPIOI_PCLK_DI();
		}
	}
}
 80003ce:	e0b9      	b.n	8000544 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOB)
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	4a61      	ldr	r2, [pc, #388]	@ (8000558 <GPIO_PeriClockControl+0x1b0>)
 80003d4:	4293      	cmp	r3, r2
 80003d6:	d106      	bne.n	80003e6 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80003d8:	4b5e      	ldr	r3, [pc, #376]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 80003da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003dc:	4a5d      	ldr	r2, [pc, #372]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 80003de:	f043 0302 	orr.w	r3, r3, #2
 80003e2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003e4:	e0ae      	b.n	8000544 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOC)
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	4a5c      	ldr	r2, [pc, #368]	@ (800055c <GPIO_PeriClockControl+0x1b4>)
 80003ea:	4293      	cmp	r3, r2
 80003ec:	d106      	bne.n	80003fc <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80003ee:	4b59      	ldr	r3, [pc, #356]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 80003f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003f2:	4a58      	ldr	r2, [pc, #352]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 80003f4:	f043 0304 	orr.w	r3, r3, #4
 80003f8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003fa:	e0a3      	b.n	8000544 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOD)
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	4a58      	ldr	r2, [pc, #352]	@ (8000560 <GPIO_PeriClockControl+0x1b8>)
 8000400:	4293      	cmp	r3, r2
 8000402:	d106      	bne.n	8000412 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000404:	4b53      	ldr	r3, [pc, #332]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 8000406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000408:	4a52      	ldr	r2, [pc, #328]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 800040a:	f043 0308 	orr.w	r3, r3, #8
 800040e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000410:	e098      	b.n	8000544 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOE)
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	4a53      	ldr	r2, [pc, #332]	@ (8000564 <GPIO_PeriClockControl+0x1bc>)
 8000416:	4293      	cmp	r3, r2
 8000418:	d106      	bne.n	8000428 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800041a:	4b4e      	ldr	r3, [pc, #312]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 800041c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800041e:	4a4d      	ldr	r2, [pc, #308]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 8000420:	f043 0310 	orr.w	r3, r3, #16
 8000424:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000426:	e08d      	b.n	8000544 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOF)
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	4a4f      	ldr	r2, [pc, #316]	@ (8000568 <GPIO_PeriClockControl+0x1c0>)
 800042c:	4293      	cmp	r3, r2
 800042e:	d106      	bne.n	800043e <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000430:	4b48      	ldr	r3, [pc, #288]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 8000432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000434:	4a47      	ldr	r2, [pc, #284]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 8000436:	f043 0320 	orr.w	r3, r3, #32
 800043a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800043c:	e082      	b.n	8000544 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOG)
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	4a4a      	ldr	r2, [pc, #296]	@ (800056c <GPIO_PeriClockControl+0x1c4>)
 8000442:	4293      	cmp	r3, r2
 8000444:	d106      	bne.n	8000454 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000446:	4b43      	ldr	r3, [pc, #268]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 8000448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800044a:	4a42      	ldr	r2, [pc, #264]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 800044c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000450:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000452:	e077      	b.n	8000544 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOH)
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	4a46      	ldr	r2, [pc, #280]	@ (8000570 <GPIO_PeriClockControl+0x1c8>)
 8000458:	4293      	cmp	r3, r2
 800045a:	d106      	bne.n	800046a <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 800045c:	4b3d      	ldr	r3, [pc, #244]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 800045e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000460:	4a3c      	ldr	r2, [pc, #240]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 8000462:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000466:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000468:	e06c      	b.n	8000544 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOI)
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	4a41      	ldr	r2, [pc, #260]	@ (8000574 <GPIO_PeriClockControl+0x1cc>)
 800046e:	4293      	cmp	r3, r2
 8000470:	d168      	bne.n	8000544 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 8000472:	4b38      	ldr	r3, [pc, #224]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 8000474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000476:	4a37      	ldr	r2, [pc, #220]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 8000478:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800047c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800047e:	e061      	b.n	8000544 <GPIO_PeriClockControl+0x19c>
		if(pGPIOx == GPIOA)
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	4a33      	ldr	r2, [pc, #204]	@ (8000550 <GPIO_PeriClockControl+0x1a8>)
 8000484:	4293      	cmp	r3, r2
 8000486:	d106      	bne.n	8000496 <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 8000488:	4b32      	ldr	r3, [pc, #200]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 800048a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800048c:	4a31      	ldr	r2, [pc, #196]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 800048e:	f023 0301 	bic.w	r3, r3, #1
 8000492:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000494:	e056      	b.n	8000544 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOB)
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	4a2f      	ldr	r2, [pc, #188]	@ (8000558 <GPIO_PeriClockControl+0x1b0>)
 800049a:	4293      	cmp	r3, r2
 800049c:	d106      	bne.n	80004ac <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 800049e:	4b2d      	ldr	r3, [pc, #180]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 80004a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004a2:	4a2c      	ldr	r2, [pc, #176]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 80004a4:	f023 0302 	bic.w	r3, r3, #2
 80004a8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004aa:	e04b      	b.n	8000544 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOC)
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	4a2b      	ldr	r2, [pc, #172]	@ (800055c <GPIO_PeriClockControl+0x1b4>)
 80004b0:	4293      	cmp	r3, r2
 80004b2:	d106      	bne.n	80004c2 <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 80004b4:	4b27      	ldr	r3, [pc, #156]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 80004b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004b8:	4a26      	ldr	r2, [pc, #152]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 80004ba:	f023 0304 	bic.w	r3, r3, #4
 80004be:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004c0:	e040      	b.n	8000544 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOD)
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	4a26      	ldr	r2, [pc, #152]	@ (8000560 <GPIO_PeriClockControl+0x1b8>)
 80004c6:	4293      	cmp	r3, r2
 80004c8:	d106      	bne.n	80004d8 <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 80004ca:	4b22      	ldr	r3, [pc, #136]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 80004cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004ce:	4a21      	ldr	r2, [pc, #132]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 80004d0:	f023 0308 	bic.w	r3, r3, #8
 80004d4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004d6:	e035      	b.n	8000544 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOE)
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	4a22      	ldr	r2, [pc, #136]	@ (8000564 <GPIO_PeriClockControl+0x1bc>)
 80004dc:	4293      	cmp	r3, r2
 80004de:	d106      	bne.n	80004ee <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 80004e0:	4b1c      	ldr	r3, [pc, #112]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 80004e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004e4:	4a1b      	ldr	r2, [pc, #108]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 80004e6:	f023 0310 	bic.w	r3, r3, #16
 80004ea:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004ec:	e02a      	b.n	8000544 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOF)
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	4a1d      	ldr	r2, [pc, #116]	@ (8000568 <GPIO_PeriClockControl+0x1c0>)
 80004f2:	4293      	cmp	r3, r2
 80004f4:	d106      	bne.n	8000504 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 80004f6:	4b17      	ldr	r3, [pc, #92]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 80004f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004fa:	4a16      	ldr	r2, [pc, #88]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 80004fc:	f023 0320 	bic.w	r3, r3, #32
 8000500:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000502:	e01f      	b.n	8000544 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOG)
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	4a19      	ldr	r2, [pc, #100]	@ (800056c <GPIO_PeriClockControl+0x1c4>)
 8000508:	4293      	cmp	r3, r2
 800050a:	d106      	bne.n	800051a <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 800050c:	4b11      	ldr	r3, [pc, #68]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 800050e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000510:	4a10      	ldr	r2, [pc, #64]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 8000512:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000516:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000518:	e014      	b.n	8000544 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOH)
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	4a14      	ldr	r2, [pc, #80]	@ (8000570 <GPIO_PeriClockControl+0x1c8>)
 800051e:	4293      	cmp	r3, r2
 8000520:	d106      	bne.n	8000530 <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 8000522:	4b0c      	ldr	r3, [pc, #48]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 8000524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000526:	4a0b      	ldr	r2, [pc, #44]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 8000528:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800052c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800052e:	e009      	b.n	8000544 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOI)
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	4a10      	ldr	r2, [pc, #64]	@ (8000574 <GPIO_PeriClockControl+0x1cc>)
 8000534:	4293      	cmp	r3, r2
 8000536:	d105      	bne.n	8000544 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 8000538:	4b06      	ldr	r3, [pc, #24]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 800053a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800053c:	4a05      	ldr	r2, [pc, #20]	@ (8000554 <GPIO_PeriClockControl+0x1ac>)
 800053e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000542:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000544:	bf00      	nop
 8000546:	370c      	adds	r7, #12
 8000548:	46bd      	mov	sp, r7
 800054a:	bc80      	pop	{r7}
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop
 8000550:	40020000 	.word	0x40020000
 8000554:	40023800 	.word	0x40023800
 8000558:	40020400 	.word	0x40020400
 800055c:	40020800 	.word	0x40020800
 8000560:	40020c00 	.word	0x40020c00
 8000564:	40021000 	.word	0x40021000
 8000568:	40021400 	.word	0x40021400
 800056c:	40021800 	.word	0x40021800
 8000570:	40021c00 	.word	0x40021c00
 8000574:	40022000 	.word	0x40022000

08000578 <GPIO_Init>:
 * @return          - None
 *
 * @Note            - None
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b086      	sub	sp, #24
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
	 uint32_t temp = 0; //temporary register
 8000580:	2300      	movs	r3, #0
 8000582:	617b      	str	r3, [r7, #20]

	 //enable the peripheral clock

	 GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	2101      	movs	r1, #1
 800058a:	4618      	mov	r0, r3
 800058c:	f7ff ff0c 	bl	80003a8 <GPIO_PeriClockControl>

	//1 . configure the mode of GPIO pin

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	795b      	ldrb	r3, [r3, #5]
 8000594:	2b03      	cmp	r3, #3
 8000596:	d820      	bhi.n	80005da <GPIO_Init+0x62>
	{
		//the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber ) );
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	795b      	ldrb	r3, [r3, #5]
 800059c:	461a      	mov	r2, r3
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	791b      	ldrb	r3, [r3, #4]
 80005a2:	005b      	lsls	r3, r3, #1
 80005a4:	fa02 f303 	lsl.w	r3, r2, r3
 80005a8:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	681a      	ldr	r2, [r3, #0]
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	791b      	ldrb	r3, [r3, #4]
 80005b4:	005b      	lsls	r3, r3, #1
 80005b6:	2103      	movs	r1, #3
 80005b8:	fa01 f303 	lsl.w	r3, r1, r3
 80005bc:	43db      	mvns	r3, r3
 80005be:	4619      	mov	r1, r3
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	400a      	ands	r2, r1
 80005c6:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //setting
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	6819      	ldr	r1, [r3, #0]
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	697a      	ldr	r2, [r7, #20]
 80005d4:	430a      	orrs	r2, r1
 80005d6:	601a      	str	r2, [r3, #0]
 80005d8:	e0cb      	b.n	8000772 <GPIO_Init+0x1fa>

	}else
	{
		//( interrupt mode)
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_FT )
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	795b      	ldrb	r3, [r3, #5]
 80005de:	2b04      	cmp	r3, #4
 80005e0:	d117      	bne.n	8000612 <GPIO_Init+0x9a>
		{
			//1. configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005e2:	4b4b      	ldr	r3, [pc, #300]	@ (8000710 <GPIO_Init+0x198>)
 80005e4:	68db      	ldr	r3, [r3, #12]
 80005e6:	687a      	ldr	r2, [r7, #4]
 80005e8:	7912      	ldrb	r2, [r2, #4]
 80005ea:	4611      	mov	r1, r2
 80005ec:	2201      	movs	r2, #1
 80005ee:	408a      	lsls	r2, r1
 80005f0:	4611      	mov	r1, r2
 80005f2:	4a47      	ldr	r2, [pc, #284]	@ (8000710 <GPIO_Init+0x198>)
 80005f4:	430b      	orrs	r3, r1
 80005f6:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005f8:	4b45      	ldr	r3, [pc, #276]	@ (8000710 <GPIO_Init+0x198>)
 80005fa:	689b      	ldr	r3, [r3, #8]
 80005fc:	687a      	ldr	r2, [r7, #4]
 80005fe:	7912      	ldrb	r2, [r2, #4]
 8000600:	4611      	mov	r1, r2
 8000602:	2201      	movs	r2, #1
 8000604:	408a      	lsls	r2, r1
 8000606:	43d2      	mvns	r2, r2
 8000608:	4611      	mov	r1, r2
 800060a:	4a41      	ldr	r2, [pc, #260]	@ (8000710 <GPIO_Init+0x198>)
 800060c:	400b      	ands	r3, r1
 800060e:	6093      	str	r3, [r2, #8]
 8000610:	e035      	b.n	800067e <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_RT )
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	795b      	ldrb	r3, [r3, #5]
 8000616:	2b05      	cmp	r3, #5
 8000618:	d117      	bne.n	800064a <GPIO_Init+0xd2>
		{
			//1 . configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800061a:	4b3d      	ldr	r3, [pc, #244]	@ (8000710 <GPIO_Init+0x198>)
 800061c:	689b      	ldr	r3, [r3, #8]
 800061e:	687a      	ldr	r2, [r7, #4]
 8000620:	7912      	ldrb	r2, [r2, #4]
 8000622:	4611      	mov	r1, r2
 8000624:	2201      	movs	r2, #1
 8000626:	408a      	lsls	r2, r1
 8000628:	4611      	mov	r1, r2
 800062a:	4a39      	ldr	r2, [pc, #228]	@ (8000710 <GPIO_Init+0x198>)
 800062c:	430b      	orrs	r3, r1
 800062e:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000630:	4b37      	ldr	r3, [pc, #220]	@ (8000710 <GPIO_Init+0x198>)
 8000632:	68db      	ldr	r3, [r3, #12]
 8000634:	687a      	ldr	r2, [r7, #4]
 8000636:	7912      	ldrb	r2, [r2, #4]
 8000638:	4611      	mov	r1, r2
 800063a:	2201      	movs	r2, #1
 800063c:	408a      	lsls	r2, r1
 800063e:	43d2      	mvns	r2, r2
 8000640:	4611      	mov	r1, r2
 8000642:	4a33      	ldr	r2, [pc, #204]	@ (8000710 <GPIO_Init+0x198>)
 8000644:	400b      	ands	r3, r1
 8000646:	60d3      	str	r3, [r2, #12]
 8000648:	e019      	b.n	800067e <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT )
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	795b      	ldrb	r3, [r3, #5]
 800064e:	2b06      	cmp	r3, #6
 8000650:	d115      	bne.n	800067e <GPIO_Init+0x106>
		{
			//1. configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000652:	4b2f      	ldr	r3, [pc, #188]	@ (8000710 <GPIO_Init+0x198>)
 8000654:	689b      	ldr	r3, [r3, #8]
 8000656:	687a      	ldr	r2, [r7, #4]
 8000658:	7912      	ldrb	r2, [r2, #4]
 800065a:	4611      	mov	r1, r2
 800065c:	2201      	movs	r2, #1
 800065e:	408a      	lsls	r2, r1
 8000660:	4611      	mov	r1, r2
 8000662:	4a2b      	ldr	r2, [pc, #172]	@ (8000710 <GPIO_Init+0x198>)
 8000664:	430b      	orrs	r3, r1
 8000666:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000668:	4b29      	ldr	r3, [pc, #164]	@ (8000710 <GPIO_Init+0x198>)
 800066a:	68db      	ldr	r3, [r3, #12]
 800066c:	687a      	ldr	r2, [r7, #4]
 800066e:	7912      	ldrb	r2, [r2, #4]
 8000670:	4611      	mov	r1, r2
 8000672:	2201      	movs	r2, #1
 8000674:	408a      	lsls	r2, r1
 8000676:	4611      	mov	r1, r2
 8000678:	4a25      	ldr	r2, [pc, #148]	@ (8000710 <GPIO_Init+0x198>)
 800067a:	430b      	orrs	r3, r1
 800067c:	60d3      	str	r3, [r2, #12]
		}

		//2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4 ;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	791b      	ldrb	r3, [r3, #4]
 8000682:	089b      	lsrs	r3, r3, #2
 8000684:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	791b      	ldrb	r3, [r3, #4]
 800068a:	f003 0303 	and.w	r3, r3, #3
 800068e:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a1f      	ldr	r2, [pc, #124]	@ (8000714 <GPIO_Init+0x19c>)
 8000696:	4293      	cmp	r3, r2
 8000698:	d04e      	beq.n	8000738 <GPIO_Init+0x1c0>
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4a1e      	ldr	r2, [pc, #120]	@ (8000718 <GPIO_Init+0x1a0>)
 80006a0:	4293      	cmp	r3, r2
 80006a2:	d032      	beq.n	800070a <GPIO_Init+0x192>
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a1c      	ldr	r2, [pc, #112]	@ (800071c <GPIO_Init+0x1a4>)
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d02b      	beq.n	8000706 <GPIO_Init+0x18e>
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4a1b      	ldr	r2, [pc, #108]	@ (8000720 <GPIO_Init+0x1a8>)
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d024      	beq.n	8000702 <GPIO_Init+0x18a>
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a19      	ldr	r2, [pc, #100]	@ (8000724 <GPIO_Init+0x1ac>)
 80006be:	4293      	cmp	r3, r2
 80006c0:	d01d      	beq.n	80006fe <GPIO_Init+0x186>
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4a18      	ldr	r2, [pc, #96]	@ (8000728 <GPIO_Init+0x1b0>)
 80006c8:	4293      	cmp	r3, r2
 80006ca:	d016      	beq.n	80006fa <GPIO_Init+0x182>
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a16      	ldr	r2, [pc, #88]	@ (800072c <GPIO_Init+0x1b4>)
 80006d2:	4293      	cmp	r3, r2
 80006d4:	d00f      	beq.n	80006f6 <GPIO_Init+0x17e>
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	4a15      	ldr	r2, [pc, #84]	@ (8000730 <GPIO_Init+0x1b8>)
 80006dc:	4293      	cmp	r3, r2
 80006de:	d008      	beq.n	80006f2 <GPIO_Init+0x17a>
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4a13      	ldr	r2, [pc, #76]	@ (8000734 <GPIO_Init+0x1bc>)
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d101      	bne.n	80006ee <GPIO_Init+0x176>
 80006ea:	2308      	movs	r3, #8
 80006ec:	e025      	b.n	800073a <GPIO_Init+0x1c2>
 80006ee:	2300      	movs	r3, #0
 80006f0:	e023      	b.n	800073a <GPIO_Init+0x1c2>
 80006f2:	2307      	movs	r3, #7
 80006f4:	e021      	b.n	800073a <GPIO_Init+0x1c2>
 80006f6:	2306      	movs	r3, #6
 80006f8:	e01f      	b.n	800073a <GPIO_Init+0x1c2>
 80006fa:	2305      	movs	r3, #5
 80006fc:	e01d      	b.n	800073a <GPIO_Init+0x1c2>
 80006fe:	2304      	movs	r3, #4
 8000700:	e01b      	b.n	800073a <GPIO_Init+0x1c2>
 8000702:	2303      	movs	r3, #3
 8000704:	e019      	b.n	800073a <GPIO_Init+0x1c2>
 8000706:	2302      	movs	r3, #2
 8000708:	e017      	b.n	800073a <GPIO_Init+0x1c2>
 800070a:	2301      	movs	r3, #1
 800070c:	e015      	b.n	800073a <GPIO_Init+0x1c2>
 800070e:	bf00      	nop
 8000710:	40013c00 	.word	0x40013c00
 8000714:	40020000 	.word	0x40020000
 8000718:	40020400 	.word	0x40020400
 800071c:	40020800 	.word	0x40020800
 8000720:	40020c00 	.word	0x40020c00
 8000724:	40021000 	.word	0x40021000
 8000728:	40021400 	.word	0x40021400
 800072c:	40021800 	.word	0x40021800
 8000730:	40021c00 	.word	0x40021c00
 8000734:	40022000 	.word	0x40022000
 8000738:	2300      	movs	r3, #0
 800073a:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 800073c:	4b59      	ldr	r3, [pc, #356]	@ (80008a4 <GPIO_Init+0x32c>)
 800073e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000740:	4a58      	ldr	r2, [pc, #352]	@ (80008a4 <GPIO_Init+0x32c>)
 8000742:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000746:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] = portcode << ( temp2 * 4);
 8000748:	7c7a      	ldrb	r2, [r7, #17]
 800074a:	7cbb      	ldrb	r3, [r7, #18]
 800074c:	009b      	lsls	r3, r3, #2
 800074e:	fa02 f103 	lsl.w	r1, r2, r3
 8000752:	4a55      	ldr	r2, [pc, #340]	@ (80008a8 <GPIO_Init+0x330>)
 8000754:	7cfb      	ldrb	r3, [r7, #19]
 8000756:	3302      	adds	r3, #2
 8000758:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3 . enable the EXTI interrupt delivery using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 800075c:	4b53      	ldr	r3, [pc, #332]	@ (80008ac <GPIO_Init+0x334>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	687a      	ldr	r2, [r7, #4]
 8000762:	7912      	ldrb	r2, [r2, #4]
 8000764:	4611      	mov	r1, r2
 8000766:	2201      	movs	r2, #1
 8000768:	408a      	lsls	r2, r1
 800076a:	4611      	mov	r1, r2
 800076c:	4a4f      	ldr	r2, [pc, #316]	@ (80008ac <GPIO_Init+0x334>)
 800076e:	430b      	orrs	r3, r1
 8000770:	6013      	str	r3, [r2, #0]
	}

	//2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	799b      	ldrb	r3, [r3, #6]
 8000776:	461a      	mov	r2, r3
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	791b      	ldrb	r3, [r3, #4]
 800077c:	005b      	lsls	r3, r3, #1
 800077e:	fa02 f303 	lsl.w	r3, r2, r3
 8000782:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	689a      	ldr	r2, [r3, #8]
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	791b      	ldrb	r3, [r3, #4]
 800078e:	005b      	lsls	r3, r3, #1
 8000790:	2103      	movs	r1, #3
 8000792:	fa01 f303 	lsl.w	r3, r1, r3
 8000796:	43db      	mvns	r3, r3
 8000798:	4619      	mov	r1, r3
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	400a      	ands	r2, r1
 80007a0:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	6899      	ldr	r1, [r3, #8]
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	697a      	ldr	r2, [r7, #20]
 80007ae:	430a      	orrs	r2, r1
 80007b0:	609a      	str	r2, [r3, #8]

	//3. configure the pull up pull down settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	79db      	ldrb	r3, [r3, #7]
 80007b6:	461a      	mov	r2, r3
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	791b      	ldrb	r3, [r3, #4]
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	fa02 f303 	lsl.w	r3, r2, r3
 80007c2:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	68da      	ldr	r2, [r3, #12]
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	791b      	ldrb	r3, [r3, #4]
 80007ce:	005b      	lsls	r3, r3, #1
 80007d0:	2103      	movs	r1, #3
 80007d2:	fa01 f303 	lsl.w	r3, r1, r3
 80007d6:	43db      	mvns	r3, r3
 80007d8:	4619      	mov	r1, r3
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	400a      	ands	r2, r1
 80007e0:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	68d9      	ldr	r1, [r3, #12]
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	697a      	ldr	r2, [r7, #20]
 80007ee:	430a      	orrs	r2, r1
 80007f0:	60da      	str	r2, [r3, #12]


	//4. configure the out put type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	7a1b      	ldrb	r3, [r3, #8]
 80007f6:	461a      	mov	r2, r3
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	791b      	ldrb	r3, [r3, #4]
 80007fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000800:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	685a      	ldr	r2, [r3, #4]
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	791b      	ldrb	r3, [r3, #4]
 800080c:	4619      	mov	r1, r3
 800080e:	2301      	movs	r3, #1
 8000810:	408b      	lsls	r3, r1
 8000812:	43db      	mvns	r3, r3
 8000814:	4619      	mov	r1, r3
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	400a      	ands	r2, r1
 800081c:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	6859      	ldr	r1, [r3, #4]
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	697a      	ldr	r2, [r7, #20]
 800082a:	430a      	orrs	r2, r1
 800082c:	605a      	str	r2, [r3, #4]

	//5. configure the alternate functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	795b      	ldrb	r3, [r3, #5]
 8000832:	2b02      	cmp	r3, #2
 8000834:	d131      	bne.n	800089a <GPIO_Init+0x322>
	{
		//configure the alternate function registers.
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	791b      	ldrb	r3, [r3, #4]
 800083a:	08db      	lsrs	r3, r3, #3
 800083c:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber  % 8;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	791b      	ldrb	r3, [r3, #4]
 8000842:	f003 0307 	and.w	r3, r3, #7
 8000846:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << ( 4 * temp2 ) ); //clearing
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	7c3a      	ldrb	r2, [r7, #16]
 800084e:	3208      	adds	r2, #8
 8000850:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000854:	7bfb      	ldrb	r3, [r7, #15]
 8000856:	009b      	lsls	r3, r3, #2
 8000858:	220f      	movs	r2, #15
 800085a:	fa02 f303 	lsl.w	r3, r2, r3
 800085e:	43db      	mvns	r3, r3
 8000860:	4618      	mov	r0, r3
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	7c3a      	ldrb	r2, [r7, #16]
 8000868:	4001      	ands	r1, r0
 800086a:	3208      	adds	r2, #8
 800086c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << ( 4 * temp2 ) );
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	7c3a      	ldrb	r2, [r7, #16]
 8000876:	3208      	adds	r2, #8
 8000878:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	7a5b      	ldrb	r3, [r3, #9]
 8000880:	461a      	mov	r2, r3
 8000882:	7bfb      	ldrb	r3, [r7, #15]
 8000884:	009b      	lsls	r3, r3, #2
 8000886:	fa02 f303 	lsl.w	r3, r2, r3
 800088a:	4618      	mov	r0, r3
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	7c3a      	ldrb	r2, [r7, #16]
 8000892:	4301      	orrs	r1, r0
 8000894:	3208      	adds	r2, #8
 8000896:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 800089a:	bf00      	nop
 800089c:	3718      	adds	r7, #24
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	40023800 	.word	0x40023800
 80008a8:	40013800 	.word	0x40013800
 80008ac:	40013c00 	.word	0x40013c00

080008b0 <I2C_ExecuteAddressPhaseWrite>:
 * @return            - None
 *
 * @Note              - Shifts address left by 1 and clears LSB for write
 */
static void I2C_ExecuteAddressPhaseWrite(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
 80008b8:	460b      	mov	r3, r1
 80008ba:	70fb      	strb	r3, [r7, #3]
    SlaveAddr = SlaveAddr << 1;
 80008bc:	78fb      	ldrb	r3, [r7, #3]
 80008be:	005b      	lsls	r3, r3, #1
 80008c0:	70fb      	strb	r3, [r7, #3]
    SlaveAddr &= ~(1); // Clear LSB for write
 80008c2:	78fb      	ldrb	r3, [r7, #3]
 80008c4:	f023 0301 	bic.w	r3, r3, #1
 80008c8:	70fb      	strb	r3, [r7, #3]
    pI2Cx->DR = SlaveAddr;
 80008ca:	78fa      	ldrb	r2, [r7, #3]
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	611a      	str	r2, [r3, #16]
}
 80008d0:	bf00      	nop
 80008d2:	370c      	adds	r7, #12
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bc80      	pop	{r7}
 80008d8:	4770      	bx	lr

080008da <I2C_ExecuteAddressPhaseRead>:
 * @return            - None
 *
 * @Note              - Shifts address left by 1 and sets LSB for read
 */
static void I2C_ExecuteAddressPhaseRead(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr)
{
 80008da:	b480      	push	{r7}
 80008dc:	b083      	sub	sp, #12
 80008de:	af00      	add	r7, sp, #0
 80008e0:	6078      	str	r0, [r7, #4]
 80008e2:	460b      	mov	r3, r1
 80008e4:	70fb      	strb	r3, [r7, #3]
    SlaveAddr = SlaveAddr << 1;
 80008e6:	78fb      	ldrb	r3, [r7, #3]
 80008e8:	005b      	lsls	r3, r3, #1
 80008ea:	70fb      	strb	r3, [r7, #3]
    SlaveAddr |= 1; // Set LSB for read
 80008ec:	78fb      	ldrb	r3, [r7, #3]
 80008ee:	f043 0301 	orr.w	r3, r3, #1
 80008f2:	70fb      	strb	r3, [r7, #3]
    pI2Cx->DR = SlaveAddr;
 80008f4:	78fa      	ldrb	r2, [r7, #3]
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	611a      	str	r2, [r3, #16]
}
 80008fa:	bf00      	nop
 80008fc:	370c      	adds	r7, #12
 80008fe:	46bd      	mov	sp, r7
 8000900:	bc80      	pop	{r7}
 8000902:	4770      	bx	lr

08000904 <I2C_ClearADDRFlag>:
 *
 * @Note              - Implements software sequence (read SR1 then SR2)
 *                    - Handles special case for single byte reception
 */
static void I2C_ClearADDRFlag(I2C_Handle_t *pI2CHandle )
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b084      	sub	sp, #16
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
	uint32_t dummy_read;
	//check for device mode
	if(pI2CHandle->pI2Cx->SR2 & ( 1 << I2C_SR2_MSL))
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	699b      	ldr	r3, [r3, #24]
 8000912:	f003 0301 	and.w	r3, r3, #1
 8000916:	2b00      	cmp	r3, #0
 8000918:	d01f      	beq.n	800095a <I2C_ClearADDRFlag+0x56>
	{
		//device is in master mode
		if(pI2CHandle->TxRxState == I2C_BUSY_IN_RX)
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	7f1b      	ldrb	r3, [r3, #28]
 800091e:	2b01      	cmp	r3, #1
 8000920:	d112      	bne.n	8000948 <I2C_ClearADDRFlag+0x44>
		{
			if(pI2CHandle->RxSize  == 1)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	6a1b      	ldr	r3, [r3, #32]
 8000926:	2b01      	cmp	r3, #1
 8000928:	d11f      	bne.n	800096a <I2C_ClearADDRFlag+0x66>
			{
				//first disable the ack
				I2C_ManageAcking(pI2CHandle->pI2Cx,DISABLE);
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	2100      	movs	r1, #0
 8000930:	4618      	mov	r0, r3
 8000932:	f000 f9e3 	bl	8000cfc <I2C_ManageAcking>

				//clear the ADDR flag ( read SR1 , read SR2)
				dummy_read = pI2CHandle->pI2Cx->SR1;
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	695b      	ldr	r3, [r3, #20]
 800093c:	60fb      	str	r3, [r7, #12]
				dummy_read = pI2CHandle->pI2Cx->SR2;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	699b      	ldr	r3, [r3, #24]
 8000944:	60fb      	str	r3, [r7, #12]
		dummy_read = pI2CHandle->pI2Cx->SR1;
		dummy_read = pI2CHandle->pI2Cx->SR2;
		(void)dummy_read;
	}

}
 8000946:	e010      	b.n	800096a <I2C_ClearADDRFlag+0x66>
			dummy_read = pI2CHandle->pI2Cx->SR1;
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	695b      	ldr	r3, [r3, #20]
 800094e:	60fb      	str	r3, [r7, #12]
			dummy_read = pI2CHandle->pI2Cx->SR2;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	699b      	ldr	r3, [r3, #24]
 8000956:	60fb      	str	r3, [r7, #12]
}
 8000958:	e007      	b.n	800096a <I2C_ClearADDRFlag+0x66>
		dummy_read = pI2CHandle->pI2Cx->SR1;
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	695b      	ldr	r3, [r3, #20]
 8000960:	60fb      	str	r3, [r7, #12]
		dummy_read = pI2CHandle->pI2Cx->SR2;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	699b      	ldr	r3, [r3, #24]
 8000968:	60fb      	str	r3, [r7, #12]
}
 800096a:	bf00      	nop
 800096c:	3710      	adds	r7, #16
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}

08000972 <I2C_GenerateStopCondition>:
 * @return            - None
 *
 * @Note              - Sets the STOP bit in CR1 register
 */
void I2C_GenerateStopCondition(I2C_RegDef_t *pI2Cx)
{
 8000972:	b480      	push	{r7}
 8000974:	b083      	sub	sp, #12
 8000976:	af00      	add	r7, sp, #0
 8000978:	6078      	str	r0, [r7, #4]
    pI2Cx->CR1 |= (1 << I2C_CR1_STOP);
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	601a      	str	r2, [r3, #0]
}
 8000986:	bf00      	nop
 8000988:	370c      	adds	r7, #12
 800098a:	46bd      	mov	sp, r7
 800098c:	bc80      	pop	{r7}
 800098e:	4770      	bx	lr

08000990 <I2C_SlaveEnableDisableCallbackEvents>:
 * @return            - None
 *
 * @Note              - Controls event, buffer and error interrupts
 */
void I2C_SlaveEnableDisableCallbackEvents(I2C_RegDef_t *pI2Cx, uint8_t EnorDi)
{
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
 8000998:	460b      	mov	r3, r1
 800099a:	70fb      	strb	r3, [r7, #3]
    if(EnorDi == ENABLE)
 800099c:	78fb      	ldrb	r3, [r7, #3]
 800099e:	2b01      	cmp	r3, #1
 80009a0:	d112      	bne.n	80009c8 <I2C_SlaveEnableDisableCallbackEvents+0x38>
    {
        pI2Cx->CR2 |= (1 << I2C_CR2_ITEVTEN);
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	685b      	ldr	r3, [r3, #4]
 80009a6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	605a      	str	r2, [r3, #4]
        pI2Cx->CR2 |= (1 << I2C_CR2_ITBUFEN);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	685b      	ldr	r3, [r3, #4]
 80009b2:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	605a      	str	r2, [r3, #4]
        pI2Cx->CR2 |= (1 << I2C_CR2_ITERREN);
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	685b      	ldr	r3, [r3, #4]
 80009be:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	605a      	str	r2, [r3, #4]
    {
        pI2Cx->CR2 &= ~(1 << I2C_CR2_ITEVTEN);
        pI2Cx->CR2 &= ~(1 << I2C_CR2_ITBUFEN);
        pI2Cx->CR2 &= ~(1 << I2C_CR2_ITERREN);
    }
}
 80009c6:	e011      	b.n	80009ec <I2C_SlaveEnableDisableCallbackEvents+0x5c>
        pI2Cx->CR2 &= ~(1 << I2C_CR2_ITEVTEN);
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	685b      	ldr	r3, [r3, #4]
 80009cc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	605a      	str	r2, [r3, #4]
        pI2Cx->CR2 &= ~(1 << I2C_CR2_ITBUFEN);
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	685b      	ldr	r3, [r3, #4]
 80009d8:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	605a      	str	r2, [r3, #4]
        pI2Cx->CR2 &= ~(1 << I2C_CR2_ITERREN);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	685b      	ldr	r3, [r3, #4]
 80009e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	605a      	str	r2, [r3, #4]
}
 80009ec:	bf00      	nop
 80009ee:	370c      	adds	r7, #12
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bc80      	pop	{r7}
 80009f4:	4770      	bx	lr

080009f6 <I2C_PeripheralControl>:
 * @return            - None
 *
 * @Note              - Controls PE (Peripheral Enable) bit in CR1
 */
void I2C_PeripheralControl(I2C_RegDef_t *pI2Cx, uint8_t EnOrDi)
{
 80009f6:	b480      	push	{r7}
 80009f8:	b083      	sub	sp, #12
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	6078      	str	r0, [r7, #4]
 80009fe:	460b      	mov	r3, r1
 8000a00:	70fb      	strb	r3, [r7, #3]
    if(EnOrDi == ENABLE)
 8000a02:	78fb      	ldrb	r3, [r7, #3]
 8000a04:	2b01      	cmp	r3, #1
 8000a06:	d106      	bne.n	8000a16 <I2C_PeripheralControl+0x20>
    {
        pI2Cx->CR1 |= (1 << I2C_CR1_PE);
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	f043 0201 	orr.w	r2, r3, #1
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	601a      	str	r2, [r3, #0]
    }
    else
    {
        pI2Cx->CR1 &= ~(1 << 0);
    }
}
 8000a14:	e005      	b.n	8000a22 <I2C_PeripheralControl+0x2c>
        pI2Cx->CR1 &= ~(1 << 0);
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	f023 0201 	bic.w	r2, r3, #1
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	601a      	str	r2, [r3, #0]
}
 8000a22:	bf00      	nop
 8000a24:	370c      	adds	r7, #12
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bc80      	pop	{r7}
 8000a2a:	4770      	bx	lr

08000a2c <I2C_PeriClockControl>:
 * @return            - None
 *
 * @Note              - Handles clock control for I2C1, I2C2, I2C3
 */
void I2C_PeriClockControl(I2C_RegDef_t *pI2Cx, uint8_t EnorDi)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
 8000a34:	460b      	mov	r3, r1
 8000a36:	70fb      	strb	r3, [r7, #3]
    if(EnorDi == ENABLE)
 8000a38:	78fb      	ldrb	r3, [r7, #3]
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d120      	bne.n	8000a80 <I2C_PeriClockControl+0x54>
    {
        if(pI2Cx == I2C1)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	4a22      	ldr	r2, [pc, #136]	@ (8000acc <I2C_PeriClockControl+0xa0>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d106      	bne.n	8000a54 <I2C_PeriClockControl+0x28>
        {
            I2C1_PCLK_EN();
 8000a46:	4b22      	ldr	r3, [pc, #136]	@ (8000ad0 <I2C_PeriClockControl+0xa4>)
 8000a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a4a:	4a21      	ldr	r2, [pc, #132]	@ (8000ad0 <I2C_PeriClockControl+0xa4>)
 8000a4c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a50:	6413      	str	r3, [r2, #64]	@ 0x40
        else if (pI2Cx == I2C3)
        {
            I2C3_PCLK_DI();
        }
    }
}
 8000a52:	e035      	b.n	8000ac0 <I2C_PeriClockControl+0x94>
        else if (pI2Cx == I2C2)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	4a1f      	ldr	r2, [pc, #124]	@ (8000ad4 <I2C_PeriClockControl+0xa8>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d106      	bne.n	8000a6a <I2C_PeriClockControl+0x3e>
            I2C2_PCLK_EN();
 8000a5c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ad0 <I2C_PeriClockControl+0xa4>)
 8000a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a60:	4a1b      	ldr	r2, [pc, #108]	@ (8000ad0 <I2C_PeriClockControl+0xa4>)
 8000a62:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a66:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a68:	e02a      	b.n	8000ac0 <I2C_PeriClockControl+0x94>
        else if (pI2Cx == I2C3)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	4a1a      	ldr	r2, [pc, #104]	@ (8000ad8 <I2C_PeriClockControl+0xac>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d126      	bne.n	8000ac0 <I2C_PeriClockControl+0x94>
            I2C3_PCLK_EN();
 8000a72:	4b17      	ldr	r3, [pc, #92]	@ (8000ad0 <I2C_PeriClockControl+0xa4>)
 8000a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a76:	4a16      	ldr	r2, [pc, #88]	@ (8000ad0 <I2C_PeriClockControl+0xa4>)
 8000a78:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000a7c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a7e:	e01f      	b.n	8000ac0 <I2C_PeriClockControl+0x94>
        if(pI2Cx == I2C1)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	4a12      	ldr	r2, [pc, #72]	@ (8000acc <I2C_PeriClockControl+0xa0>)
 8000a84:	4293      	cmp	r3, r2
 8000a86:	d106      	bne.n	8000a96 <I2C_PeriClockControl+0x6a>
            I2C1_PCLK_DI();
 8000a88:	4b11      	ldr	r3, [pc, #68]	@ (8000ad0 <I2C_PeriClockControl+0xa4>)
 8000a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a8c:	4a10      	ldr	r2, [pc, #64]	@ (8000ad0 <I2C_PeriClockControl+0xa4>)
 8000a8e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000a92:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a94:	e014      	b.n	8000ac0 <I2C_PeriClockControl+0x94>
        else if (pI2Cx == I2C2)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	4a0e      	ldr	r2, [pc, #56]	@ (8000ad4 <I2C_PeriClockControl+0xa8>)
 8000a9a:	4293      	cmp	r3, r2
 8000a9c:	d106      	bne.n	8000aac <I2C_PeriClockControl+0x80>
            I2C2_PCLK_DI();
 8000a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad0 <I2C_PeriClockControl+0xa4>)
 8000aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa2:	4a0b      	ldr	r2, [pc, #44]	@ (8000ad0 <I2C_PeriClockControl+0xa4>)
 8000aa4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000aa8:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000aaa:	e009      	b.n	8000ac0 <I2C_PeriClockControl+0x94>
        else if (pI2Cx == I2C3)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	4a0a      	ldr	r2, [pc, #40]	@ (8000ad8 <I2C_PeriClockControl+0xac>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d105      	bne.n	8000ac0 <I2C_PeriClockControl+0x94>
            I2C3_PCLK_DI();
 8000ab4:	4b06      	ldr	r3, [pc, #24]	@ (8000ad0 <I2C_PeriClockControl+0xa4>)
 8000ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab8:	4a05      	ldr	r2, [pc, #20]	@ (8000ad0 <I2C_PeriClockControl+0xa4>)
 8000aba:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8000abe:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000ac0:	bf00      	nop
 8000ac2:	370c      	adds	r7, #12
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bc80      	pop	{r7}
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	40005400 	.word	0x40005400
 8000ad0:	40023800 	.word	0x40023800
 8000ad4:	40005800 	.word	0x40005800
 8000ad8:	40005c00 	.word	0x40005c00

08000adc <RCC_GetPLLOutputClock>:
 * @return            - PCLK1 frequency in Hz
 *
 * @Note              - Considers system clock source and prescalers
 */
uint32_t  RCC_GetPLLOutputClock()
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0

	return 0;
 8000ae0:	2300      	movs	r3, #0
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bc80      	pop	{r7}
 8000ae8:	4770      	bx	lr
	...

08000aec <RCC_GetPCLK1Value>:

uint16_t AHB_PreScaler[8] = {2,4,8,16,64,128,256,512};
uint8_t APB1_PreScaler[4] = { 2, 4 , 8, 16};

uint32_t RCC_GetPCLK1Value(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
	uint32_t pclk1,SystemClk;

	uint8_t clksrc,temp,ahbp,apb1p;

	clksrc = ((RCC->CFGR >> 2) & 0x3);
 8000af2:	4b25      	ldr	r3, [pc, #148]	@ (8000b88 <RCC_GetPCLK1Value+0x9c>)
 8000af4:	689b      	ldr	r3, [r3, #8]
 8000af6:	089b      	lsrs	r3, r3, #2
 8000af8:	b2db      	uxtb	r3, r3
 8000afa:	f003 0303 	and.w	r3, r3, #3
 8000afe:	727b      	strb	r3, [r7, #9]

	if(clksrc == 0 )
 8000b00:	7a7b      	ldrb	r3, [r7, #9]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d102      	bne.n	8000b0c <RCC_GetPCLK1Value+0x20>
	{
		SystemClk = 16000000;
 8000b06:	4b21      	ldr	r3, [pc, #132]	@ (8000b8c <RCC_GetPCLK1Value+0xa0>)
 8000b08:	60fb      	str	r3, [r7, #12]
 8000b0a:	e00b      	b.n	8000b24 <RCC_GetPCLK1Value+0x38>
	}else if(clksrc == 1)
 8000b0c:	7a7b      	ldrb	r3, [r7, #9]
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	d102      	bne.n	8000b18 <RCC_GetPCLK1Value+0x2c>
	{
		SystemClk = 8000000;
 8000b12:	4b1f      	ldr	r3, [pc, #124]	@ (8000b90 <RCC_GetPCLK1Value+0xa4>)
 8000b14:	60fb      	str	r3, [r7, #12]
 8000b16:	e005      	b.n	8000b24 <RCC_GetPCLK1Value+0x38>
	}else if (clksrc == 2)
 8000b18:	7a7b      	ldrb	r3, [r7, #9]
 8000b1a:	2b02      	cmp	r3, #2
 8000b1c:	d102      	bne.n	8000b24 <RCC_GetPCLK1Value+0x38>
	{
		SystemClk = RCC_GetPLLOutputClock();
 8000b1e:	f7ff ffdd 	bl	8000adc <RCC_GetPLLOutputClock>
 8000b22:	60f8      	str	r0, [r7, #12]
	}

	//for AHB
	temp = ((RCC->CFGR >> 4 ) & 0xF);
 8000b24:	4b18      	ldr	r3, [pc, #96]	@ (8000b88 <RCC_GetPCLK1Value+0x9c>)
 8000b26:	689b      	ldr	r3, [r3, #8]
 8000b28:	091b      	lsrs	r3, r3, #4
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	f003 030f 	and.w	r3, r3, #15
 8000b30:	723b      	strb	r3, [r7, #8]

	if(temp < 8)
 8000b32:	7a3b      	ldrb	r3, [r7, #8]
 8000b34:	2b07      	cmp	r3, #7
 8000b36:	d802      	bhi.n	8000b3e <RCC_GetPCLK1Value+0x52>
	{
		ahbp = 1;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	72fb      	strb	r3, [r7, #11]
 8000b3c:	e005      	b.n	8000b4a <RCC_GetPCLK1Value+0x5e>
	}else
	{
		ahbp = AHB_PreScaler[temp-8];
 8000b3e:	7a3b      	ldrb	r3, [r7, #8]
 8000b40:	3b08      	subs	r3, #8
 8000b42:	4a14      	ldr	r2, [pc, #80]	@ (8000b94 <RCC_GetPCLK1Value+0xa8>)
 8000b44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b48:	72fb      	strb	r3, [r7, #11]
	}



	//apb1
	temp = ((RCC->CFGR >> 10 ) & 0x7);
 8000b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000b88 <RCC_GetPCLK1Value+0x9c>)
 8000b4c:	689b      	ldr	r3, [r3, #8]
 8000b4e:	0a9b      	lsrs	r3, r3, #10
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	f003 0307 	and.w	r3, r3, #7
 8000b56:	723b      	strb	r3, [r7, #8]

	if(temp < 4)
 8000b58:	7a3b      	ldrb	r3, [r7, #8]
 8000b5a:	2b03      	cmp	r3, #3
 8000b5c:	d802      	bhi.n	8000b64 <RCC_GetPCLK1Value+0x78>
	{
		apb1p = 1;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	72bb      	strb	r3, [r7, #10]
 8000b62:	e004      	b.n	8000b6e <RCC_GetPCLK1Value+0x82>
	}else
	{
		apb1p = APB1_PreScaler[temp-4];
 8000b64:	7a3b      	ldrb	r3, [r7, #8]
 8000b66:	3b04      	subs	r3, #4
 8000b68:	4a0b      	ldr	r2, [pc, #44]	@ (8000b98 <RCC_GetPCLK1Value+0xac>)
 8000b6a:	5cd3      	ldrb	r3, [r2, r3]
 8000b6c:	72bb      	strb	r3, [r7, #10]
	}

	pclk1 =  (SystemClk / ahbp) /apb1p;
 8000b6e:	7afb      	ldrb	r3, [r7, #11]
 8000b70:	68fa      	ldr	r2, [r7, #12]
 8000b72:	fbb2 f2f3 	udiv	r2, r2, r3
 8000b76:	7abb      	ldrb	r3, [r7, #10]
 8000b78:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b7c:	607b      	str	r3, [r7, #4]

	return pclk1;
 8000b7e:	687b      	ldr	r3, [r7, #4]
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	3710      	adds	r7, #16
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	40023800 	.word	0x40023800
 8000b8c:	00f42400 	.word	0x00f42400
 8000b90:	007a1200 	.word	0x007a1200
 8000b94:	20000020 	.word	0x20000020
 8000b98:	20000030 	.word	0x20000030

08000b9c <I2C_Init>:
 *
 * @Note              - Configures timing, addressing and control parameters
 *                    - Handles both standard and fast mode
 */
void I2C_Init(I2C_Handle_t *pI2CHandle)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
    uint32_t tempreg = 0;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	60fb      	str	r3, [r7, #12]

    I2C_PeriClockControl(pI2CHandle->pI2Cx, ENABLE);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2101      	movs	r1, #1
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f7ff ff3c 	bl	8000a2c <I2C_PeriClockControl>

    tempreg |= pI2CHandle->I2C_Config.I2C_AckControl << 10;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	7a5b      	ldrb	r3, [r3, #9]
 8000bb8:	029b      	lsls	r3, r3, #10
 8000bba:	68fa      	ldr	r2, [r7, #12]
 8000bbc:	4313      	orrs	r3, r2
 8000bbe:	60fb      	str	r3, [r7, #12]
    pI2CHandle->pI2Cx->CR1 = tempreg;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	68fa      	ldr	r2, [r7, #12]
 8000bc6:	601a      	str	r2, [r3, #0]

    tempreg = 0;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	60fb      	str	r3, [r7, #12]
    tempreg |= RCC_GetPCLK1Value() / 1000000U;
 8000bcc:	f7ff ff8e 	bl	8000aec <RCC_GetPCLK1Value>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	4a47      	ldr	r2, [pc, #284]	@ (8000cf0 <I2C_Init+0x154>)
 8000bd4:	fba2 2303 	umull	r2, r3, r2, r3
 8000bd8:	0c9b      	lsrs	r3, r3, #18
 8000bda:	68fa      	ldr	r2, [r7, #12]
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	60fb      	str	r3, [r7, #12]
    pI2CHandle->pI2Cx->CR2 = (tempreg & 0x3F);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	68fa      	ldr	r2, [r7, #12]
 8000be6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000bea:	605a      	str	r2, [r3, #4]

    tempreg = 0;
 8000bec:	2300      	movs	r3, #0
 8000bee:	60fb      	str	r3, [r7, #12]
    tempreg |= pI2CHandle->I2C_Config.I2C_DeviceAddress << 1;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	7a1b      	ldrb	r3, [r3, #8]
 8000bf4:	005b      	lsls	r3, r3, #1
 8000bf6:	68fa      	ldr	r2, [r7, #12]
 8000bf8:	4313      	orrs	r3, r2
 8000bfa:	60fb      	str	r3, [r7, #12]
    tempreg |= (1 << 14);
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c02:	60fb      	str	r3, [r7, #12]
    pI2CHandle->pI2Cx->OAR1 = tempreg;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	68fa      	ldr	r2, [r7, #12]
 8000c0a:	609a      	str	r2, [r3, #8]

    uint16_t ccr_value = 0;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	817b      	strh	r3, [r7, #10]
    tempreg = 0;
 8000c10:	2300      	movs	r3, #0
 8000c12:	60fb      	str	r3, [r7, #12]
    if(pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	4a36      	ldr	r2, [pc, #216]	@ (8000cf4 <I2C_Init+0x158>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d80f      	bhi.n	8000c3e <I2C_Init+0xa2>
    {
        ccr_value = (RCC_GetPCLK1Value() / (2 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000c1e:	f7ff ff65 	bl	8000aec <RCC_GetPCLK1Value>
 8000c22:	4602      	mov	r2, r0
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	005b      	lsls	r3, r3, #1
 8000c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c2e:	817b      	strh	r3, [r7, #10]
        tempreg |= (ccr_value & 0xFFF);
 8000c30:	897b      	ldrh	r3, [r7, #10]
 8000c32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c36:	68fa      	ldr	r2, [r7, #12]
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	e02c      	b.n	8000c98 <I2C_Init+0xfc>
    }
    else
    {
        tempreg |= (1 << 15);
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000c44:	60fb      	str	r3, [r7, #12]
        tempreg |= (pI2CHandle->I2C_Config.I2C_FMDutyCycle << 14);
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	7a9b      	ldrb	r3, [r3, #10]
 8000c4a:	039b      	lsls	r3, r3, #14
 8000c4c:	68fa      	ldr	r2, [r7, #12]
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	60fb      	str	r3, [r7, #12]
        if(pI2CHandle->I2C_Config.I2C_FMDutyCycle == I2C_FM_DUTY_2)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	7a9b      	ldrb	r3, [r3, #10]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d10b      	bne.n	8000c72 <I2C_Init+0xd6>
        {
            ccr_value = (RCC_GetPCLK1Value() / (3 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000c5a:	f7ff ff47 	bl	8000aec <RCC_GetPCLK1Value>
 8000c5e:	4601      	mov	r1, r0
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	685a      	ldr	r2, [r3, #4]
 8000c64:	4613      	mov	r3, r2
 8000c66:	005b      	lsls	r3, r3, #1
 8000c68:	4413      	add	r3, r2
 8000c6a:	fbb1 f3f3 	udiv	r3, r1, r3
 8000c6e:	817b      	strh	r3, [r7, #10]
 8000c70:	e00c      	b.n	8000c8c <I2C_Init+0xf0>
        }
        else
        {
            ccr_value = (RCC_GetPCLK1Value() / (25 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000c72:	f7ff ff3b 	bl	8000aec <RCC_GetPCLK1Value>
 8000c76:	4601      	mov	r1, r0
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	685a      	ldr	r2, [r3, #4]
 8000c7c:	4613      	mov	r3, r2
 8000c7e:	009b      	lsls	r3, r3, #2
 8000c80:	4413      	add	r3, r2
 8000c82:	009a      	lsls	r2, r3, #2
 8000c84:	4413      	add	r3, r2
 8000c86:	fbb1 f3f3 	udiv	r3, r1, r3
 8000c8a:	817b      	strh	r3, [r7, #10]
        }
        tempreg |= (ccr_value & 0xFFF);
 8000c8c:	897b      	ldrh	r3, [r7, #10]
 8000c8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c92:	68fa      	ldr	r2, [r7, #12]
 8000c94:	4313      	orrs	r3, r2
 8000c96:	60fb      	str	r3, [r7, #12]
    }
    pI2CHandle->pI2Cx->CCR = tempreg;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	68fa      	ldr	r2, [r7, #12]
 8000c9e:	61da      	str	r2, [r3, #28]

    if(pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	4a13      	ldr	r2, [pc, #76]	@ (8000cf4 <I2C_Init+0x158>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d809      	bhi.n	8000cbe <I2C_Init+0x122>
    {
        tempreg = (RCC_GetPCLK1Value() / 1000000U) + 1;
 8000caa:	f7ff ff1f 	bl	8000aec <RCC_GetPCLK1Value>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	4a0f      	ldr	r2, [pc, #60]	@ (8000cf0 <I2C_Init+0x154>)
 8000cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8000cb6:	0c9b      	lsrs	r3, r3, #18
 8000cb8:	3301      	adds	r3, #1
 8000cba:	60fb      	str	r3, [r7, #12]
 8000cbc:	e00d      	b.n	8000cda <I2C_Init+0x13e>
    }
    else
    {
        tempreg = ((RCC_GetPCLK1Value() * 300) / 1000000000U) + 1;
 8000cbe:	f7ff ff15 	bl	8000aec <RCC_GetPCLK1Value>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000cc8:	fb02 f303 	mul.w	r3, r2, r3
 8000ccc:	0a5b      	lsrs	r3, r3, #9
 8000cce:	4a0a      	ldr	r2, [pc, #40]	@ (8000cf8 <I2C_Init+0x15c>)
 8000cd0:	fba2 2303 	umull	r2, r3, r2, r3
 8000cd4:	09db      	lsrs	r3, r3, #7
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	60fb      	str	r3, [r7, #12]
    }
    pI2CHandle->pI2Cx->TRISE = (tempreg & 0x3F);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	68fa      	ldr	r2, [r7, #12]
 8000ce0:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000ce4:	621a      	str	r2, [r3, #32]
}
 8000ce6:	bf00      	nop
 8000ce8:	3710      	adds	r7, #16
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	431bde83 	.word	0x431bde83
 8000cf4:	000186a0 	.word	0x000186a0
 8000cf8:	00044b83 	.word	0x00044b83

08000cfc <I2C_ManageAcking>:
 *
 * @Note              - Used during receive operations
 *                    - Must be disabled for last byte in single byte receive
 */
void I2C_ManageAcking(I2C_RegDef_t *pI2Cx, uint8_t EnorDi)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
 8000d04:	460b      	mov	r3, r1
 8000d06:	70fb      	strb	r3, [r7, #3]
    if(EnorDi == I2C_ACK_ENABLE)
 8000d08:	78fb      	ldrb	r3, [r7, #3]
 8000d0a:	2b01      	cmp	r3, #1
 8000d0c:	d106      	bne.n	8000d1c <I2C_ManageAcking+0x20>
    {
        pI2Cx->CR1 |= (1 << I2C_CR1_ACK);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	601a      	str	r2, [r3, #0]
    }
    else
    {
        pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);
    }
}
 8000d1a:	e005      	b.n	8000d28 <I2C_ManageAcking+0x2c>
        pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	601a      	str	r2, [r3, #0]
}
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bc80      	pop	{r7}
 8000d30:	4770      	bx	lr
	...

08000d34 <I2C_IRQInterruptConfig>:
 *
 * @Note              - Must be called to enable I2C interrupts
 *                    - Handles all NVIC interrupt set/enable registers
 */
void I2C_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	460a      	mov	r2, r1
 8000d3e:	71fb      	strb	r3, [r7, #7]
 8000d40:	4613      	mov	r3, r2
 8000d42:	71bb      	strb	r3, [r7, #6]
    if(EnorDi == ENABLE)
 8000d44:	79bb      	ldrb	r3, [r7, #6]
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d133      	bne.n	8000db2 <I2C_IRQInterruptConfig+0x7e>
    {
        if(IRQNumber <= 31)
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	2b1f      	cmp	r3, #31
 8000d4e:	d80a      	bhi.n	8000d66 <I2C_IRQInterruptConfig+0x32>
        {
            *NVIC_ISER0 |= (1 << IRQNumber);
 8000d50:	4b34      	ldr	r3, [pc, #208]	@ (8000e24 <I2C_IRQInterruptConfig+0xf0>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	79fa      	ldrb	r2, [r7, #7]
 8000d56:	2101      	movs	r1, #1
 8000d58:	fa01 f202 	lsl.w	r2, r1, r2
 8000d5c:	4611      	mov	r1, r2
 8000d5e:	4a31      	ldr	r2, [pc, #196]	@ (8000e24 <I2C_IRQInterruptConfig+0xf0>)
 8000d60:	430b      	orrs	r3, r1
 8000d62:	6013      	str	r3, [r2, #0]
        else if(IRQNumber >= 6 && IRQNumber < 96)
        {
            *NVIC_ICER3 |= (1 << (IRQNumber % 64));
        }
    }
}
 8000d64:	e059      	b.n	8000e1a <I2C_IRQInterruptConfig+0xe6>
        else if(IRQNumber > 31 && IRQNumber < 64)
 8000d66:	79fb      	ldrb	r3, [r7, #7]
 8000d68:	2b1f      	cmp	r3, #31
 8000d6a:	d90f      	bls.n	8000d8c <I2C_IRQInterruptConfig+0x58>
 8000d6c:	79fb      	ldrb	r3, [r7, #7]
 8000d6e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d70:	d80c      	bhi.n	8000d8c <I2C_IRQInterruptConfig+0x58>
            *NVIC_ISER1 |= (1 << (IRQNumber % 32));
 8000d72:	4b2d      	ldr	r3, [pc, #180]	@ (8000e28 <I2C_IRQInterruptConfig+0xf4>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	79fa      	ldrb	r2, [r7, #7]
 8000d78:	f002 021f 	and.w	r2, r2, #31
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	fa01 f202 	lsl.w	r2, r1, r2
 8000d82:	4611      	mov	r1, r2
 8000d84:	4a28      	ldr	r2, [pc, #160]	@ (8000e28 <I2C_IRQInterruptConfig+0xf4>)
 8000d86:	430b      	orrs	r3, r1
 8000d88:	6013      	str	r3, [r2, #0]
 8000d8a:	e046      	b.n	8000e1a <I2C_IRQInterruptConfig+0xe6>
        else if(IRQNumber >= 64 && IRQNumber < 96)
 8000d8c:	79fb      	ldrb	r3, [r7, #7]
 8000d8e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d90:	d943      	bls.n	8000e1a <I2C_IRQInterruptConfig+0xe6>
 8000d92:	79fb      	ldrb	r3, [r7, #7]
 8000d94:	2b5f      	cmp	r3, #95	@ 0x5f
 8000d96:	d840      	bhi.n	8000e1a <I2C_IRQInterruptConfig+0xe6>
            *NVIC_ISER3 |= (1 << (IRQNumber % 64));
 8000d98:	4b24      	ldr	r3, [pc, #144]	@ (8000e2c <I2C_IRQInterruptConfig+0xf8>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	79fa      	ldrb	r2, [r7, #7]
 8000d9e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000da2:	2101      	movs	r1, #1
 8000da4:	fa01 f202 	lsl.w	r2, r1, r2
 8000da8:	4611      	mov	r1, r2
 8000daa:	4a20      	ldr	r2, [pc, #128]	@ (8000e2c <I2C_IRQInterruptConfig+0xf8>)
 8000dac:	430b      	orrs	r3, r1
 8000dae:	6013      	str	r3, [r2, #0]
}
 8000db0:	e033      	b.n	8000e1a <I2C_IRQInterruptConfig+0xe6>
        if(IRQNumber <= 31)
 8000db2:	79fb      	ldrb	r3, [r7, #7]
 8000db4:	2b1f      	cmp	r3, #31
 8000db6:	d80a      	bhi.n	8000dce <I2C_IRQInterruptConfig+0x9a>
            *NVIC_ICER0 |= (1 << IRQNumber);
 8000db8:	4b1d      	ldr	r3, [pc, #116]	@ (8000e30 <I2C_IRQInterruptConfig+0xfc>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	79fa      	ldrb	r2, [r7, #7]
 8000dbe:	2101      	movs	r1, #1
 8000dc0:	fa01 f202 	lsl.w	r2, r1, r2
 8000dc4:	4611      	mov	r1, r2
 8000dc6:	4a1a      	ldr	r2, [pc, #104]	@ (8000e30 <I2C_IRQInterruptConfig+0xfc>)
 8000dc8:	430b      	orrs	r3, r1
 8000dca:	6013      	str	r3, [r2, #0]
}
 8000dcc:	e025      	b.n	8000e1a <I2C_IRQInterruptConfig+0xe6>
        else if(IRQNumber > 31 && IRQNumber < 64)
 8000dce:	79fb      	ldrb	r3, [r7, #7]
 8000dd0:	2b1f      	cmp	r3, #31
 8000dd2:	d90f      	bls.n	8000df4 <I2C_IRQInterruptConfig+0xc0>
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	2b3f      	cmp	r3, #63	@ 0x3f
 8000dd8:	d80c      	bhi.n	8000df4 <I2C_IRQInterruptConfig+0xc0>
            *NVIC_ICER1 |= (1 << (IRQNumber % 32));
 8000dda:	4b16      	ldr	r3, [pc, #88]	@ (8000e34 <I2C_IRQInterruptConfig+0x100>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	79fa      	ldrb	r2, [r7, #7]
 8000de0:	f002 021f 	and.w	r2, r2, #31
 8000de4:	2101      	movs	r1, #1
 8000de6:	fa01 f202 	lsl.w	r2, r1, r2
 8000dea:	4611      	mov	r1, r2
 8000dec:	4a11      	ldr	r2, [pc, #68]	@ (8000e34 <I2C_IRQInterruptConfig+0x100>)
 8000dee:	430b      	orrs	r3, r1
 8000df0:	6013      	str	r3, [r2, #0]
 8000df2:	e012      	b.n	8000e1a <I2C_IRQInterruptConfig+0xe6>
        else if(IRQNumber >= 6 && IRQNumber < 96)
 8000df4:	79fb      	ldrb	r3, [r7, #7]
 8000df6:	2b05      	cmp	r3, #5
 8000df8:	d90f      	bls.n	8000e1a <I2C_IRQInterruptConfig+0xe6>
 8000dfa:	79fb      	ldrb	r3, [r7, #7]
 8000dfc:	2b5f      	cmp	r3, #95	@ 0x5f
 8000dfe:	d80c      	bhi.n	8000e1a <I2C_IRQInterruptConfig+0xe6>
            *NVIC_ICER3 |= (1 << (IRQNumber % 64));
 8000e00:	4b0d      	ldr	r3, [pc, #52]	@ (8000e38 <I2C_IRQInterruptConfig+0x104>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	79fa      	ldrb	r2, [r7, #7]
 8000e06:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000e0a:	2101      	movs	r1, #1
 8000e0c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e10:	4611      	mov	r1, r2
 8000e12:	4a09      	ldr	r2, [pc, #36]	@ (8000e38 <I2C_IRQInterruptConfig+0x104>)
 8000e14:	430b      	orrs	r3, r1
 8000e16:	6013      	str	r3, [r2, #0]
}
 8000e18:	e7ff      	b.n	8000e1a <I2C_IRQInterruptConfig+0xe6>
 8000e1a:	bf00      	nop
 8000e1c:	370c      	adds	r7, #12
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bc80      	pop	{r7}
 8000e22:	4770      	bx	lr
 8000e24:	e000e100 	.word	0xe000e100
 8000e28:	e000e104 	.word	0xe000e104
 8000e2c:	e000e10c 	.word	0xe000e10c
 8000e30:	e000e180 	.word	0xe000e180
 8000e34:	e000e184 	.word	0xe000e184
 8000e38:	e000e18c 	.word	0xe000e18c

08000e3c <I2C_MasterHandleTXEInterrupt>:

    return busystate;
}

static void I2C_MasterHandleTXEInterrupt(I2C_Handle_t *pI2CHandle )
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]

	if(pI2CHandle->TxLen > 0)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	695b      	ldr	r3, [r3, #20]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d00f      	beq.n	8000e6c <I2C_MasterHandleTXEInterrupt+0x30>
	{
		//1. load the data in to DR
		pI2CHandle->pI2Cx->DR = *(pI2CHandle->pTxBuffer);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	68db      	ldr	r3, [r3, #12]
 8000e50:	781a      	ldrb	r2, [r3, #0]
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	611a      	str	r2, [r3, #16]

		//2. decrement the TxLen
		pI2CHandle->TxLen--;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	695b      	ldr	r3, [r3, #20]
 8000e5c:	1e5a      	subs	r2, r3, #1
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	615a      	str	r2, [r3, #20]

		//3. Increment the buffer address
		pI2CHandle->pTxBuffer++;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	68db      	ldr	r3, [r3, #12]
 8000e66:	1c5a      	adds	r2, r3, #1
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	60da      	str	r2, [r3, #12]

	}

}
 8000e6c:	bf00      	nop
 8000e6e:	370c      	adds	r7, #12
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bc80      	pop	{r7}
 8000e74:	4770      	bx	lr

08000e76 <I2C_MasterHandleRXNEInterrupt>:

static void I2C_MasterHandleRXNEInterrupt(I2C_Handle_t *pI2CHandle )
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	b082      	sub	sp, #8
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	6078      	str	r0, [r7, #4]
	//We have to do the data reception
	if(pI2CHandle->RxSize == 1)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	6a1b      	ldr	r3, [r3, #32]
 8000e82:	2b01      	cmp	r3, #1
 8000e84:	d10b      	bne.n	8000e9e <I2C_MasterHandleRXNEInterrupt+0x28>
	{
		*pI2CHandle->pRxBuffer = pI2CHandle->pI2Cx->DR;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	691a      	ldr	r2, [r3, #16]
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	691b      	ldr	r3, [r3, #16]
 8000e90:	b2d2      	uxtb	r2, r2
 8000e92:	701a      	strb	r2, [r3, #0]
		pI2CHandle->RxLen--;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	699b      	ldr	r3, [r3, #24]
 8000e98:	1e5a      	subs	r2, r3, #1
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	619a      	str	r2, [r3, #24]

	}


	if(pI2CHandle->RxSize > 1)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	6a1b      	ldr	r3, [r3, #32]
 8000ea2:	2b01      	cmp	r3, #1
 8000ea4:	d91a      	bls.n	8000edc <I2C_MasterHandleRXNEInterrupt+0x66>
	{
		if(pI2CHandle->RxLen == 2)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	699b      	ldr	r3, [r3, #24]
 8000eaa:	2b02      	cmp	r3, #2
 8000eac:	d105      	bne.n	8000eba <I2C_MasterHandleRXNEInterrupt+0x44>
		{
			//clear the ack bit
			I2C_ManageAcking(pI2CHandle->pI2Cx,DISABLE);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff ff21 	bl	8000cfc <I2C_ManageAcking>
		}

			//read DR
			*pI2CHandle->pRxBuffer = pI2CHandle->pI2Cx->DR;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	691a      	ldr	r2, [r3, #16]
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	691b      	ldr	r3, [r3, #16]
 8000ec4:	b2d2      	uxtb	r2, r2
 8000ec6:	701a      	strb	r2, [r3, #0]
			pI2CHandle->pRxBuffer++;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	691b      	ldr	r3, [r3, #16]
 8000ecc:	1c5a      	adds	r2, r3, #1
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	611a      	str	r2, [r3, #16]
			pI2CHandle->RxLen--;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	699b      	ldr	r3, [r3, #24]
 8000ed6:	1e5a      	subs	r2, r3, #1
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	619a      	str	r2, [r3, #24]
	}

	if(pI2CHandle->RxLen == 0 )
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	699b      	ldr	r3, [r3, #24]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d110      	bne.n	8000f06 <I2C_MasterHandleRXNEInterrupt+0x90>
	{
		//close the I2C data reception and notify the application

		//1. generate the stop condition
		if(pI2CHandle->Sr == I2C_DISABLE_SR)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d104      	bne.n	8000ef8 <I2C_MasterHandleRXNEInterrupt+0x82>
			I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff fd3d 	bl	8000972 <I2C_GenerateStopCondition>

		//2 . Close the I2C rx
		I2C_CloseReceiveData(pI2CHandle);
 8000ef8:	6878      	ldr	r0, [r7, #4]
 8000efa:	f000 f808 	bl	8000f0e <I2C_CloseReceiveData>

		//3. Notify the application
		I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_RX_CMPLT);
 8000efe:	2101      	movs	r1, #1
 8000f00:	6878      	ldr	r0, [r7, #4]
 8000f02:	f7ff f9d9 	bl	80002b8 <I2C_ApplicationEventCallback>
	}
}
 8000f06:	bf00      	nop
 8000f08:	3708      	adds	r7, #8
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}

08000f0e <I2C_CloseReceiveData>:


void I2C_CloseReceiveData(I2C_Handle_t *pI2CHandle)
{
 8000f0e:	b580      	push	{r7, lr}
 8000f10:	b082      	sub	sp, #8
 8000f12:	af00      	add	r7, sp, #0
 8000f14:	6078      	str	r0, [r7, #4]
	//Implement the code to disable ITBUFEN Control Bit
	pI2CHandle->pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITBUFEN);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	685a      	ldr	r2, [r3, #4]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000f24:	605a      	str	r2, [r3, #4]

	//Implement the code to disable ITEVFEN Control Bit
	pI2CHandle->pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITEVTEN);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	685a      	ldr	r2, [r3, #4]
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8000f34:	605a      	str	r2, [r3, #4]

	pI2CHandle->TxRxState = I2C_READY;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2200      	movs	r2, #0
 8000f3a:	771a      	strb	r2, [r3, #28]
	pI2CHandle->pRxBuffer = NULL;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2200      	movs	r2, #0
 8000f40:	611a      	str	r2, [r3, #16]
	pI2CHandle->RxLen = 0;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	2200      	movs	r2, #0
 8000f46:	619a      	str	r2, [r3, #24]
	pI2CHandle->RxSize = 0;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	621a      	str	r2, [r3, #32]

	if(pI2CHandle->I2C_Config.I2C_AckControl == I2C_ACK_ENABLE)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	7a5b      	ldrb	r3, [r3, #9]
 8000f52:	2b01      	cmp	r3, #1
 8000f54:	d105      	bne.n	8000f62 <I2C_CloseReceiveData+0x54>
	{
		I2C_ManageAcking(pI2CHandle->pI2Cx,ENABLE);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	2101      	movs	r1, #1
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f7ff fecd 	bl	8000cfc <I2C_ManageAcking>
	}

}
 8000f62:	bf00      	nop
 8000f64:	3708      	adds	r7, #8
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}

08000f6a <I2C_CloseSendData>:

void I2C_CloseSendData(I2C_Handle_t *pI2CHandle)
{
 8000f6a:	b480      	push	{r7}
 8000f6c:	b083      	sub	sp, #12
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	6078      	str	r0, [r7, #4]
	//Implement the code to disable ITBUFEN Control Bit
	pI2CHandle->pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITBUFEN);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	685a      	ldr	r2, [r3, #4]
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000f80:	605a      	str	r2, [r3, #4]

	//Implement the code to disable ITEVFEN Control Bit
	pI2CHandle->pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITEVTEN);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	685a      	ldr	r2, [r3, #4]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8000f90:	605a      	str	r2, [r3, #4]


	pI2CHandle->TxRxState = I2C_READY;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2200      	movs	r2, #0
 8000f96:	771a      	strb	r2, [r3, #28]
	pI2CHandle->pTxBuffer = NULL;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	60da      	str	r2, [r3, #12]
	pI2CHandle->TxLen = 0;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	615a      	str	r2, [r3, #20]
}
 8000fa4:	bf00      	nop
 8000fa6:	370c      	adds	r7, #12
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bc80      	pop	{r7}
 8000fac:	4770      	bx	lr

08000fae <I2C_SlaveSendData>:


void I2C_SlaveSendData(I2C_RegDef_t *pI2C,uint8_t data)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	b083      	sub	sp, #12
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
 8000fb6:	460b      	mov	r3, r1
 8000fb8:	70fb      	strb	r3, [r7, #3]
	pI2C->DR = data;
 8000fba:	78fa      	ldrb	r2, [r7, #3]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	611a      	str	r2, [r3, #16]
}
 8000fc0:	bf00      	nop
 8000fc2:	370c      	adds	r7, #12
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bc80      	pop	{r7}
 8000fc8:	4770      	bx	lr

08000fca <I2C_SlaveReceiveData>:

uint8_t I2C_SlaveReceiveData(I2C_RegDef_t *pI2C)
{
 8000fca:	b480      	push	{r7}
 8000fcc:	b083      	sub	sp, #12
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	6078      	str	r0, [r7, #4]
    return (uint8_t) pI2C->DR;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	691b      	ldr	r3, [r3, #16]
 8000fd6:	b2db      	uxtb	r3, r3
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bc80      	pop	{r7}
 8000fe0:	4770      	bx	lr

08000fe2 <I2C_EV_IRQHandling>:



void I2C_EV_IRQHandling(I2C_Handle_t *pI2CHandle)
{
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b086      	sub	sp, #24
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
	//Interrupt handling for both master and slave mode of a device

	uint32_t temp1, temp2, temp3;

	temp1   = pI2CHandle->pI2Cx->CR2 & ( 1 << I2C_CR2_ITEVTEN) ;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000ff4:	617b      	str	r3, [r7, #20]
	temp2   = pI2CHandle->pI2Cx->CR2 & ( 1 << I2C_CR2_ITBUFEN) ;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001000:	613b      	str	r3, [r7, #16]

	temp3  = pI2CHandle->pI2Cx->SR1 & ( 1 << I2C_SR1_SB);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	695b      	ldr	r3, [r3, #20]
 8001008:	f003 0301 	and.w	r3, r3, #1
 800100c:	60fb      	str	r3, [r7, #12]
	//1. Handle For interrupt generated by SB event
	//	Note : SB flag is only applicable in Master mode
	if(temp1 && temp3)
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d01b      	beq.n	800104c <I2C_EV_IRQHandling+0x6a>
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d018      	beq.n	800104c <I2C_EV_IRQHandling+0x6a>
	{
		//The interrupt is generated because of SB event
		//This block will not be executed in slave mode because for slave SB is always zero
		//In this block lets executed the address phase
		if(pI2CHandle->TxRxState == I2C_BUSY_IN_TX)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	7f1b      	ldrb	r3, [r3, #28]
 800101e:	2b02      	cmp	r3, #2
 8001020:	d108      	bne.n	8001034 <I2C_EV_IRQHandling+0x52>
		{
			I2C_ExecuteAddressPhaseWrite(pI2CHandle->pI2Cx,pI2CHandle->DevAddr);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	7f5b      	ldrb	r3, [r3, #29]
 800102a:	4619      	mov	r1, r3
 800102c:	4610      	mov	r0, r2
 800102e:	f7ff fc3f 	bl	80008b0 <I2C_ExecuteAddressPhaseWrite>
 8001032:	e00b      	b.n	800104c <I2C_EV_IRQHandling+0x6a>
		}else if (pI2CHandle->TxRxState == I2C_BUSY_IN_RX )
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	7f1b      	ldrb	r3, [r3, #28]
 8001038:	2b01      	cmp	r3, #1
 800103a:	d107      	bne.n	800104c <I2C_EV_IRQHandling+0x6a>
		{
			I2C_ExecuteAddressPhaseRead(pI2CHandle->pI2Cx,pI2CHandle->DevAddr);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	7f5b      	ldrb	r3, [r3, #29]
 8001044:	4619      	mov	r1, r3
 8001046:	4610      	mov	r0, r2
 8001048:	f7ff fc47 	bl	80008da <I2C_ExecuteAddressPhaseRead>
		}
	}

	temp3  = pI2CHandle->pI2Cx->SR1 & ( 1 << I2C_SR1_ADDR);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	695b      	ldr	r3, [r3, #20]
 8001052:	f003 0302 	and.w	r3, r3, #2
 8001056:	60fb      	str	r3, [r7, #12]
	//2. Handle For interrupt generated by ADDR event
	//Note : When master mode : Address is sent
	//		 When Slave mode   : Address matched with own address
	if(temp1 && temp3)
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d005      	beq.n	800106a <I2C_EV_IRQHandling+0x88>
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d002      	beq.n	800106a <I2C_EV_IRQHandling+0x88>
	{
		// interrupt is generated because of ADDR event
		I2C_ClearADDRFlag(pI2CHandle);
 8001064:	6878      	ldr	r0, [r7, #4]
 8001066:	f7ff fc4d 	bl	8000904 <I2C_ClearADDRFlag>
	}

	temp3  = pI2CHandle->pI2Cx->SR1 & ( 1 << I2C_SR1_BTF);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	695b      	ldr	r3, [r3, #20]
 8001070:	f003 0304 	and.w	r3, r3, #4
 8001074:	60fb      	str	r3, [r7, #12]
	//3. Handle For interrupt generated by BTF(Byte Transfer Finished) event
	if(temp1 && temp3)
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d022      	beq.n	80010c2 <I2C_EV_IRQHandling+0xe0>
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d01f      	beq.n	80010c2 <I2C_EV_IRQHandling+0xe0>
	{
		//BTF flag is set
		if(pI2CHandle->TxRxState == I2C_BUSY_IN_TX)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	7f1b      	ldrb	r3, [r3, #28]
 8001086:	2b02      	cmp	r3, #2
 8001088:	d11b      	bne.n	80010c2 <I2C_EV_IRQHandling+0xe0>
		{
			//make sure that TXE is also set .
			if(pI2CHandle->pI2Cx->SR1 & ( 1 << I2C_SR1_TXE) )
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	695b      	ldr	r3, [r3, #20]
 8001090:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001094:	2b00      	cmp	r3, #0
 8001096:	d014      	beq.n	80010c2 <I2C_EV_IRQHandling+0xe0>
			{
				//BTF, TXE = 1
				if(pI2CHandle->TxLen == 0 )
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	695b      	ldr	r3, [r3, #20]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d110      	bne.n	80010c2 <I2C_EV_IRQHandling+0xe0>
				{
					//1. generate the STOP condition
					if(pI2CHandle->Sr == I2C_DISABLE_SR)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d104      	bne.n	80010b4 <I2C_EV_IRQHandling+0xd2>
						I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fc5f 	bl	8000972 <I2C_GenerateStopCondition>

					//2. reset all the member elements of the handle structure.
					I2C_CloseSendData(pI2CHandle);
 80010b4:	6878      	ldr	r0, [r7, #4]
 80010b6:	f7ff ff58 	bl	8000f6a <I2C_CloseSendData>

					//3. notify the application about transmission complete
					I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_TX_CMPLT);
 80010ba:	2100      	movs	r1, #0
 80010bc:	6878      	ldr	r0, [r7, #4]
 80010be:	f7ff f8fb 	bl	80002b8 <I2C_ApplicationEventCallback>
		{
			;
		}
	}

	temp3  = pI2CHandle->pI2Cx->SR1 & ( 1 << I2C_SR1_STOPF);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	695b      	ldr	r3, [r3, #20]
 80010c8:	f003 0310 	and.w	r3, r3, #16
 80010cc:	60fb      	str	r3, [r7, #12]
	//4. Handle For interrupt generated by STOPF event
	// Note : Stop detection flag is applicable only slave mode . For master this flag will never be set
	//The below code block will not be executed by the master since STOPF will not set in master mode
	if(temp1 && temp3)
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d00c      	beq.n	80010ee <I2C_EV_IRQHandling+0x10c>
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d009      	beq.n	80010ee <I2C_EV_IRQHandling+0x10c>
	{
		//STOF flag is set
		//Clear the STOPF ( i.e 1) read SR1 2) Write to CR1 )

		pI2CHandle->pI2Cx->CR1 |= 0x0000;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	6812      	ldr	r2, [r2, #0]
 80010e4:	601a      	str	r2, [r3, #0]

		//Notify the application that STOP is detected
		I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_STOP);
 80010e6:	2102      	movs	r1, #2
 80010e8:	6878      	ldr	r0, [r7, #4]
 80010ea:	f7ff f8e5 	bl	80002b8 <I2C_ApplicationEventCallback>
	}


	temp3  = pI2CHandle->pI2Cx->SR1 & ( 1 << I2C_SR1_TXE);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	695b      	ldr	r3, [r3, #20]
 80010f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010f8:	60fb      	str	r3, [r7, #12]
	//5. Handle For interrupt generated by TXE event
	if(temp1 && temp2 && temp3)
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d01f      	beq.n	8001140 <I2C_EV_IRQHandling+0x15e>
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d01c      	beq.n	8001140 <I2C_EV_IRQHandling+0x15e>
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d019      	beq.n	8001140 <I2C_EV_IRQHandling+0x15e>
	{
		//Check for device mode
		if(pI2CHandle->pI2Cx->SR2 & ( 1 << I2C_SR2_MSL))
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	699b      	ldr	r3, [r3, #24]
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	2b00      	cmp	r3, #0
 8001118:	d007      	beq.n	800112a <I2C_EV_IRQHandling+0x148>
		{
			//TXE flag is set
			//We have to do the data transmission
			if(pI2CHandle->TxRxState == I2C_BUSY_IN_TX)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	7f1b      	ldrb	r3, [r3, #28]
 800111e:	2b02      	cmp	r3, #2
 8001120:	d10e      	bne.n	8001140 <I2C_EV_IRQHandling+0x15e>
			{
				I2C_MasterHandleTXEInterrupt(pI2CHandle);
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f7ff fe8a 	bl	8000e3c <I2C_MasterHandleTXEInterrupt>
 8001128:	e00a      	b.n	8001140 <I2C_EV_IRQHandling+0x15e>
			}
		}else
		{
			//slave
			//make sure that the slave is really in transmitter mode
		    if(pI2CHandle->pI2Cx->SR2 & ( 1 << I2C_SR2_TRA))
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	699b      	ldr	r3, [r3, #24]
 8001130:	f003 0304 	and.w	r3, r3, #4
 8001134:	2b00      	cmp	r3, #0
 8001136:	d003      	beq.n	8001140 <I2C_EV_IRQHandling+0x15e>
		    {
		    	I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_DATA_REQ);
 8001138:	2108      	movs	r1, #8
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f7ff f8bc 	bl	80002b8 <I2C_ApplicationEventCallback>
		    }
		}
	}

	temp3  = pI2CHandle->pI2Cx->SR1 & ( 1 << I2C_SR1_RXNE);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	695b      	ldr	r3, [r3, #20]
 8001146:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800114a:	60fb      	str	r3, [r7, #12]
	//6. Handle For interrupt generated by RXNE event
	if(temp1 && temp2 && temp3)
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d01f      	beq.n	8001192 <I2C_EV_IRQHandling+0x1b0>
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d01c      	beq.n	8001192 <I2C_EV_IRQHandling+0x1b0>
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d019      	beq.n	8001192 <I2C_EV_IRQHandling+0x1b0>
	{
		//check device mode .
		if(pI2CHandle->pI2Cx->SR2 & ( 1 << I2C_SR2_MSL))
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	699b      	ldr	r3, [r3, #24]
 8001164:	f003 0301 	and.w	r3, r3, #1
 8001168:	2b00      	cmp	r3, #0
 800116a:	d007      	beq.n	800117c <I2C_EV_IRQHandling+0x19a>
		{
			//The device is master

			//RXNE flag is set
			if(pI2CHandle->TxRxState == I2C_BUSY_IN_RX)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	7f1b      	ldrb	r3, [r3, #28]
 8001170:	2b01      	cmp	r3, #1
 8001172:	d10e      	bne.n	8001192 <I2C_EV_IRQHandling+0x1b0>
			{
				I2C_MasterHandleRXNEInterrupt(pI2CHandle);
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f7ff fe7e 	bl	8000e76 <I2C_MasterHandleRXNEInterrupt>
			{
				I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_DATA_RCV);
			}
		}
	}
}
 800117a:	e00a      	b.n	8001192 <I2C_EV_IRQHandling+0x1b0>
			if(!(pI2CHandle->pI2Cx->SR2 & ( 1 << I2C_SR2_TRA)))
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	699b      	ldr	r3, [r3, #24]
 8001182:	f003 0304 	and.w	r3, r3, #4
 8001186:	2b00      	cmp	r3, #0
 8001188:	d103      	bne.n	8001192 <I2C_EV_IRQHandling+0x1b0>
				I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_DATA_RCV);
 800118a:	2109      	movs	r1, #9
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f7ff f893 	bl	80002b8 <I2C_ApplicationEventCallback>
}
 8001192:	bf00      	nop
 8001194:	3718      	adds	r7, #24
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}

0800119a <I2C_ER_IRQHandling>:
 *                      #define I2C_ERROR_AF     5  // ACK failure
 *                      #define I2C_ERROR_OVR    6  // Overrun/underrun
 *                      #define I2C_ERROR_TIMEOUT 7 // Timeout error
 */
void I2C_ER_IRQHandling(I2C_Handle_t *pI2CHandle)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	b084      	sub	sp, #16
 800119e:	af00      	add	r7, sp, #0
 80011a0:	6078      	str	r0, [r7, #4]
    uint32_t temp1, temp2;

    // Check if error interrupts are enabled in CR2
    temp2 = (pI2CHandle->pI2Cx->CR2) & (1 << I2C_CR2_ITERREN);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011ac:	60fb      	str	r3, [r7, #12]

    /*********************** Check for Bus error *************************/
    temp1 = (pI2CHandle->pI2Cx->SR1) & (1 << I2C_SR1_BERR);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	695b      	ldr	r3, [r3, #20]
 80011b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011b8:	60bb      	str	r3, [r7, #8]
    if(temp1 && temp2)
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d00e      	beq.n	80011de <I2C_ER_IRQHandling+0x44>
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d00b      	beq.n	80011de <I2C_ER_IRQHandling+0x44>
    {
        // Clear bus error flag
        pI2CHandle->pI2Cx->SR1 &= ~(1 << I2C_SR1_BERR);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	695a      	ldr	r2, [r3, #20]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80011d4:	615a      	str	r2, [r3, #20]

        // Notify application
        I2C_ApplicationEventCallback(pI2CHandle, I2C_ERROR_BERR);
 80011d6:	2103      	movs	r1, #3
 80011d8:	6878      	ldr	r0, [r7, #4]
 80011da:	f7ff f86d 	bl	80002b8 <I2C_ApplicationEventCallback>
    }

    /******************** Check for arbitration lost error ***************/
    temp1 = (pI2CHandle->pI2Cx->SR1) & (1 << I2C_SR1_ARLO);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	695b      	ldr	r3, [r3, #20]
 80011e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80011e8:	60bb      	str	r3, [r7, #8]
    if(temp1 && temp2)
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d00e      	beq.n	800120e <I2C_ER_IRQHandling+0x74>
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d00b      	beq.n	800120e <I2C_ER_IRQHandling+0x74>
    {
        // Clear arbitration lost flag
        pI2CHandle->pI2Cx->SR1 &= ~(1 << I2C_SR1_ARLO);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	695a      	ldr	r2, [r3, #20]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001204:	615a      	str	r2, [r3, #20]

        // Notify application
        I2C_ApplicationEventCallback(pI2CHandle, I2C_ERROR_ARLO);
 8001206:	2104      	movs	r1, #4
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f7ff f855 	bl	80002b8 <I2C_ApplicationEventCallback>
    }

    /*********************** Check for ACK failure error *****************/
    temp1 = (pI2CHandle->pI2Cx->SR1) & (1 << I2C_SR1_AF);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	695b      	ldr	r3, [r3, #20]
 8001214:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001218:	60bb      	str	r3, [r7, #8]
    if(temp1 && temp2)
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d00e      	beq.n	800123e <I2C_ER_IRQHandling+0xa4>
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d00b      	beq.n	800123e <I2C_ER_IRQHandling+0xa4>
    {
        // Clear ACK failure flag
        pI2CHandle->pI2Cx->SR1 &= ~(1 << I2C_SR1_AF);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	695a      	ldr	r2, [r3, #20]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001234:	615a      	str	r2, [r3, #20]

        // Notify application
        I2C_ApplicationEventCallback(pI2CHandle, I2C_ERROR_AF);
 8001236:	2105      	movs	r1, #5
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f7ff f83d 	bl	80002b8 <I2C_ApplicationEventCallback>
    }

    /******************** Check for Overrun/under run error ***************/
    temp1 = (pI2CHandle->pI2Cx->SR1) & (1 << I2C_SR1_OVR);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	695b      	ldr	r3, [r3, #20]
 8001244:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001248:	60bb      	str	r3, [r7, #8]
    if(temp1 && temp2)
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d00e      	beq.n	800126e <I2C_ER_IRQHandling+0xd4>
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d00b      	beq.n	800126e <I2C_ER_IRQHandling+0xd4>
    {
        // Clear overrun flag
        pI2CHandle->pI2Cx->SR1 &= ~(1 << I2C_SR1_OVR);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	695a      	ldr	r2, [r3, #20]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001264:	615a      	str	r2, [r3, #20]

        // Notify application
        I2C_ApplicationEventCallback(pI2CHandle, I2C_ERROR_OVR);
 8001266:	2106      	movs	r1, #6
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f7ff f825 	bl	80002b8 <I2C_ApplicationEventCallback>
    }

    /************************ Check for Timeout error ********************/
    temp1 = (pI2CHandle->pI2Cx->SR1) & (1 << I2C_SR1_TIMEOUT);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	695b      	ldr	r3, [r3, #20]
 8001274:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001278:	60bb      	str	r3, [r7, #8]
    if(temp1 && temp2)
 800127a:	68bb      	ldr	r3, [r7, #8]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d00e      	beq.n	800129e <I2C_ER_IRQHandling+0x104>
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d00b      	beq.n	800129e <I2C_ER_IRQHandling+0x104>
    {
        // Clear timeout flag
        pI2CHandle->pI2Cx->SR1 &= ~(1 << I2C_SR1_TIMEOUT);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	695a      	ldr	r2, [r3, #20]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001294:	615a      	str	r2, [r3, #20]

        // Notify application
        I2C_ApplicationEventCallback(pI2CHandle, I2C_ERROR_TIMEOUT);
 8001296:	2107      	movs	r1, #7
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f7ff f80d 	bl	80002b8 <I2C_ApplicationEventCallback>
    }
}
 800129e:	bf00      	nop
 80012a0:	3710      	adds	r7, #16
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
	...

080012a8 <__libc_init_array>:
 80012a8:	b570      	push	{r4, r5, r6, lr}
 80012aa:	4d0d      	ldr	r5, [pc, #52]	@ (80012e0 <__libc_init_array+0x38>)
 80012ac:	4c0d      	ldr	r4, [pc, #52]	@ (80012e4 <__libc_init_array+0x3c>)
 80012ae:	1b64      	subs	r4, r4, r5
 80012b0:	10a4      	asrs	r4, r4, #2
 80012b2:	2600      	movs	r6, #0
 80012b4:	42a6      	cmp	r6, r4
 80012b6:	d109      	bne.n	80012cc <__libc_init_array+0x24>
 80012b8:	4d0b      	ldr	r5, [pc, #44]	@ (80012e8 <__libc_init_array+0x40>)
 80012ba:	4c0c      	ldr	r4, [pc, #48]	@ (80012ec <__libc_init_array+0x44>)
 80012bc:	f000 f818 	bl	80012f0 <_init>
 80012c0:	1b64      	subs	r4, r4, r5
 80012c2:	10a4      	asrs	r4, r4, #2
 80012c4:	2600      	movs	r6, #0
 80012c6:	42a6      	cmp	r6, r4
 80012c8:	d105      	bne.n	80012d6 <__libc_init_array+0x2e>
 80012ca:	bd70      	pop	{r4, r5, r6, pc}
 80012cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80012d0:	4798      	blx	r3
 80012d2:	3601      	adds	r6, #1
 80012d4:	e7ee      	b.n	80012b4 <__libc_init_array+0xc>
 80012d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80012da:	4798      	blx	r3
 80012dc:	3601      	adds	r6, #1
 80012de:	e7f2      	b.n	80012c6 <__libc_init_array+0x1e>
 80012e0:	08001310 	.word	0x08001310
 80012e4:	08001310 	.word	0x08001310
 80012e8:	08001310 	.word	0x08001310
 80012ec:	08001314 	.word	0x08001314

080012f0 <_init>:
 80012f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012f2:	bf00      	nop
 80012f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012f6:	bc08      	pop	{r3}
 80012f8:	469e      	mov	lr, r3
 80012fa:	4770      	bx	lr

080012fc <_fini>:
 80012fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012fe:	bf00      	nop
 8001300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001302:	bc08      	pop	{r3}
 8001304:	469e      	mov	lr, r3
 8001306:	4770      	bx	lr
