INFO: [VRFC 10-163] Analyzing VHDL file "D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/SQR_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
