// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s_HH_
#define _dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.h"

namespace ap_rtl {

struct dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s : public sc_module {
    // Port declarations 61
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_stream_V_data_0_V_dout;
    sc_in< sc_logic > data_stream_V_data_0_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_0_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_1_V_dout;
    sc_in< sc_logic > data_stream_V_data_1_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_1_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_2_V_dout;
    sc_in< sc_logic > data_stream_V_data_2_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_2_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_3_V_dout;
    sc_in< sc_logic > data_stream_V_data_3_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_3_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_4_V_dout;
    sc_in< sc_logic > data_stream_V_data_4_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_4_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_5_V_dout;
    sc_in< sc_logic > data_stream_V_data_5_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_5_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_6_V_dout;
    sc_in< sc_logic > data_stream_V_data_6_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_6_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_7_V_dout;
    sc_in< sc_logic > data_stream_V_data_7_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_7_V_read;
    sc_out< sc_lv<16> > res_stream_V_data_0_V_TDATA;
    sc_out< sc_logic > res_stream_V_data_0_V_TVALID;
    sc_in< sc_logic > res_stream_V_data_0_V_TREADY;
    sc_out< sc_lv<16> > res_stream_V_data_1_V_TDATA;
    sc_out< sc_logic > res_stream_V_data_1_V_TVALID;
    sc_in< sc_logic > res_stream_V_data_1_V_TREADY;
    sc_out< sc_lv<16> > res_stream_V_data_2_V_TDATA;
    sc_out< sc_logic > res_stream_V_data_2_V_TVALID;
    sc_in< sc_logic > res_stream_V_data_2_V_TREADY;
    sc_out< sc_lv<16> > res_stream_V_data_3_V_TDATA;
    sc_out< sc_logic > res_stream_V_data_3_V_TVALID;
    sc_in< sc_logic > res_stream_V_data_3_V_TREADY;
    sc_out< sc_lv<16> > res_stream_V_data_4_V_TDATA;
    sc_out< sc_logic > res_stream_V_data_4_V_TVALID;
    sc_in< sc_logic > res_stream_V_data_4_V_TREADY;
    sc_out< sc_lv<16> > res_stream_V_data_5_V_TDATA;
    sc_out< sc_logic > res_stream_V_data_5_V_TVALID;
    sc_in< sc_logic > res_stream_V_data_5_V_TREADY;
    sc_out< sc_lv<16> > res_stream_V_data_6_V_TDATA;
    sc_out< sc_logic > res_stream_V_data_6_V_TVALID;
    sc_in< sc_logic > res_stream_V_data_6_V_TREADY;
    sc_out< sc_lv<16> > res_stream_V_data_7_V_TDATA;
    sc_out< sc_logic > res_stream_V_data_7_V_TVALID;
    sc_in< sc_logic > res_stream_V_data_7_V_TREADY;
    sc_out< sc_lv<16> > res_stream_V_data_8_V_TDATA;
    sc_out< sc_logic > res_stream_V_data_8_V_TVALID;
    sc_in< sc_logic > res_stream_V_data_8_V_TREADY;
    sc_out< sc_lv<16> > res_stream_V_data_9_V_TDATA;
    sc_out< sc_logic > res_stream_V_data_9_V_TVALID;
    sc_in< sc_logic > res_stream_V_data_9_V_TREADY;


    // Module declarations
    dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s(sc_module_name name);
    SC_HAS_PROCESS(dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s);

    ~dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s();

    sc_trace_file* mVcdFile;

    dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s* grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_385;
    regslice_both<16>* regslice_both_res_stream_V_data_0_V_U;
    regslice_both<16>* regslice_both_res_stream_V_data_1_V_U;
    regslice_both<16>* regslice_both_res_stream_V_data_2_V_U;
    regslice_both<16>* regslice_both_res_stream_V_data_3_V_U;
    regslice_both<16>* regslice_both_res_stream_V_data_4_V_U;
    regslice_both<16>* regslice_both_res_stream_V_data_5_V_U;
    regslice_both<16>* regslice_both_res_stream_V_data_6_V_U;
    regslice_both<16>* regslice_both_res_stream_V_data_7_V_U;
    regslice_both<16>* regslice_both_res_stream_V_data_8_V_U;
    regslice_both<16>* regslice_both_res_stream_V_data_9_V_U;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > data_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > data_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_0_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > res_stream_V_data_1_V_TDATA_blk_n;
    sc_signal< sc_logic > res_stream_V_data_2_V_TDATA_blk_n;
    sc_signal< sc_logic > res_stream_V_data_3_V_TDATA_blk_n;
    sc_signal< sc_logic > res_stream_V_data_4_V_TDATA_blk_n;
    sc_signal< sc_logic > res_stream_V_data_5_V_TDATA_blk_n;
    sc_signal< sc_logic > res_stream_V_data_6_V_TDATA_blk_n;
    sc_signal< sc_logic > res_stream_V_data_7_V_TDATA_blk_n;
    sc_signal< sc_logic > res_stream_V_data_8_V_TDATA_blk_n;
    sc_signal< sc_logic > res_stream_V_data_9_V_TDATA_blk_n;
    sc_signal< sc_lv<3> > i_in_0_reg_374;
    sc_signal< sc_lv<1> > icmp_ln36_fu_425_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op77;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<3> > i_in_fu_431_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<2> > trunc_ln203_fu_437_p1;
    sc_signal< sc_lv<2> > trunc_ln203_reg_1012;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_385_ap_ready;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_385_ap_done;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_385_ap_start;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_385_ap_idle;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_385_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_385_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_385_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_385_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_385_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_385_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_385_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_385_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_385_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_385_ap_return_9;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_385_ap_start_reg;
    sc_signal< sc_lv<16> > data_24_V_fu_192;
    sc_signal< sc_lv<16> > data_25_V_fu_196;
    sc_signal< sc_lv<16> > data_26_V_fu_200;
    sc_signal< sc_lv<16> > data_27_V_fu_204;
    sc_signal< sc_lv<16> > data_28_V_fu_208;
    sc_signal< sc_lv<16> > data_29_V_fu_212;
    sc_signal< sc_lv<16> > data_30_V_fu_216;
    sc_signal< sc_lv<16> > data_31_V_fu_220;
    sc_signal< sc_lv<16> > data_24_V_1_fu_224;
    sc_signal< sc_lv<16> > data_25_V_1_fu_228;
    sc_signal< sc_lv<16> > data_26_V_1_fu_232;
    sc_signal< sc_lv<16> > data_27_V_1_fu_236;
    sc_signal< sc_lv<16> > data_28_V_1_fu_240;
    sc_signal< sc_lv<16> > data_29_V_1_fu_244;
    sc_signal< sc_lv<16> > data_30_V_1_fu_248;
    sc_signal< sc_lv<16> > data_31_V_1_fu_252;
    sc_signal< sc_lv<16> > data_24_V_2_fu_256;
    sc_signal< sc_lv<16> > data_25_V_2_fu_260;
    sc_signal< sc_lv<16> > data_26_V_2_fu_264;
    sc_signal< sc_lv<16> > data_27_V_2_fu_268;
    sc_signal< sc_lv<16> > data_28_V_2_fu_272;
    sc_signal< sc_lv<16> > data_29_V_2_fu_276;
    sc_signal< sc_lv<16> > data_30_V_2_fu_280;
    sc_signal< sc_lv<16> > data_31_V_2_fu_284;
    sc_signal< sc_lv<16> > data_24_V_3_fu_288;
    sc_signal< sc_lv<16> > data_25_V_3_fu_292;
    sc_signal< sc_lv<16> > data_26_V_3_fu_296;
    sc_signal< sc_lv<16> > data_27_V_3_fu_300;
    sc_signal< sc_lv<16> > data_28_V_3_fu_304;
    sc_signal< sc_lv<16> > data_29_V_3_fu_308;
    sc_signal< sc_lv<16> > data_30_V_3_fu_312;
    sc_signal< sc_lv<16> > data_31_V_3_fu_316;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_0_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_1_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_2_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_3_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_4_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_5_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_6_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_7_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_8_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_9_V_U_apdone_blk;
    sc_signal< bool > ap_block_state6;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > res_stream_V_data_0_V_TVALID_int;
    sc_signal< sc_logic > res_stream_V_data_0_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_0_V_U_vld_out;
    sc_signal< sc_logic > res_stream_V_data_1_V_TVALID_int;
    sc_signal< sc_logic > res_stream_V_data_1_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_1_V_U_vld_out;
    sc_signal< sc_logic > res_stream_V_data_2_V_TVALID_int;
    sc_signal< sc_logic > res_stream_V_data_2_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_2_V_U_vld_out;
    sc_signal< sc_logic > res_stream_V_data_3_V_TVALID_int;
    sc_signal< sc_logic > res_stream_V_data_3_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_3_V_U_vld_out;
    sc_signal< sc_logic > res_stream_V_data_4_V_TVALID_int;
    sc_signal< sc_logic > res_stream_V_data_4_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_4_V_U_vld_out;
    sc_signal< sc_logic > res_stream_V_data_5_V_TVALID_int;
    sc_signal< sc_logic > res_stream_V_data_5_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_5_V_U_vld_out;
    sc_signal< sc_logic > res_stream_V_data_6_V_TVALID_int;
    sc_signal< sc_logic > res_stream_V_data_6_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_6_V_U_vld_out;
    sc_signal< sc_logic > res_stream_V_data_7_V_TVALID_int;
    sc_signal< sc_logic > res_stream_V_data_7_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_7_V_U_vld_out;
    sc_signal< sc_logic > res_stream_V_data_8_V_TVALID_int;
    sc_signal< sc_logic > res_stream_V_data_8_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_8_V_U_vld_out;
    sc_signal< sc_logic > res_stream_V_data_9_V_TVALID_int;
    sc_signal< sc_logic > res_stream_V_data_9_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_stream_V_data_9_V_U_vld_out;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_state4;
    static const sc_lv<5> ap_ST_fsm_state5;
    static const sc_lv<5> ap_ST_fsm_state6;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state6();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_data_stream_V_data_0_V_blk_n();
    void thread_data_stream_V_data_0_V_read();
    void thread_data_stream_V_data_1_V_blk_n();
    void thread_data_stream_V_data_1_V_read();
    void thread_data_stream_V_data_2_V_blk_n();
    void thread_data_stream_V_data_2_V_read();
    void thread_data_stream_V_data_3_V_blk_n();
    void thread_data_stream_V_data_3_V_read();
    void thread_data_stream_V_data_4_V_blk_n();
    void thread_data_stream_V_data_4_V_read();
    void thread_data_stream_V_data_5_V_blk_n();
    void thread_data_stream_V_data_5_V_read();
    void thread_data_stream_V_data_6_V_blk_n();
    void thread_data_stream_V_data_6_V_read();
    void thread_data_stream_V_data_7_V_blk_n();
    void thread_data_stream_V_data_7_V_read();
    void thread_grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_385_ap_start();
    void thread_i_in_fu_431_p2();
    void thread_icmp_ln36_fu_425_p2();
    void thread_io_acc_block_signal_op77();
    void thread_res_stream_V_data_0_V_TDATA_blk_n();
    void thread_res_stream_V_data_0_V_TVALID();
    void thread_res_stream_V_data_0_V_TVALID_int();
    void thread_res_stream_V_data_1_V_TDATA_blk_n();
    void thread_res_stream_V_data_1_V_TVALID();
    void thread_res_stream_V_data_1_V_TVALID_int();
    void thread_res_stream_V_data_2_V_TDATA_blk_n();
    void thread_res_stream_V_data_2_V_TVALID();
    void thread_res_stream_V_data_2_V_TVALID_int();
    void thread_res_stream_V_data_3_V_TDATA_blk_n();
    void thread_res_stream_V_data_3_V_TVALID();
    void thread_res_stream_V_data_3_V_TVALID_int();
    void thread_res_stream_V_data_4_V_TDATA_blk_n();
    void thread_res_stream_V_data_4_V_TVALID();
    void thread_res_stream_V_data_4_V_TVALID_int();
    void thread_res_stream_V_data_5_V_TDATA_blk_n();
    void thread_res_stream_V_data_5_V_TVALID();
    void thread_res_stream_V_data_5_V_TVALID_int();
    void thread_res_stream_V_data_6_V_TDATA_blk_n();
    void thread_res_stream_V_data_6_V_TVALID();
    void thread_res_stream_V_data_6_V_TVALID_int();
    void thread_res_stream_V_data_7_V_TDATA_blk_n();
    void thread_res_stream_V_data_7_V_TVALID();
    void thread_res_stream_V_data_7_V_TVALID_int();
    void thread_res_stream_V_data_8_V_TDATA_blk_n();
    void thread_res_stream_V_data_8_V_TVALID();
    void thread_res_stream_V_data_8_V_TVALID_int();
    void thread_res_stream_V_data_9_V_TDATA_blk_n();
    void thread_res_stream_V_data_9_V_TVALID();
    void thread_res_stream_V_data_9_V_TVALID_int();
    void thread_trunc_ln203_fu_437_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
