m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/simulation/modelsim
vadder
Z1 !s110 1734036269
!i10b 1
!s100 =WhcodDhF8B1e195TQ<ZE2
I^Z5NVHnP2mn]8KOh:L5o_1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1731248562
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/adder.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/adder.v
L0 3
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1734036269.000000
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/adder.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work {+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU}
Z8 tCvgOpt 0
vALU
R1
!i10b 1
!s100 3a[meDhSJQR3R6174;f8R1
IO8M9M1lT8L=CFmdf4FJ4T1
R2
R0
w1732720337
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/ALU.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/ALU.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/ALU.v|
!i113 1
R6
R7
R8
n@a@l@u
vcomparator
R1
!i10b 1
!s100 jgU;Jcb2>L`5K2G`KWazA1
IF7kgd@G7MNK>^<@Cf9MS`1
R2
R0
w1734036236
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/comparator.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/comparator.v
L0 2
R4
r1
!s85 0
31
Z9 !s108 1734036268.000000
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/comparator.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/comparator.v|
!i113 1
R6
R7
R8
vcontrolUnit
Z10 !s110 1734036268
!i10b 1
!s100 daYol2AQFC6Emj?3Oa<Ko1
IZ?jnaPGjVE1PmJQT?_4g12
R2
R0
w1733838002
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/controlUnit.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/controlUnit.v
L0 1
R4
r1
!s85 0
31
R9
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/controlUnit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/controlUnit.v|
!i113 1
R6
R7
R8
ncontrol@unit
vdataMemory
R10
!i10b 1
!s100 X5DjdZSn6n9zo4B^WYWl60
I@I=bUGTR^:9f686l85=1[1
R2
R0
w1733413194
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/dataMemory.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/dataMemory.v
Z11 L0 40
R4
r1
!s85 0
31
R9
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/dataMemory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/dataMemory.v|
!i113 1
R6
R7
R8
ndata@memory
vdecode
R10
!i10b 1
!s100 ??Cn@6>=dZ2lWmFCQ=QVF2
Ig;^9TY^O48gQmUX5SCkH42
R2
R0
w1733401127
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/decode.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/decode.v
L0 1
R4
r1
!s85 0
31
R9
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/decode.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/decode.v|
!i113 1
R6
R7
R8
vexecute
R10
!i10b 1
!s100 L4SX9ZCGg^`@NnG`1;<Ok2
IQKTK7=I4BaE_ehfn?d1KD0
R2
R0
w1733490348
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/execute.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/execute.v
L0 1
R4
r1
!s85 0
31
R9
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/execute.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/execute.v|
!i113 1
R6
R7
R8
vEXMEM
R10
!i10b 1
!s100 jmQ`Q]X<iMmOJmG>BB_kn0
IILl:C8O5M4aRc_I;Z?>D>3
R2
R0
Z12 w1731697898
Z13 8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Pipes.v
Z14 FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Pipes.v
L0 34
R4
r1
!s85 0
31
R9
Z15 !s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Pipes.v|
Z16 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Pipes.v|
!i113 1
R6
R7
R8
n@e@x@m@e@m
vfetch
R10
!i10b 1
!s100 EYH4T=gQOR5JB:1T;>]?<3
IbZdIDXS]Dhb?oEaEcUB_11
R2
R0
w1733841105
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/fetch.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/fetch.v
L0 1
R4
r1
!s85 0
31
R9
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/fetch.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/fetch.v|
!i113 1
R6
R7
R8
vforwarding_unit
R10
!i10b 1
!s100 k5AKUZ7EE5336fU9YT1:O0
IMS>Q]>R6Tk@:SF]gI7FjF0
R2
R0
w1732719631
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/ForwardingUnit.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/ForwardingUnit.v
L0 1
R4
r1
!s85 0
31
R9
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/ForwardingUnit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/ForwardingUnit.v|
!i113 1
R6
R7
R8
vGshare_predict
R1
!i10b 1
!s100 zUbSGZi@N8<e5g_zXX@>G1
I`gcJ6h8[dz^B=V>gg?P?E0
R2
R0
w1734033784
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Gshare_predict.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Gshare_predict.v
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Gshare_predict.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Gshare_predict.v|
!i113 1
R6
R7
R8
n@gshare_predict
vhazard_detection
R10
!i10b 1
!s100 fU0IC]PaVaN;BfkcFV<dh0
I4lie@Z?^VEQn;h]KN=EK]3
R2
R0
w1733514592
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/hazard_detection.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/hazard_detection.v
L0 2
R4
r1
!s85 0
31
R9
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/hazard_detection.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/hazard_detection.v|
!i113 1
R6
R7
R8
vIDEX
R10
!i10b 1
!s100 LKWG]@UOWoKP9OE<e><NE0
IEDn?nU<UF_g0]CTU4::^70
R2
R0
R12
R13
R14
L0 17
R4
r1
!s85 0
31
R9
R15
R16
!i113 1
R6
R7
R8
n@i@d@e@x
vIFID
R10
!i10b 1
!s100 NJa0cJ`OXPJ7egJ5z9ZOA1
IW3^65@3]hg[<`7V=ZP[J@0
R2
R0
R12
R13
R14
L0 1
R4
r1
!s85 0
31
R9
R15
R16
!i113 1
R6
R7
R8
n@i@f@i@d
vinstructionMemory
R10
!i10b 1
!s100 49ic<nISV69ARfnKkckWf0
I5;zHL@hMcOL9<ImeYTAQP0
R2
R0
w1733424476
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/instructionMemory.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/instructionMemory.v
R11
R4
r1
!s85 0
31
R9
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/instructionMemory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/instructionMemory.v|
!i113 1
R6
R7
R8
ninstruction@memory
vMEMWB
R10
!i10b 1
!s100 7J?P99Ez0TA2gI^mz>O_]1
IhBf]iYNo<N=@?VRo`7Yc73
R2
R0
R12
R13
R14
L0 48
R4
r1
!s85 0
31
R9
R15
R16
!i113 1
R6
R7
R8
n@m@e@m@w@b
vmux2x1
R10
!i10b 1
!s100 9@GI2f]Q]h88AIAPU@>>i3
IS5clPmY:24?3BFHbb3jP]0
R2
R0
R3
Z17 8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/mux2x1.v
Z18 FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/mux2x1.v
L0 1
R4
r1
!s85 0
31
R9
Z19 !s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/mux2x1.v|
Z20 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/mux2x1.v|
!i113 1
R6
R7
R8
vmux4x1
R10
!i10b 1
!s100 nAQZOOJ:]m^iX812:IzbJ1
I5h`@XEVOd4J@3G;`z<l<>2
R2
R0
R3
R17
R18
L0 15
R4
r1
!s85 0
31
R9
R19
R20
!i113 1
R6
R7
R8
vpipeline
R10
!i10b 1
!s100 nJiADXoI2S0BSdl5544zm1
IfdKDCC]cR^@1=@kck3z?z2
R2
R0
w1734033134
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v
L0 1
R4
r1
!s85 0
31
R9
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v|
!i113 1
R6
R7
R8
vprogramCounter
R10
!i10b 1
!s100 SQ<K5@i3A>DAJEH0<R6[S0
I4Xfj@TLf4ZcR=9:K?9jd31
R2
R0
w1733433309
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/programCounter.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/programCounter.v
L0 1
R4
r1
!s85 0
31
R9
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/programCounter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/programCounter.v|
!i113 1
R6
R7
R8
nprogram@counter
vregisterFile
R10
!i10b 1
!s100 iLRHHJWY55i_m?mSTP4fU0
ID@4gz[Wic2ILbF<Q7=ziE2
R2
R0
w1733493960
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/registerFile.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/registerFile.v
L0 3
R4
r1
!s85 0
31
R9
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/registerFile.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/registerFile.v|
!i113 1
R6
R7
R8
nregister@file
vSignExtender
R10
!i10b 1
!s100 @`aGSg91l4d870B>Q>l^;2
I8kGRG8XVbl1aD^3m^<ez[2
R2
R0
R3
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/SignExtender.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/SignExtender.v
L0 4
R4
r1
!s85 0
31
R9
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/SignExtender.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/SignExtender.v|
!i113 1
R6
R7
R8
n@sign@extender
vtestbench
R1
!i10b 1
!s100 DG3@m1ziU]Bn`Ve7I7Ojf0
I0XY6SFDaO]TDPXhzH``A=0
R2
R0
w1733488670
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/testbench.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/testbench.v
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/testbench.v|
!i113 1
R6
R7
R8
