# Seven Segment Decoder
This project implements a seven-segment decoder using Verilog on the DE10-Lite FPGA board. The decoder converts binary inputs into outputs that light up a seven-segment display.

<p>The 4 rightmost switches are utilized as inputs, all the other switches are disabled.</p>
<p>The input switches represent a four-bit binary number, representing the hexadecimal digit 0 through F. For example, 0000=0, 0011=3, 0101=5, 1101=D, etc.</p>

<br>

<div style="display: flex; gap: 10px;">
    <img src="Images/SSD1.jpeg" alt="SSD1" width="700" />
    <img src="Images/SSD2.jpeg" alt="SSD2" width="400" />
    <img src="Images/SSD3.jpeg" alt="SSD3" width="400" />
    <img src="Images/SSD4.jpeg" alt="SSD4" width="400" />
    <img src="Images/SSD5.jpeg" alt="SSD5" width="400" />
</div>
