module adder(
	input logic [7:0] a,
	input logic [7:0] b,
	output logic [7:0] y
);
assign y = a + b;
endmodule
