
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100189                       # Number of seconds simulated
sim_ticks                                100189321500                       # Number of ticks simulated
final_tick                               100189321500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 279448                       # Simulator instruction rate (inst/s)
host_op_rate                                   282074                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              147416529                       # Simulator tick rate (ticks/s)
host_mem_usage                                 672160                       # Number of bytes of host memory used
host_seconds                                   679.63                       # Real time elapsed on the host
sim_insts                                   189922314                       # Number of instructions simulated
sim_ops                                     191707374                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 100189321500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           25728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           11456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        24704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              61888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        25728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25728                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 967                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             256794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             114344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        246573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                617711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        256794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           256794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            256794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            114344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       246573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               617711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         967                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       967                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  61888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   61888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  100189257000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   967                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    327.466667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.440999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.066114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           66     36.67%     36.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           36     20.00%     56.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25     13.89%     70.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            6      3.33%     73.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      4.44%     78.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      2.78%     81.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      5.56%     86.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.11%     87.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           22     12.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          180                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     46855701                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                64986951                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4835000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     48454.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                67204.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      777                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  103608331.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   549780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   273240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3848460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         13522080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              8710740                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               729120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        40882110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        13760160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      24012489060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            24094764750                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.492341                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         100168215750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1189000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       5744000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 100042834000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     35833243                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      14097000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     89624257                       # Time in different power states
system.mem_ctrls_1.actEnergy                   806820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   409860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 3055920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             11390310                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2423040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        74281830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        53028960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      23975629620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            24157290120                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.116414                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         100158001500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5005000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      15448000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  99857037250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    138096507                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      10828250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    162906493                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 100189321500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                34194946                       # Number of BP lookups
system.cpu.branchPred.condPredicted          27336770                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           4660617                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             26804581                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                26797559                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.973803                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2297325                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2134                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             590                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                268                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              322                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert      3573558                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu.branchPred.allExpertsSame          9450274                       # Number of times all experts voted in the same direction.
system.cpu.branchPred.lowWeightExpertsWon       844601                       # Number of times where lower weighted experts overrode the highest weight expert.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 100189321500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 100189321500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 100189321500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 100189321500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    100189321500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        200378644                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            4039410                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      362353123                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    34194946                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           29095152                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     191633523                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 9328412                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  295                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          593                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 127380044                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   249                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          200338027                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.832484                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.984206                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 10201998      5.09%      5.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 86014686     42.93%     48.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 31262537     15.60%     63.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 72858806     36.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            200338027                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.170652                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.808342                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 19458363                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              24882297                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 137326167                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              14007194                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                4664006                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             23722325                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   211                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              330008813                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              16928591                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                4664006                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 38683042                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11061265                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13988                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 131675462                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              14240264                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              311050520                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               7388727                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2948689                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                6479678                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   5180                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              730                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           320880908                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             431204388                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        363385904                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups             8102                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             199069041                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                121811867                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                470                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            325                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  24869282                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            129496069                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            30148476                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          34475290                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          7031252                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  303221638                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 315                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 251270057                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2574676                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       111514578                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    100803655                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             87                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     200338027                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.254230                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.950769                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            53209661     26.56%     26.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            60996982     30.45%     57.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            68458177     34.17%     91.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            17336193      8.65%     99.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              336928      0.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  86      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       200338027                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4600427      6.93%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     50      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    143      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      6.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               57061427     85.92%     92.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4747160      7.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               210      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             112235833     44.67%     44.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1502045      0.60%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  511      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  908      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  840      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 707      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     45.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            113039539     44.99%     90.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            24489462      9.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              251270057                       # Type of FU issued
system.cpu.iq.rate                           1.253976                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    66409207                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.264294                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          771848021                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         414732996                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    236346683                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              317671360                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         29345012                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     51222905                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       120163                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         4135                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     11822415                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            60                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                4664006                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                10461009                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 19482                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           304589022                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             129496069                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             30148476                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                314                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 19479                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           4135                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3836929                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1219164                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              5056093                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             242285932                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             106692936                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           8984125                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1367069                       # number of nop insts executed
system.cpu.iew.exec_refs                    129135210                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 20631320                       # Number of branches executed
system.cpu.iew.exec_stores                   22442274                       # Number of stores executed
system.cpu.iew.exec_rate                     1.209140                       # Inst execution rate
system.cpu.iew.wb_sent                      238678556                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     236351879                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 190156786                       # num instructions producing a value
system.cpu.iew.wb_consumers                 228433385                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.179526                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.832439                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       103547956                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             228                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           4660417                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    185214278                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.037453                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.761340                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     98075217     52.95%     52.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     50067276     27.03%     79.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     16353088      8.83%     88.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6114386      3.30%     92.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3900264      2.11%     94.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       763059      0.41%     94.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2187675      1.18%     95.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      3534441      1.91%     97.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4218872      2.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    185214278                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            190366014                       # Number of instructions committed
system.cpu.commit.committedOps              192151074                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       96599225                       # Number of memory references committed
system.cpu.commit.loads                      78273164                       # Number of loads committed
system.cpu.commit.membars                         216                       # Number of memory barriers committed
system.cpu.commit.branches                   18218945                       # Number of branches committed
system.cpu.commit.vec_insts                      5148                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 175381013                       # Number of committed integer instructions.
system.cpu.commit.function_calls               944792                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          202      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         94048208     48.94%     48.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1500503      0.78%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             511      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             908      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             808      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            707      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        78273164     40.74%     90.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       18326061      9.54%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         192151074                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4218872                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    476694293                       # The number of ROB reads
system.cpu.rob.rob_writes                   606565529                       # The number of ROB writes
system.cpu.timesIdled                             321                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           40617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   189922314                       # Number of Instructions Simulated
system.cpu.committedOps                     191707374                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.055056                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.055056                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.947817                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.947817                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                280823275                       # number of integer regfile reads
system.cpu.int_regfile_writes               197899465                       # number of integer regfile writes
system.cpu.vec_regfile_reads                     6625                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3493                       # number of vector regfile writes
system.cpu.cc_regfile_reads                  45929748                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 47623401                       # number of cc regfile writes
system.cpu.misc_regfile_reads               276779381                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    431                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 100189321500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                11                       # number of replacements
system.cpu.dcache.tags.tagsinuse           510.612053                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            95673110                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          177172.425926                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.612053                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.498645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.498645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          529                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.516602                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         191348848                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        191348848                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 100189321500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     77347711                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        77347711                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     18324969                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18324969                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          215                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          215                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          215                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      95672680                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         95672680                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     95672680                       # number of overall hits
system.cpu.dcache.overall_hits::total        95672680                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          161                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           161                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          881                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          881                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1042                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1042                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1042                       # number of overall misses
system.cpu.dcache.overall_misses::total          1042                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     16593500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16593500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     42340967                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42340967                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       153500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       153500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     58934467                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     58934467                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     58934467                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     58934467                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     77347872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     77347872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     18325850                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18325850                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     95673722                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     95673722                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     95673722                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     95673722                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000048                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.009217                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009217                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000011                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000011                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 103065.217391                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 103065.217391                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48060.121453                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48060.121453                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        76750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        76750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56558.989443                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56558.989443                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56558.989443                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56558.989443                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4501                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              43                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   104.674419                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           62                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          441                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          503                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          503                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          503                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          503                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           99                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          440                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          539                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          539                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          539                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          539                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     10269500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10269500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     14775967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14775967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        74000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        74000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     25045467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     25045467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     25045467                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     25045467                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.004608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 103732.323232                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 103732.323232                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33581.743182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33581.743182                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        74000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        74000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 46466.543599                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46466.543599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 46466.543599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46466.543599                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 100189321500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 100189321500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 100189321500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                76                       # number of replacements
system.cpu.icache.tags.tagsinuse           303.075135                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           127379522                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               412                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          309173.597087                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   303.075135                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.591944                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.591944                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          336                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         254760496                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        254760496                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 100189321500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    127379522                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       127379522                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     127379522                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        127379522                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    127379522                       # number of overall hits
system.cpu.icache.overall_hits::total       127379522                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          520                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           520                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          520                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            520                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          520                       # number of overall misses
system.cpu.icache.overall_misses::total           520                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     42998483                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42998483                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     42998483                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42998483                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     42998483                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42998483                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    127380042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    127380042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    127380042                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    127380042                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    127380042                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    127380042                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 82689.390385                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82689.390385                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 82689.390385                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82689.390385                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 82689.390385                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82689.390385                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        14752                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               126                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   117.079365                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           76                       # number of writebacks
system.cpu.icache.writebacks::total                76                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          108                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          108                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          108                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          108                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          108                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          108                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          412                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          412                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          412                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          412                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          412                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     36376486                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36376486                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     36376486                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36376486                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     36376486                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36376486                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 88292.441748                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88292.441748                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 88292.441748                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88292.441748                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 88292.441748                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88292.441748                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 100189321500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 100189321500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 100189321500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued             2629                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                2647                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   209                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 100189321500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    62.212744                       # Cycle average of tags in use
system.l2.tags.total_refs                          18                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       104                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.173077                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       44.003347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    18.209397                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001899                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000824                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.002350                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      8785                       # Number of tag accesses
system.l2.tags.data_accesses                     8785                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 100189321500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks            9                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                9                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           78                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               78                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                351                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   351                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 4                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   355                       # number of demand (read+write) hits
system.l2.demand_hits::total                      365                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   10                       # number of overall hits
system.l2.overall_hits::cpu.data                  355                       # number of overall hits
system.l2.overall_hits::total                     365                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               89                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  89                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              402                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           96                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              96                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 402                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 185                       # number of demand (read+write) misses
system.l2.demand_misses::total                    587                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                402                       # number of overall misses
system.l2.overall_misses::cpu.data                185                       # number of overall misses
system.l2.overall_misses::total                   587                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     11806500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11806500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     35888500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35888500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     10163500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10163500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      35888500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      21970000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         57858500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     35888500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     21970000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        57858500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks            9                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            9                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           78                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           78                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          412                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            412                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               412                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               540                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  952                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              412                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              540                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 952                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.202273                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.202273                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.975728                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.975728                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.960000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.960000                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.975728                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.342593                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.616597                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.975728                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.342593                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.616597                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 132657.303371                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 132657.303371                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 89274.875622                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89274.875622                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 105869.791667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105869.791667                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 89274.875622                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 118756.756757                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98566.439523                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 89274.875622                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 118756.756757                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98566.439523                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          408                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            408                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           88                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             88                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          402                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          402                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           91                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           91                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               581                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          408                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              989                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     44557360                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     44557360                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     11263000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11263000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     33476500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33476500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      9301000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9301000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     33476500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     20564000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     54040500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     33476500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     20564000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     44557360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     98597860                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.975728                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.975728                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.910000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.910000                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.975728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.331481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.610294                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.975728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.331481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.038866                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 109209.215686                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 109209.215686                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 127988.636364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 127988.636364                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 83274.875622                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83274.875622                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 102208.791209                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102208.791209                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 83274.875622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 114882.681564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93012.908778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 83274.875622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 114882.681564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 109209.215686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99694.499494                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           967                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           11                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 100189321500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                879                       # Transaction distribution
system.membus.trans_dist::ReadExReq                88                       # Transaction distribution
system.membus.trans_dist::ReadExResp               88                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           879                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        61888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   61888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               967                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     967    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 967                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1254951                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5105813                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1039                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             22                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           22                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 100189321500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               512                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           78                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              489                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              440                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             440                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           412                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          100                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        31232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        35264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  66496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             489                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1441                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.024289                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.153997                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1406     97.57%     97.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     35      2.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1441                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             606500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            618000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            810998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
