-- Project:   C:\Users\dgilliland\Documents\GitHub\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Workspace01\Z80_3Pin.cydsn\Z80_3Pin.cyprj
-- Generated: 09/23/2019 14:04:27
-- PSoC Creator  4.2

ENTITY Z80_3Pin IS
    PORT(
        CPUD0(0)_PAD : INOUT std_ulogic;
        CPUD1(0)_PAD : INOUT std_ulogic;
        CPUD2(0)_PAD : INOUT std_ulogic;
        CPUD3(0)_PAD : INOUT std_ulogic;
        CPUD4(0)_PAD : INOUT std_ulogic;
        CPUD5(0)_PAD : INOUT std_ulogic;
        CPUD6(0)_PAD : INOUT std_ulogic;
        CPUD7(0)_PAD : INOUT std_ulogic;
        IORQ_n(0)_PAD : IN std_ulogic;
        CPURD_n(0)_PAD : IN std_ulogic;
        CPUA0(0)_PAD : INOUT std_ulogic;
        CPUA1(0)_PAD : INOUT std_ulogic;
        CPUA2(0)_PAD : INOUT std_ulogic;
        CPUA3(0)_PAD : INOUT std_ulogic;
        CPUA4(0)_PAD : INOUT std_ulogic;
        CPUA5(0)_PAD : INOUT std_ulogic;
        CPUA6(0)_PAD : INOUT std_ulogic;
        CPUA7(0)_PAD : INOUT std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic;
        CTS_n(0)_PAD : IN std_ulogic;
        RTS_n(0)_PAD : OUT std_ulogic;
        CPUWR_n(0)_PAD : IN std_ulogic;
        CPUA13(0)_PAD : IN std_ulogic;
        CPUA14(0)_PAD : IN std_ulogic;
        CPUA15(0)_PAD : IN std_ulogic;
        SRAMA13(0)_PAD : OUT std_ulogic;
        SRAMA14(0)_PAD : OUT std_ulogic;
        SRAMA15(0)_PAD : OUT std_ulogic;
        SRAMA16(0)_PAD : OUT std_ulogic;
        SRAMA17(0)_PAD : OUT std_ulogic;
        SRAMA18(0)_PAD : OUT std_ulogic;
        CPUA8(0)_PAD : OUT std_ulogic;
        CPUA9(0)_PAD : OUT std_ulogic;
        CPUA10(0)_PAD : OUT std_ulogic;
        CPUA11(0)_PAD : OUT std_ulogic;
        CPUA12(0)_PAD : OUT std_ulogic;
        LED(0)_PAD : OUT std_ulogic;
        SDA_1(0)_PAD : INOUT std_ulogic;
        SCL_1(0)_PAD : INOUT std_ulogic;
        MREQ_n(0)_PAD : IN std_ulogic;
        BUSRQ_n(0)_PAD : OUT std_ulogic;
        MEMWR_n(0)_PAD : OUT std_ulogic;
        MEMRD_n(0)_PAD : OUT std_ulogic;
        M1_n(0)_PAD : IN std_ulogic;
        INT_n(0)_PAD : OUT std_ulogic;
        NMI_n(0)_PAD : OUT std_ulogic;
        HALT_n(0)_PAD : OUT std_ulogic;
        SRAMCS_n(0)_PAD : OUT std_ulogic;
        WAIT_n_1(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Z80_3Pin;

ARCHITECTURE __DEFAULT__ OF Z80_3Pin IS
    SIGNAL ADR_OUT_0 : bit;
    SIGNAL BUSRQ_n(0)__PA : bit;
    SIGNAL CLR_IO_INT : bit;
    SIGNAL CPUA0(0)__PA : bit;
    SIGNAL CPUA1(0)__PA : bit;
    SIGNAL CPUA10(0)__PA : bit;
    SIGNAL CPUA11(0)__PA : bit;
    SIGNAL CPUA12(0)__PA : bit;
    SIGNAL CPUA13(0)__PA : bit;
    SIGNAL CPUA14(0)__PA : bit;
    SIGNAL CPUA15(0)__PA : bit;
    SIGNAL CPUA2(0)__PA : bit;
    SIGNAL CPUA3(0)__PA : bit;
    SIGNAL CPUA4(0)__PA : bit;
    SIGNAL CPUA5(0)__PA : bit;
    SIGNAL CPUA6(0)__PA : bit;
    SIGNAL CPUA7(0)__PA : bit;
    SIGNAL CPUA8(0)__PA : bit;
    SIGNAL CPUA9(0)__PA : bit;
    SIGNAL CPUD0(0)__PA : bit;
    SIGNAL CPUD1(0)__PA : bit;
    SIGNAL CPUD2(0)__PA : bit;
    SIGNAL CPUD3(0)__PA : bit;
    SIGNAL CPUD4(0)__PA : bit;
    SIGNAL CPUD5(0)__PA : bit;
    SIGNAL CPUD6(0)__PA : bit;
    SIGNAL CPUD7(0)__PA : bit;
    SIGNAL CPURD_n(0)__PA : bit;
    SIGNAL CPURDn : bit;
    SIGNAL CPUWR_n(0)__PA : bit;
    SIGNAL CPUWRn : bit;
    SIGNAL CTS_n(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL HALT_n(0)__PA : bit;
    SIGNAL INT_n(0)__PA : bit;
    SIGNAL IORQ_n(0)__PA : bit;
    SIGNAL IORQn : bit;
    SIGNAL LDA13 : bit;
    SIGNAL LDA14 : bit;
    SIGNAL LDA15 : bit;
    SIGNAL LDA16 : bit;
    SIGNAL LDA17 : bit;
    SIGNAL LDA18 : bit;
    SIGNAL LED(0)__PA : bit;
    SIGNAL M1_n(0)__PA : bit;
    SIGNAL MEMRD_n(0)__PA : bit;
    SIGNAL MEMWR_n(0)__PA : bit;
    SIGNAL MREQ_n(0)__PA : bit;
    SIGNAL NMI_n(0)__PA : bit;
    SIGNAL Net_10 : bit;
    ATTRIBUTE udbclken_assigned OF Net_10 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_10 : SIGNAL IS true;
    SIGNAL Net_101 : bit;
    SIGNAL Net_102 : bit;
    SIGNAL Net_104 : bit;
    SIGNAL Net_105 : bit;
    SIGNAL Net_106 : bit;
    SIGNAL Net_10_local : bit;
    SIGNAL Net_155 : bit;
    SIGNAL Net_157 : bit;
    SIGNAL Net_158 : bit;
    ATTRIBUTE placement_force OF Net_158 : SIGNAL IS "U(3,0,A)0";
    SIGNAL Net_159 : bit;
    SIGNAL Net_163 : bit;
    SIGNAL Net_163_SYNCOUT : bit;
    SIGNAL Net_210 : bit;
    SIGNAL Net_222 : bit;
    SIGNAL Net_239 : bit;
    SIGNAL Net_248 : bit;
    ATTRIBUTE placement_force OF Net_248 : SIGNAL IS "U(0,4,A)0";
    SIGNAL Net_249 : bit;
    ATTRIBUTE placement_force OF Net_249 : SIGNAL IS "U(0,4,A)1";
    SIGNAL Net_250 : bit;
    ATTRIBUTE placement_force OF Net_250 : SIGNAL IS "U(2,4,A)2";
    SIGNAL Net_251 : bit;
    ATTRIBUTE placement_force OF Net_251 : SIGNAL IS "U(2,3,A)3";
    SIGNAL Net_252 : bit;
    ATTRIBUTE placement_force OF Net_252 : SIGNAL IS "U(0,4,A)2";
    SIGNAL Net_253 : bit;
    ATTRIBUTE placement_force OF Net_253 : SIGNAL IS "U(0,4,A)3";
    SIGNAL Net_26 : bit;
    SIGNAL Net_27 : bit;
    SIGNAL Net_278 : bit;
    SIGNAL Net_28 : bit;
    SIGNAL Net_281 : bit;
    SIGNAL Net_284 : bit;
    SIGNAL Net_287 : bit;
    SIGNAL Net_290 : bit;
    SIGNAL Net_30 : bit;
    SIGNAL Net_304 : bit;
    SIGNAL Net_31 : bit;
    SIGNAL Net_32 : bit;
    SIGNAL Net_33 : bit;
    SIGNAL Net_337 : bit;
    SIGNAL Net_343 : bit;
    SIGNAL Net_366 : bit;
    SIGNAL Net_369 : bit;
    ATTRIBUTE placement_force OF Net_369 : SIGNAL IS "U(3,2,A)1";
    SIGNAL Net_385 : bit;
    SIGNAL Net_391 : bit;
    ATTRIBUTE placement_force OF Net_391 : SIGNAL IS "U(3,2,A)0";
    SIGNAL Net_394 : bit;
    ATTRIBUTE placement_force OF Net_394 : SIGNAL IS "U(3,2,A)3";
    SIGNAL Net_397 : bit;
    ATTRIBUTE placement_force OF Net_397 : SIGNAL IS "U(2,5,B)3";
    SIGNAL Net_4 : bit;
    SIGNAL Net_419 : bit;
    ATTRIBUTE placement_force OF Net_419 : SIGNAL IS "U(2,5,B)1";
    SIGNAL Net_429 : bit;
    ATTRIBUTE placement_force OF Net_429 : SIGNAL IS "U(2,5,B)0";
    SIGNAL Net_432 : bit;
    ATTRIBUTE placement_force OF Net_432 : SIGNAL IS "U(2,4,A)3";
    SIGNAL Net_435 : bit;
    ATTRIBUTE placement_force OF Net_435 : SIGNAL IS "U(2,4,A)0";
    SIGNAL Net_438 : bit;
    ATTRIBUTE placement_force OF Net_438 : SIGNAL IS "U(3,4,A)2";
    SIGNAL Net_441 : bit;
    ATTRIBUTE placement_force OF Net_441 : SIGNAL IS "U(3,4,A)0";
    SIGNAL Net_444 : bit;
    ATTRIBUTE placement_force OF Net_444 : SIGNAL IS "U(3,4,A)1";
    SIGNAL Net_467 : bit;
    ATTRIBUTE placement_force OF Net_467 : SIGNAL IS "U(2,1,B)1";
    SIGNAL Net_479 : bit;
    ATTRIBUTE placement_force OF Net_479 : SIGNAL IS "U(3,2,A)2";
    SIGNAL Net_69 : bit;
    SIGNAL Net_70 : bit;
    SIGNAL Net_81 : bit;
    SIGNAL Net_90 : bit;
    SIGNAL Net_92 : bit;
    SIGNAL Net_93 : bit;
    SIGNAL Net_95 : bit;
    SIGNAL Net_96 : bit;
    SIGNAL Net_98 : bit;
    SIGNAL Net_99 : bit;
    SIGNAL PSoC_CLK : bit;
    ATTRIBUTE global_signal OF PSoC_CLK : SIGNAL IS true;
    SIGNAL PSoC_CLK_local : bit;
    SIGNAL RTS_n(0)__PA : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL SCL_1(0)__PA : bit;
    SIGNAL SDA_1(0)__PA : bit;
    SIGNAL SRAMA13(0)__PA : bit;
    SIGNAL SRAMA14(0)__PA : bit;
    SIGNAL SRAMA15(0)__PA : bit;
    SIGNAL SRAMA16(0)__PA : bit;
    SIGNAL SRAMA17(0)__PA : bit;
    SIGNAL SRAMA18(0)__PA : bit;
    SIGNAL SRAMCS_n(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL WAIT_n_1(0)__PA : bit;
    SIGNAL ZDO_0 : bit;
    SIGNAL ZDO_1 : bit;
    SIGNAL ZDO_2 : bit;
    SIGNAL ZDO_3 : bit;
    SIGNAL ZDO_4 : bit;
    SIGNAL ZDO_5 : bit;
    SIGNAL ZDO_6 : bit;
    SIGNAL ZDO_7 : bit;
    SIGNAL \I2C_1:Net_1109_0\ : bit;
    SIGNAL \I2C_1:Net_1109_0_SYNCOUT\ : bit;
    SIGNAL \I2C_1:Net_1109_1\ : bit;
    SIGNAL \I2C_1:Net_1109_1_SYNCOUT\ : bit;
    SIGNAL \I2C_1:Net_643_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:Net_643_3\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \I2C_1:Net_697\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:bus_busy_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:bus_busy_reg\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \I2C_1:bI2C_UDB:clk_eq_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:clk_eq_reg\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \I2C_1:bI2C_UDB:clkgen_cl1\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:clkgen_tc1_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:clkgen_tc1_reg\ : SIGNAL IS "U(2,5,A)2";
    SIGNAL \I2C_1:bI2C_UDB:clkgen_tc2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:clkgen_tc2_reg\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \I2C_1:bI2C_UDB:clkgen_tc\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:cnt_reset\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:cnt_reset\ : SIGNAL IS "U(1,5,A)2";
    ATTRIBUTE soft OF \I2C_1:bI2C_UDB:cnt_reset\ : SIGNAL IS 1;
    SIGNAL \I2C_1:bI2C_UDB:control_0\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_1\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_2\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_3\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_4\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_5\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_6\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_7\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \I2C_1:bI2C_UDB:cs_addr_shifter_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:cs_addr_shifter_0\ : SIGNAL IS "U(2,5,A)1";
    SIGNAL \I2C_1:bI2C_UDB:cs_addr_shifter_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS "U(1,4,A)1";
    ATTRIBUTE soft OF \I2C_1:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS 1;
    SIGNAL \I2C_1:bI2C_UDB:lost_arb_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:lost_arb_reg\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \I2C_1:bI2C_UDB:m_reset\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_reset\ : SIGNAL IS "U(1,5,A)3";
    SIGNAL \I2C_1:bI2C_UDB:m_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_0\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \I2C_1:bI2C_UDB:m_state_0_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_0_split\ : SIGNAL IS "U(1,4,B)2";
    SIGNAL \I2C_1:bI2C_UDB:m_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_1\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \I2C_1:bI2C_UDB:m_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_2\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \I2C_1:bI2C_UDB:m_state_2_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_2_split\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \I2C_1:bI2C_UDB:m_state_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_3\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \I2C_1:bI2C_UDB:m_state_4\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_4\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \I2C_1:bI2C_UDB:m_state_4_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_4_split\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \I2C_1:bI2C_UDB:scl_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:scl_in_last2_reg\ : SIGNAL IS "U(1,5,A)1";
    SIGNAL \I2C_1:bI2C_UDB:scl_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:scl_in_last_reg\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \I2C_1:bI2C_UDB:scl_in_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:scl_in_reg\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \I2C_1:bI2C_UDB:sda_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:sda_in_last2_reg\ : SIGNAL IS "U(1,5,B)3";
    SIGNAL \I2C_1:bI2C_UDB:sda_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:sda_in_last_reg\ : SIGNAL IS "U(2,4,B)3";
    SIGNAL \I2C_1:bI2C_UDB:sda_in_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:sda_in_reg\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL \I2C_1:bI2C_UDB:shift_data_out\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:status_0\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \I2C_1:bI2C_UDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:status_1\ : SIGNAL IS "U(0,5,A)0";
    SIGNAL \I2C_1:bI2C_UDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:status_2\ : SIGNAL IS "U(0,5,A)1";
    SIGNAL \I2C_1:bI2C_UDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:status_3\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \I2C_1:bI2C_UDB:status_4\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:status_4\ : SIGNAL IS "U(1,4,A)2";
    SIGNAL \I2C_1:bI2C_UDB:status_5\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:status_5\ : SIGNAL IS "U(1,5,B)2";
    SIGNAL \I2C_1:bI2C_UDB:tx_reg_empty\ : bit;
    SIGNAL \I2C_1:sda_x_wire\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:sda_x_wire\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \IO_Ctrl_Reg:control_1\ : bit;
    SIGNAL \IO_Ctrl_Reg:control_2\ : bit;
    SIGNAL \IO_Ctrl_Reg:control_3\ : bit;
    SIGNAL \IO_Ctrl_Reg:control_4\ : bit;
    SIGNAL \IO_Ctrl_Reg:control_5\ : bit;
    SIGNAL \IO_Ctrl_Reg:control_6\ : bit;
    SIGNAL \IO_Ctrl_Reg:control_7\ : bit;
    SIGNAL \TOP_ADDR_REG:control_7\ : bit;
    SIGNAL \UART_1:BUART:control_0\ : bit;
    SIGNAL \UART_1:BUART:control_1\ : bit;
    SIGNAL \UART_1:BUART:control_2\ : bit;
    SIGNAL \UART_1:BUART:control_3\ : bit;
    SIGNAL \UART_1:BUART:control_4\ : bit;
    SIGNAL \UART_1:BUART:control_5\ : bit;
    SIGNAL \UART_1:BUART:control_6\ : bit;
    SIGNAL \UART_1:BUART:control_7\ : bit;
    SIGNAL \UART_1:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:counter_load_not\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \UART_1:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:pollcount_0\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \UART_1:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:pollcount_1\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_bitclk_enable\ : SIGNAL IS "U(3,5,A)2";
    SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_1:BUART:rx_count_0\ : bit;
    SIGNAL \UART_1:BUART:rx_count_1\ : bit;
    SIGNAL \UART_1:BUART:rx_count_2\ : bit;
    SIGNAL \UART_1:BUART:rx_count_3\ : bit;
    SIGNAL \UART_1:BUART:rx_count_4\ : bit;
    SIGNAL \UART_1:BUART:rx_count_5\ : bit;
    SIGNAL \UART_1:BUART:rx_count_6\ : bit;
    SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_counter_load\ : SIGNAL IS "U(3,5,B)2";
    SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_1:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_last\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_load_fifo\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_markspace_pre\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_parity_bit\ : SIGNAL IS "U(3,5,B)1";
    SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_parity_error_pre\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_postpoll\ : SIGNAL IS "U(3,4,B)2";
    ATTRIBUTE soft OF \UART_1:BUART:rx_postpoll\ : SIGNAL IS 1;
    SIGNAL \UART_1:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_0\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \UART_1:BUART:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_1\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \UART_1:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_2\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \UART_1:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_3\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \UART_1:BUART:rx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_2\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \UART_1:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_3\ : SIGNAL IS "U(3,4,B)3";
    SIGNAL \UART_1:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_4\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \UART_1:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_5\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_bitclk\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(2,0,A)2";
    SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_1:BUART:tx_mark\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_mark\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_parity_bit\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_1:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_0\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \UART_1:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_1\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \UART_1:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_2\ : SIGNAL IS "U(3,0,B)3";
    SIGNAL \UART_1:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_status_0\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL \UART_1:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_status_2\ : SIGNAL IS "U(3,4,A)3";
    SIGNAL \UART_1:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:txn\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \UART_1:BUART:txn_split\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:txn_split\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \UART_1:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_1:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_1:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_1:Net_9_local\ : bit;
    SIGNAL \\\USBUART_1:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART_1:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART_1:Net_1010\ : bit;
    SIGNAL \USBUART_1:Net_1876\ : bit;
    SIGNAL \USBUART_1:Net_1889\ : bit;
    SIGNAL \USBUART_1:Net_95\ : bit;
    SIGNAL \USBUART_1:dma_request_0\ : bit;
    SIGNAL \USBUART_1:dma_request_1\ : bit;
    SIGNAL \USBUART_1:dma_request_2\ : bit;
    SIGNAL \USBUART_1:dma_request_3\ : bit;
    SIGNAL \USBUART_1:dma_request_4\ : bit;
    SIGNAL \USBUART_1:dma_request_5\ : bit;
    SIGNAL \USBUART_1:dma_request_6\ : bit;
    SIGNAL \USBUART_1:dma_request_7\ : bit;
    SIGNAL \USBUART_1:dma_terminate\ : bit;
    SIGNAL \USBUART_1:ep_int_0\ : bit;
    SIGNAL \USBUART_1:ep_int_1\ : bit;
    SIGNAL \USBUART_1:ep_int_2\ : bit;
    SIGNAL \USBUART_1:ep_int_3\ : bit;
    SIGNAL \USBUART_1:ep_int_4\ : bit;
    SIGNAL \USBUART_1:ep_int_5\ : bit;
    SIGNAL \USBUART_1:ep_int_6\ : bit;
    SIGNAL \USBUART_1:ep_int_7\ : bit;
    SIGNAL \USBUART_1:ep_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(0,3,B)2";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL cy_srff_1 : bit;
    ATTRIBUTE placement_force OF cy_srff_1 : SIGNAL IS "U(2,1,B)2";
    SIGNAL cydff_10 : bit;
    ATTRIBUTE placement_force OF cydff_10 : SIGNAL IS "U(2,1,B)3";
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL tmpOE__CPUA0_net_0 : bit;
    SIGNAL tmpOE__CPUD0_net_0 : bit;
    ATTRIBUTE placement_force OF tmpOE__CPUD0_net_0 : SIGNAL IS "U(2,4,A)1";
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    ATTRIBUTE lib_model OF \UART_1:BUART:txn_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \UART_1:BUART:txn_split\ : LABEL IS "U(2,0)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF CPUD0(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF CPUD0(0) : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF CPUD1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF CPUD1(0) : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF CPUD2(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF CPUD2(0) : LABEL IS "P5[2]";
    ATTRIBUTE lib_model OF CPUD3(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF CPUD3(0) : LABEL IS "P5[3]";
    ATTRIBUTE lib_model OF CPUD4(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF CPUD4(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF CPUD5(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF CPUD5(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF CPUD6(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF CPUD6(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF CPUD7(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF CPUD7(0) : LABEL IS "P5[7]";
    ATTRIBUTE lib_model OF IORQ_n(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF IORQ_n(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF CPURD_n(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF CPURD_n(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF CPUA0(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF CPUA0(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF CPUA1(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF CPUA1(0) : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF CPUA2(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF CPUA2(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF CPUA3(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF CPUA3(0) : LABEL IS "P4[3]";
    ATTRIBUTE lib_model OF CPUA4(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF CPUA4(0) : LABEL IS "P4[4]";
    ATTRIBUTE lib_model OF CPUA5(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF CPUA5(0) : LABEL IS "P4[5]";
    ATTRIBUTE lib_model OF CPUA6(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF CPUA6(0) : LABEL IS "P4[6]";
    ATTRIBUTE lib_model OF CPUA7(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF CPUA7(0) : LABEL IS "P4[7]";
    ATTRIBUTE lib_model OF \USBUART_1:Dm(0)\ : LABEL IS "iocell19";
    ATTRIBUTE Location OF \USBUART_1:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USBUART_1:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USBUART_1:Dp(0)\ : LABEL IS "iocell20";
    ATTRIBUTE Location OF \USBUART_1:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF CTS_n(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF CTS_n(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF RTS_n(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF RTS_n(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF CPUWR_n(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF CPUWR_n(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF CPUA13(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF CPUA13(0) : LABEL IS "P6[5]";
    ATTRIBUTE lib_model OF CPUA14(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF CPUA14(0) : LABEL IS "P6[6]";
    ATTRIBUTE lib_model OF CPUA15(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF CPUA15(0) : LABEL IS "P6[7]";
    ATTRIBUTE lib_model OF SRAMA13(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF SRAMA13(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF SRAMA14(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF SRAMA14(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF SRAMA15(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF SRAMA15(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF SRAMA16(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF SRAMA16(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF SRAMA17(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF SRAMA17(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF SRAMA18(0) : LABEL IS "iocell34";
    ATTRIBUTE Location OF SRAMA18(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF CPUA8(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF CPUA8(0) : LABEL IS "P6[0]";
    ATTRIBUTE lib_model OF CPUA9(0) : LABEL IS "iocell36";
    ATTRIBUTE Location OF CPUA9(0) : LABEL IS "P6[1]";
    ATTRIBUTE lib_model OF CPUA10(0) : LABEL IS "iocell37";
    ATTRIBUTE Location OF CPUA10(0) : LABEL IS "P6[2]";
    ATTRIBUTE lib_model OF CPUA11(0) : LABEL IS "iocell38";
    ATTRIBUTE Location OF CPUA11(0) : LABEL IS "P6[3]";
    ATTRIBUTE lib_model OF CPUA12(0) : LABEL IS "iocell39";
    ATTRIBUTE Location OF CPUA12(0) : LABEL IS "P6[4]";
    ATTRIBUTE lib_model OF LED(0) : LABEL IS "iocell40";
    ATTRIBUTE Location OF LED(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF SDA_1(0) : LABEL IS "iocell41";
    ATTRIBUTE Location OF SDA_1(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF SCL_1(0) : LABEL IS "iocell42";
    ATTRIBUTE Location OF SCL_1(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF MREQ_n(0) : LABEL IS "iocell43";
    ATTRIBUTE Location OF MREQ_n(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF BUSRQ_n(0) : LABEL IS "iocell44";
    ATTRIBUTE Location OF BUSRQ_n(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF MEMWR_n(0) : LABEL IS "iocell45";
    ATTRIBUTE Location OF MEMWR_n(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF MEMRD_n(0) : LABEL IS "iocell46";
    ATTRIBUTE Location OF MEMRD_n(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF M1_n(0) : LABEL IS "iocell47";
    ATTRIBUTE Location OF M1_n(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF INT_n(0) : LABEL IS "iocell48";
    ATTRIBUTE Location OF INT_n(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF NMI_n(0) : LABEL IS "iocell49";
    ATTRIBUTE Location OF NMI_n(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF HALT_n(0) : LABEL IS "iocell50";
    ATTRIBUTE Location OF HALT_n(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF SRAMCS_n(0) : LABEL IS "iocell51";
    ATTRIBUTE Location OF SRAMCS_n(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF WAIT_n_1(0) : LABEL IS "iocell52";
    ATTRIBUTE Location OF WAIT_n_1(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF tmpOE__CPUD0_net_0 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF tmpOE__CPUD0_net_0 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_158 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_158 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:counter_load_not\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \UART_1:BUART:counter_load_not\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_0\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \UART_1:BUART:tx_status_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_2\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \UART_1:BUART:tx_status_2\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_counter_load\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \UART_1:BUART:rx_counter_load\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_postpoll\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \UART_1:BUART:rx_postpoll\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_4\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_4\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_5\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_5\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF SCL_1(0)_SYNC : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_253 : LABEL IS "macrocell12";
    ATTRIBUTE Location OF Net_253 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_252 : LABEL IS "macrocell13";
    ATTRIBUTE Location OF Net_252 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_251 : LABEL IS "macrocell14";
    ATTRIBUTE Location OF Net_251 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_250 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_250 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_249 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF Net_249 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_248 : LABEL IS "macrocell17";
    ATTRIBUTE Location OF Net_248 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_5\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:status_5\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_4\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:status_4\ : LABEL IS "U(1,4)";
    ATTRIBUTE Location OF SDA_1(0)_SYNC : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cnt_reset\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:cnt_reset\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE Location OF Rx_1(0)_SYNC : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_369 : LABEL IS "macrocell25";
    ATTRIBUTE Location OF Net_369 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_391 : LABEL IS "macrocell26";
    ATTRIBUTE Location OF Net_391 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_394 : LABEL IS "macrocell27";
    ATTRIBUTE Location OF Net_394 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_467 : LABEL IS "macrocell28";
    ATTRIBUTE Location OF Net_467 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Z80_Data_In:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Z80_Data_In:Sync:ctrl_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_0_split\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_0_split\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Z80_Data_Out:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \Z80_Data_Out:sts:sts_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \AdrLowIn:sts:sts_reg\ : LABEL IS "statuscell2";
    ATTRIBUTE Location OF \AdrLowIn:sts:sts_reg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \AdrLowOut:Sync:ctrl_reg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \AdrLowOut:Sync:ctrl_reg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \IO_Ctrl_Reg:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \IO_Ctrl_Reg:Sync:ctrl_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE Location OF \USBUART_1:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBUART_1:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBUART_1:ep_3\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF \USBUART_1:ep_2\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \USBUART_1:ep_1\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF \USBUART_1:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USBUART_1:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USBUART_1:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBUART_1:sof_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(21)]";
    ATTRIBUTE lib_model OF \UART_1:BUART:sCR_SyncCtl:CtrlReg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \UART_1:BUART:sCR_SyncCtl:CtrlReg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxBitCounter\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \TOP_ADDR_REG:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \TOP_ADDR_REG:Sync:ctrl_reg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \MID_ADDR_REG:Sync:ctrl_reg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \MID_ADDR_REG:Sync:ctrl_reg\ : LABEL IS "U(0,5)";
    ATTRIBUTE Location OF \I2C_1:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:StsReg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:StsReg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:Shifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:Shifter:u0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \IO_Stat_Reg:sts:sts_reg\ : LABEL IS "statuscell3";
    ATTRIBUTE Location OF \IO_Stat_Reg:sts:sts_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF IO_Op_Int : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF cydff_10 : LABEL IS "macrocell30";
    ATTRIBUTE Location OF cydff_10 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_479 : LABEL IS "macrocell31";
    ATTRIBUTE Location OF Net_479 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_2_split\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_2_split\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:txn\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \UART_1:BUART:txn\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_1\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_0\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_2\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_2\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_bitclk\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \UART_1:BUART:tx_bitclk\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_mark\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \UART_1:BUART:tx_mark\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_parity_bit\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \UART_1:BUART:tx_parity_bit\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_1\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_0\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_3\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_3\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_2\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_1\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \UART_1:BUART:pollcount_1\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_0\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \UART_1:BUART:pollcount_0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_2\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_3\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_3\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_markspace_pre\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \UART_1:BUART:rx_markspace_pre\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_parity_error_pre\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \UART_1:BUART:rx_parity_error_pre\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_last\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \UART_1:BUART:rx_last\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_parity_bit\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \UART_1:BUART:rx_parity_bit\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:sda_in_reg\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:sda_in_reg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_4\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_4\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_3\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_3\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_2\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_1\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_0\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_3\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:status_3\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_2\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:status_2\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_1\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:status_1\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_0\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:status_0\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:scl_in_reg\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:scl_in_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:scl_in_last_reg\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:scl_in_last_reg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:sda_in_last_reg\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:sda_in_last_reg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:lost_arb_reg\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:lost_arb_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_4_split\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_4_split\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:bus_busy_reg\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:bus_busy_reg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:clk_eq_reg\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:clk_eq_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_1:Net_643_3\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \I2C_1:Net_643_3\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \I2C_1:sda_x_wire\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \I2C_1:sda_x_wire\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_reset\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_reset\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_397 : LABEL IS "macrocell80";
    ATTRIBUTE Location OF Net_397 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Net_429 : LABEL IS "macrocell81";
    ATTRIBUTE Location OF Net_429 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Net_432 : LABEL IS "macrocell82";
    ATTRIBUTE Location OF Net_432 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_435 : LABEL IS "macrocell83";
    ATTRIBUTE Location OF Net_435 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_438 : LABEL IS "macrocell84";
    ATTRIBUTE Location OF Net_438 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_441 : LABEL IS "macrocell85";
    ATTRIBUTE Location OF Net_441 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_444 : LABEL IS "macrocell86";
    ATTRIBUTE Location OF Net_444 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_419 : LABEL IS "macrocell87";
    ATTRIBUTE Location OF Net_419 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF cy_srff_1 : LABEL IS "macrocell88";
    ATTRIBUTE Location OF cy_srff_1 : LABEL IS "U(2,1)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
BEGIN

    \UART_1:BUART:txn_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_6 * main_7 * main_8 * main_10) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * main_7 * !main_10) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_6 * main_7 * main_8 * main_10) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * main_7 * !main_10) + (main_0 * main_1 * main_3 * !main_4 * !main_6 * main_7 * main_8 * !main_9) + (!main_3 * main_4 * !main_5 * !main_6) + (!main_3 * main_4 * !main_6 * !main_8) + (main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:txn_split\,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:txn\,
            main_3 => \UART_1:BUART:tx_state_1\,
            main_4 => \UART_1:BUART:tx_state_0\,
            main_5 => \UART_1:BUART:tx_shift_out\,
            main_6 => \UART_1:BUART:tx_state_2\,
            main_7 => \UART_1:BUART:tx_counter_dp\,
            main_8 => \UART_1:BUART:tx_bitclk\,
            main_9 => \UART_1:BUART:tx_mark\,
            main_10 => \UART_1:BUART:tx_parity_bit\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => PSoC_CLK,
            dclk_0 => PSoC_CLK_local,
            dclk_glb_1 => \UART_1:Net_9\,
            dclk_1 => \UART_1:Net_9_local\,
            dclk_glb_2 => Net_10,
            dclk_2 => Net_10_local);

    CPUD0:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "264be2d3-9481-494b-8d9c-c1905a45e9cc",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUD0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUD0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUD0(0)__PA,
            oe => tmpOE__CPUD0_net_0,
            pin_input => Net_4,
            fb => ZDO_0,
            pad_out => CPUD0(0)_PAD,
            pad_in => CPUD0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUD1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "68dd8932-f512-428c-bef7-6a452ac1fca1",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUD1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUD1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUD1(0)__PA,
            oe => tmpOE__CPUD0_net_0,
            pin_input => Net_26,
            fb => ZDO_1,
            pad_out => CPUD1(0)_PAD,
            pad_in => CPUD1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUD2:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "96cc3abe-e1cb-4b39-b2e3-0918a701e861",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUD2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUD2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUD2(0)__PA,
            oe => tmpOE__CPUD0_net_0,
            pin_input => Net_27,
            fb => ZDO_2,
            pad_out => CPUD2(0)_PAD,
            pad_in => CPUD2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUD3:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "420fa502-a3dd-462f-a746-ca09cef40be3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUD3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUD3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUD3(0)__PA,
            oe => tmpOE__CPUD0_net_0,
            pin_input => Net_28,
            fb => ZDO_3,
            pad_out => CPUD3(0)_PAD,
            pad_in => CPUD3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUD4:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "141156e8-5ca0-4309-ac87-ac46fb29dfda",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUD4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUD4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUD4(0)__PA,
            oe => tmpOE__CPUD0_net_0,
            pin_input => Net_30,
            fb => ZDO_4,
            pad_out => CPUD4(0)_PAD,
            pad_in => CPUD4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUD5:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "5633ac21-56c9-4422-8ac7-97f41f7ab6af",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUD5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUD5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUD5(0)__PA,
            oe => tmpOE__CPUD0_net_0,
            pin_input => Net_31,
            fb => ZDO_5,
            pad_out => CPUD5(0)_PAD,
            pad_in => CPUD5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUD6:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "62f77514-6eab-42b0-b78a-9f1547f32335",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUD6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUD6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUD6(0)__PA,
            oe => tmpOE__CPUD0_net_0,
            pin_input => Net_32,
            fb => ZDO_6,
            pad_out => CPUD6(0)_PAD,
            pad_in => CPUD6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUD7:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "2af9fd61-0226-42f7-8be3-5c31a15275bc",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUD7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUD7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUD7(0)__PA,
            oe => tmpOE__CPUD0_net_0,
            pin_input => Net_33,
            fb => ZDO_7,
            pad_out => CPUD7(0)_PAD,
            pad_in => CPUD7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    IORQ_n:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    IORQ_n(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "IORQ_n",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => IORQ_n(0)__PA,
            oe => open,
            fb => IORQn,
            pad_in => IORQ_n(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPURD_n:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "943f5abb-150e-474c-8bd5-52e8e4421796",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPURD_n(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPURD_n",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPURD_n(0)__PA,
            oe => open,
            fb => CPURDn,
            pad_in => CPURD_n(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUA0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9c00feb7-b112-46eb-b29e-faa3d15eedf3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUA0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUA0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUA0(0)__PA,
            oe => tmpOE__CPUA0_net_0,
            pin_input => ADR_OUT_0,
            fb => Net_81,
            pad_out => CPUA0(0)_PAD,
            pad_in => CPUA0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUA1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8c3ab256-08c1-4c03-8a1e-bc554d991a95",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUA1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUA1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUA1(0)__PA,
            oe => tmpOE__CPUA0_net_0,
            pin_input => Net_105,
            fb => Net_69,
            pad_out => CPUA1(0)_PAD,
            pad_in => CPUA1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUA2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "15e1cf95-af31-4227-b4e8-25994ea9aa6e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUA2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUA2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUA2(0)__PA,
            oe => tmpOE__CPUA0_net_0,
            pin_input => Net_106,
            fb => Net_70,
            pad_out => CPUA2(0)_PAD,
            pad_in => CPUA2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUA3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "77eb7142-6398-4f2f-9770-c67b1cb28bfd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUA3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUA3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUA3(0)__PA,
            oe => tmpOE__CPUA0_net_0,
            pin_input => Net_92,
            fb => Net_90,
            pad_out => CPUA3(0)_PAD,
            pad_in => CPUA3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUA4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d8efbbdd-0815-413b-b9c4-81296f2df965",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUA4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUA4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUA4(0)__PA,
            oe => tmpOE__CPUA0_net_0,
            pin_input => Net_95,
            fb => Net_93,
            pad_out => CPUA4(0)_PAD,
            pad_in => CPUA4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUA5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e4eb1cfb-3b13-436f-916d-eb7fd773c5bc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUA5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUA5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUA5(0)__PA,
            oe => tmpOE__CPUA0_net_0,
            pin_input => Net_98,
            fb => Net_96,
            pad_out => CPUA5(0)_PAD,
            pad_in => CPUA5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUA6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7ba765a9-d4f8-4fc5-b251-9c6574431350",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUA6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUA6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUA6(0)__PA,
            oe => tmpOE__CPUA0_net_0,
            pin_input => Net_101,
            fb => Net_99,
            pad_out => CPUA6(0)_PAD,
            pad_in => CPUA6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUA7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3de9ab3f-8b7f-47ec-ba5e-c65e32fa7dd0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUA7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUA7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUA7(0)__PA,
            oe => tmpOE__CPUA0_net_0,
            pin_input => Net_104,
            fb => Net_102,
            pad_out => CPUA7(0)_PAD,
            pad_in => CPUA7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART_1:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART_1:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART_1:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART_1:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART_1:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART_1:Net_1010\,
            in_clock => open);

    \USBUART_1:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART_1:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART_1:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_163,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_158,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CTS_n:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c0088dbb-fec7-46c8-a966-84e11fae50f1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CTS_n(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CTS_n",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CTS_n(0)__PA,
            oe => open,
            fb => Net_157,
            pad_in => CTS_n(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTS_n:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "af79188c-8a09-4362-aee7-2cd2dbfd575b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTS_n(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTS_n",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RTS_n(0)__PA,
            oe => open,
            pin_input => Net_159,
            pad_out => RTS_n(0)_PAD,
            pad_in => RTS_n(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUWR_n:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "dfab1087-2c37-49ca-8891-eedd9cfd2734",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUWR_n(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUWR_n",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUWR_n(0)__PA,
            oe => open,
            fb => CPUWRn,
            pad_in => CPUWR_n(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUA13:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "00f334f0-bbf2-4402-812a-789417738352",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUA13(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUA13",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUA13(0)__PA,
            oe => open,
            fb => Net_210,
            pad_in => CPUA13(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUA14:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "49fdfb1a-32aa-44d9-82da-db5d07937020",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUA14(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUA14",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUA14(0)__PA,
            oe => open,
            fb => Net_239,
            pad_in => CPUA14(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUA15:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "df763f0a-f3b9-4747-abbc-4f87bc60a00e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUA15(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUA15",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUA15(0)__PA,
            oe => open,
            fb => Net_222,
            pad_in => CPUA15(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SRAMA13:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "94439c38-11e6-4b83-892e-d201bef8aab5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SRAMA13(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SRAMA13",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SRAMA13(0)__PA,
            oe => open,
            pin_input => Net_248,
            pad_out => SRAMA13(0)_PAD,
            pad_in => SRAMA13(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SRAMA14:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "50f7fea6-b412-4f62-81ef-ac3bfd3d0aee",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SRAMA14(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SRAMA14",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SRAMA14(0)__PA,
            oe => open,
            pin_input => Net_249,
            pad_out => SRAMA14(0)_PAD,
            pad_in => SRAMA14(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SRAMA15:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4a4854ae-6525-4882-84c4-ec609cfe74c8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SRAMA15(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SRAMA15",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SRAMA15(0)__PA,
            oe => open,
            pin_input => Net_250,
            pad_out => SRAMA15(0)_PAD,
            pad_in => SRAMA15(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SRAMA16:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4d6dd481-2683-4732-be90-c21d4bd5df57",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SRAMA16(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SRAMA16",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SRAMA16(0)__PA,
            oe => open,
            pin_input => Net_251,
            pad_out => SRAMA16(0)_PAD,
            pad_in => SRAMA16(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SRAMA17:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "20f77c78-5a95-4f36-b515-2565f50a427d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SRAMA17(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SRAMA17",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SRAMA17(0)__PA,
            oe => open,
            pin_input => Net_252,
            pad_out => SRAMA17(0)_PAD,
            pad_in => SRAMA17(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SRAMA18:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0aa83948-27ed-4883-879a-7e5d1542183b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SRAMA18(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SRAMA18",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SRAMA18(0)__PA,
            oe => open,
            pin_input => Net_253,
            pad_out => SRAMA18(0)_PAD,
            pad_in => SRAMA18(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUA8:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "39771221-28d7-40d6-b076-dbebda0131f1",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUA8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUA8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUA8(0)__PA,
            oe => tmpOE__CPUA0_net_0,
            pin_input => Net_278,
            pad_out => CPUA8(0)_PAD,
            pad_in => CPUA8(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUA9:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "405f192a-2d85-488e-b0ca-6a17b3658114",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUA9(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUA9",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUA9(0)__PA,
            oe => tmpOE__CPUA0_net_0,
            pin_input => Net_281,
            pad_out => CPUA9(0)_PAD,
            pad_in => CPUA9(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUA10:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "cbf2ceff-571e-46fa-baf4-da59e043f10c",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUA10(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUA10",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUA10(0)__PA,
            oe => tmpOE__CPUA0_net_0,
            pin_input => Net_284,
            pad_out => CPUA10(0)_PAD,
            pad_in => CPUA10(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUA11:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "e214f6a1-a881-4d95-bb1c-bc1cc007a3e8",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUA11(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUA11",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUA11(0)__PA,
            oe => tmpOE__CPUA0_net_0,
            pin_input => Net_287,
            pad_out => CPUA11(0)_PAD,
            pad_in => CPUA11(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CPUA12:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "289ed4db-966d-4005-ac22-eebe63428581",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CPUA12(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CPUA12",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CPUA12(0)__PA,
            oe => tmpOE__CPUA0_net_0,
            pin_input => Net_290,
            pad_out => CPUA12(0)_PAD,
            pad_in => CPUA12(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a08a73b0-337d-410c-ba38-68f62f55d12f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED(0)__PA,
            oe => open,
            pin_input => Net_304,
            pad_out => LED(0)_PAD,
            pad_in => LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA_1(0)__PA,
            oe => open,
            fb => \I2C_1:Net_1109_1\,
            pin_input => \I2C_1:sda_x_wire\,
            pad_out => SDA_1(0)_PAD,
            pad_in => SDA_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SCL_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL_1(0)__PA,
            oe => open,
            fb => \I2C_1:Net_1109_0\,
            pin_input => \I2C_1:Net_643_3\,
            pad_out => SCL_1(0)_PAD,
            pad_in => SCL_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MREQ_n:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8af597ae-ac4f-4fd4-866e-d8bbbb94a9e8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MREQ_n(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MREQ_n",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MREQ_n(0)__PA,
            oe => open,
            fb => Net_343,
            pad_in => MREQ_n(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BUSRQ_n:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "eb027e0e-f62e-40a0-9548-bc235094bdfc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BUSRQ_n(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BUSRQ_n",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BUSRQ_n(0)__PA,
            oe => open,
            pin_input => __ONE__,
            pad_out => BUSRQ_n(0)_PAD,
            pad_in => BUSRQ_n(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    MEMWR_n:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "268f2ef4-89f4-4d1b-a8db-a389185b05c8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MEMWR_n(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MEMWR_n",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MEMWR_n(0)__PA,
            oe => open,
            pin_input => Net_391,
            pad_out => MEMWR_n(0)_PAD,
            pad_in => MEMWR_n(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MEMRD_n:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "bf41b751-ce4b-4c72-8899-4dbb52156a91",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MEMRD_n(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MEMRD_n",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MEMRD_n(0)__PA,
            oe => open,
            pin_input => Net_394,
            pad_out => MEMRD_n(0)_PAD,
            pad_in => MEMRD_n(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    M1_n:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "7011e4f3-d43a-4022-9747-5712268cef99",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    M1_n(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "M1_n",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => M1_n(0)__PA,
            oe => open,
            fb => Net_337,
            pad_in => M1_n(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    INT_n:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e8062599-64ef-4c2f-86fc-283cf7bfa3fb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    INT_n(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "INT_n",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => INT_n(0)__PA,
            oe => open,
            pin_input => __ONE__,
            pad_out => INT_n(0)_PAD,
            pad_in => INT_n(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    NMI_n:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2eb4e4b4-e82b-4402-896e-c04f54a86f1e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    NMI_n(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "NMI_n",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => NMI_n(0)__PA,
            oe => open,
            pin_input => __ONE__,
            pad_out => NMI_n(0)_PAD,
            pad_in => NMI_n(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HALT_n:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "07cecf07-3220-45a8-a974-0a1366857bd9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HALT_n(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HALT_n",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HALT_n(0)__PA,
            oe => open,
            pin_input => __ONE__,
            pad_out => HALT_n(0)_PAD,
            pad_in => HALT_n(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SRAMCS_n:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "aae11bf5-c1a1-479c-bcad-4c04ddd727cd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SRAMCS_n(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SRAMCS_n",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SRAMCS_n(0)__PA,
            oe => open,
            pin_input => Net_369,
            pad_out => SRAMCS_n(0)_PAD,
            pad_in => SRAMCS_n(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    WAIT_n_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2f8d5513-a06d-476c-b12b-655947a05b63",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    WAIT_n_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "WAIT_n_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => WAIT_n_1(0)__PA,
            oe => open,
            pin_input => Net_467,
            pad_out => WAIT_n_1(0)_PAD,
            pad_in => WAIT_n_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    tmpOE__CPUD0_net_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => tmpOE__CPUD0_net_0,
            main_0 => IORQn,
            main_1 => CPURDn);

    Net_158:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_158,
            main_0 => \UART_1:BUART:txn\);

    \UART_1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:counter_load_not\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_0\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_2\,
            main_0 => \UART_1:BUART:tx_fifo_notfull\);

    \UART_1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_counter_load\,
            main_0 => \UART_1:BUART:rx_state_1\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_postpoll\,
            main_0 => \UART_1:BUART:pollcount_1\,
            main_1 => \UART_1:BUART:pollcount_0\,
            main_2 => Net_163_SYNCOUT);

    \UART_1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_4\,
            main_0 => \UART_1:BUART:rx_load_fifo\,
            main_1 => Net_159);

    \UART_1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_5\,
            main_0 => \UART_1:BUART:rx_fifonotempty\,
            main_1 => \UART_1:BUART:rx_state_stop1_reg\);

    SCL_1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C_1:Net_1109_0\,
            out => \I2C_1:Net_1109_0_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    Net_253:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_253,
            main_0 => tmpOE__CPUA0_net_0,
            main_1 => LDA18);

    Net_252:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_252,
            main_0 => tmpOE__CPUA0_net_0,
            main_1 => LDA17);

    Net_251:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_251,
            main_0 => tmpOE__CPUA0_net_0,
            main_1 => LDA16);

    Net_250:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2) + (main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_250,
            main_0 => tmpOE__CPUA0_net_0,
            main_1 => LDA15,
            main_2 => Net_222);

    Net_249:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2) + (main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_249,
            main_0 => tmpOE__CPUA0_net_0,
            main_1 => LDA14,
            main_2 => Net_239);

    Net_248:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2) + (main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_248,
            main_0 => tmpOE__CPUA0_net_0,
            main_1 => LDA13,
            main_2 => Net_210);

    \I2C_1:bI2C_UDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_5\,
            main_0 => \I2C_1:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C_1:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C_1:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C_1:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C_1:bI2C_UDB:sda_in_last2_reg\);

    \I2C_1:bI2C_UDB:status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_4\,
            main_0 => \I2C_1:bI2C_UDB:m_state_4\,
            main_1 => \I2C_1:bI2C_UDB:m_state_3\,
            main_2 => \I2C_1:bI2C_UDB:m_state_2\,
            main_3 => \I2C_1:bI2C_UDB:m_state_1\,
            main_4 => \I2C_1:bI2C_UDB:m_state_0\);

    SDA_1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C_1:Net_1109_1\,
            out => \I2C_1:Net_1109_1_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    \I2C_1:bI2C_UDB:cnt_reset\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_5 * main_6 * !main_7 * main_8) + (main_1 * !main_5 * main_6 * !main_7 * main_8) + (main_2 * !main_5 * main_6 * !main_7 * main_8) + (main_3 * main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cnt_reset\,
            main_0 => \I2C_1:bI2C_UDB:m_state_4\,
            main_1 => \I2C_1:bI2C_UDB:m_state_3\,
            main_2 => \I2C_1:bI2C_UDB:m_state_2\,
            main_3 => \I2C_1:bI2C_UDB:m_state_1\,
            main_4 => \I2C_1:bI2C_UDB:m_state_0\,
            main_5 => \I2C_1:bI2C_UDB:scl_in_reg\,
            main_6 => \I2C_1:bI2C_UDB:scl_in_last_reg\,
            main_7 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_1:Net_643_3\);

    \I2C_1:bI2C_UDB:cs_addr_clkgen_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\,
            main_0 => \I2C_1:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_1:bI2C_UDB:cnt_reset\);

    \I2C_1:bI2C_UDB:cs_addr_clkgen_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\,
            main_0 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:clk_eq_reg\);

    \I2C_1:bI2C_UDB:cs_addr_shifter_1\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (!main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            main_0 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_1:bI2C_UDB:cs_addr_shifter_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3) + (!main_1 * !main_2) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cs_addr_shifter_0\,
            main_0 => \I2C_1:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:cnt_reset\);

    Rx_1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_163,
            out => Net_163_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Net_369:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_369,
            main_0 => tmpOE__CPUA0_net_0,
            main_1 => Net_385,
            main_2 => Net_343,
            main_3 => Net_337);

    Net_391:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2) + (main_0 * !main_1 * !main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_391,
            main_0 => tmpOE__CPUA0_net_0,
            main_1 => CPUWRn,
            main_2 => Net_366,
            main_3 => Net_343,
            main_4 => Net_337);

    Net_394:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_3 * !main_4) + (!main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_394,
            main_0 => CPURDn,
            main_1 => tmpOE__CPUA0_net_0,
            main_2 => Net_366,
            main_3 => Net_343,
            main_4 => Net_337);

    Net_467:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_467,
            main_0 => cy_srff_1);

    \Z80_Data_In:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_33,
            control_6 => Net_32,
            control_5 => Net_31,
            control_4 => Net_30,
            control_3 => Net_28,
            control_2 => Net_27,
            control_1 => Net_26,
            control_0 => Net_4,
            busclk => ClockBlock_BUS_CLK);

    \I2C_1:bI2C_UDB:m_state_0_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_5 * !main_6 * main_7 * !main_8 * !main_9 * main_10) + (main_1 * !main_4 * main_6 * main_7 * main_8 * !main_9 * !main_11) + (!main_2 * main_3 * main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_4 * !main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_4 * main_5 * main_6 * main_7 * !main_9 * main_10) + (main_4 * !main_5 * !main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_0_split\,
            main_0 => \I2C_1:bI2C_UDB:control_7\,
            main_1 => \I2C_1:bI2C_UDB:control_6\,
            main_2 => \I2C_1:bI2C_UDB:control_5\,
            main_3 => \I2C_1:bI2C_UDB:control_4\,
            main_4 => \I2C_1:bI2C_UDB:m_state_4\,
            main_5 => \I2C_1:bI2C_UDB:m_state_3\,
            main_6 => \I2C_1:bI2C_UDB:m_state_2\,
            main_7 => \I2C_1:bI2C_UDB:m_state_1\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0\,
            main_9 => \I2C_1:bI2C_UDB:m_reset\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    \Z80_Data_Out:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => ZDO_7,
            status_6 => ZDO_6,
            status_5 => ZDO_5,
            status_4 => ZDO_4,
            status_3 => ZDO_3,
            status_2 => ZDO_2,
            status_1 => ZDO_1,
            status_0 => ZDO_0);

    \AdrLowIn:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => Net_397,
            status_6 => Net_429,
            status_5 => Net_432,
            status_4 => Net_435,
            status_3 => Net_438,
            status_2 => Net_441,
            status_1 => Net_444,
            status_0 => Net_419);

    \AdrLowOut:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_104,
            control_6 => Net_101,
            control_5 => Net_98,
            control_4 => Net_95,
            control_3 => Net_92,
            control_2 => Net_106,
            control_1 => Net_105,
            control_0 => ADR_OUT_0,
            busclk => ClockBlock_BUS_CLK);

    \IO_Ctrl_Reg:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000001",
            cy_ext_reset => 1,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => PSoC_CLK,
            control_7 => \IO_Ctrl_Reg:control_7\,
            control_6 => \IO_Ctrl_Reg:control_6\,
            control_5 => \IO_Ctrl_Reg:control_5\,
            control_4 => \IO_Ctrl_Reg:control_4\,
            control_3 => \IO_Ctrl_Reg:control_3\,
            control_2 => \IO_Ctrl_Reg:control_2\,
            control_1 => \IO_Ctrl_Reg:control_1\,
            control_0 => CLR_IO_INT,
            busclk => ClockBlock_BUS_CLK);

    \USBUART_1:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_155,
            arb_int => \USBUART_1:Net_1889\,
            usb_int => \USBUART_1:Net_1876\,
            ept_int_8 => \USBUART_1:ep_int_8\,
            ept_int_7 => \USBUART_1:ep_int_7\,
            ept_int_6 => \USBUART_1:ep_int_6\,
            ept_int_5 => \USBUART_1:ep_int_5\,
            ept_int_4 => \USBUART_1:ep_int_4\,
            ept_int_3 => \USBUART_1:ep_int_3\,
            ept_int_2 => \USBUART_1:ep_int_2\,
            ept_int_1 => \USBUART_1:ep_int_1\,
            ept_int_0 => \USBUART_1:ep_int_0\,
            ord_int => \USBUART_1:Net_95\,
            dma_req_7 => \USBUART_1:dma_request_7\,
            dma_req_6 => \USBUART_1:dma_request_6\,
            dma_req_5 => \USBUART_1:dma_request_5\,
            dma_req_4 => \USBUART_1:dma_request_4\,
            dma_req_3 => \USBUART_1:dma_request_3\,
            dma_req_2 => \USBUART_1:dma_request_2\,
            dma_req_1 => \USBUART_1:dma_request_1\,
            dma_req_0 => \USBUART_1:dma_request_0\,
            dma_termin => \USBUART_1:dma_terminate\);

    \USBUART_1:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_155,
            clock => ClockBlock_BUS_CLK);

    \UART_1:BUART:sCR_SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_1:Net_9\,
            control_7 => \UART_1:BUART:control_7\,
            control_6 => \UART_1:BUART:control_6\,
            control_5 => \UART_1:BUART:control_5\,
            control_4 => \UART_1:BUART:control_4\,
            control_3 => \UART_1:BUART:control_3\,
            control_2 => \UART_1:BUART:control_2\,
            control_1 => \UART_1:BUART:control_1\,
            control_0 => \UART_1:BUART:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_state_1\,
            cs_addr_1 => \UART_1:BUART:tx_state_0\,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_0 => \UART_1:BUART:counter_load_not\,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_1:BUART:tx_fifo_notfull\,
            status_2 => \UART_1:BUART:tx_status_2\,
            status_1 => \UART_1:BUART:tx_fifo_empty\,
            status_0 => \UART_1:BUART:tx_status_0\);

    \UART_1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:rx_state_1\,
            cs_addr_1 => \UART_1:BUART:rx_state_0\,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\,
            route_si => \UART_1:BUART:rx_postpoll\,
            f0_load => \UART_1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => Net_159,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_1:Net_9\,
            reset => open,
            load => \UART_1:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_1:BUART:rx_count_6\,
            count_5 => \UART_1:BUART:rx_count_5\,
            count_4 => \UART_1:BUART:rx_count_4\,
            count_3 => \UART_1:BUART:rx_count_3\,
            count_2 => \UART_1:BUART:rx_count_2\,
            count_1 => \UART_1:BUART:rx_count_1\,
            count_0 => \UART_1:BUART:rx_count_0\,
            tc => \UART_1:BUART:rx_count7_tc\);

    \UART_1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => \UART_1:BUART:rx_status_5\,
            status_4 => \UART_1:BUART:rx_status_4\,
            status_3 => \UART_1:BUART:rx_status_3\,
            status_2 => \UART_1:BUART:rx_status_2\,
            status_1 => open,
            status_0 => open);

    \TOP_ADDR_REG:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \TOP_ADDR_REG:control_7\,
            control_6 => Net_304,
            control_5 => LDA18,
            control_4 => LDA17,
            control_3 => LDA16,
            control_2 => LDA15,
            control_1 => LDA14,
            control_0 => LDA13,
            busclk => ClockBlock_BUS_CLK);

    \MID_ADDR_REG:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_366,
            control_6 => Net_385,
            control_5 => tmpOE__CPUA0_net_0,
            control_4 => Net_290,
            control_3 => Net_287,
            control_2 => Net_284,
            control_1 => Net_281,
            control_0 => Net_278,
            busclk => ClockBlock_BUS_CLK);

    \I2C_1:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \I2C_1:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            control_7 => \I2C_1:bI2C_UDB:control_7\,
            control_6 => \I2C_1:bI2C_UDB:control_6\,
            control_5 => \I2C_1:bI2C_UDB:control_5\,
            control_4 => \I2C_1:bI2C_UDB:control_4\,
            control_3 => \I2C_1:bI2C_UDB:control_3\,
            control_2 => \I2C_1:bI2C_UDB:control_2\,
            control_1 => \I2C_1:bI2C_UDB:control_1\,
            control_0 => \I2C_1:bI2C_UDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_1:bI2C_UDB:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0100000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            status_6 => open,
            status_5 => \I2C_1:bI2C_UDB:status_5\,
            status_4 => \I2C_1:bI2C_UDB:status_4\,
            status_3 => \I2C_1:bI2C_UDB:status_3\,
            status_2 => \I2C_1:bI2C_UDB:status_2\,
            status_1 => \I2C_1:bI2C_UDB:status_1\,
            status_0 => \I2C_1:bI2C_UDB:status_0\,
            interrupt => \I2C_1:Net_697\);

    \I2C_1:bI2C_UDB:Shifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
            d0_init => "00000100",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_0\,
            route_si => \I2C_1:bI2C_UDB:sda_in_reg\,
            so_comb => \I2C_1:bI2C_UDB:shift_data_out\,
            f1_blk_stat_comb => \I2C_1:bI2C_UDB:tx_reg_empty\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_1:bI2C_UDB:Master:ClkGen:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
            d0_init => "00001111",
            d1_init => "00001000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\,
            z0_comb => \I2C_1:bI2C_UDB:clkgen_tc\,
            cl1_comb => \I2C_1:bI2C_UDB:clkgen_cl1\,
            busclk => ClockBlock_BUS_CLK);

    \IO_Stat_Reg:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => CPUWRn,
            status_1 => CPURDn,
            status_0 => IORQn);

    IO_Op_Int:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => cy_srff_1,
            clock => ClockBlock_BUS_CLK);

    cydff_10:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cydff_10,
            clock_0 => PSoC_CLK,
            main_0 => Net_479);

    Net_479:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_479,
            clock_0 => PSoC_CLK,
            main_0 => IORQn,
            main_1 => CPURDn,
            main_2 => CPUWRn);

    \I2C_1:bI2C_UDB:m_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6 * main_10) + (main_2 * main_4 * main_5 * !main_7 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * !main_8 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_10 * main_11) + (!main_4 * !main_5 * main_6 * !main_7 * main_10) + (!main_4 * main_5 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_7 * main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_2_split\,
            main_0 => \I2C_1:bI2C_UDB:control_6\,
            main_1 => \I2C_1:bI2C_UDB:control_5\,
            main_2 => \I2C_1:bI2C_UDB:control_4\,
            main_3 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_1:bI2C_UDB:m_state_4\,
            main_5 => \I2C_1:bI2C_UDB:m_state_3\,
            main_6 => \I2C_1:bI2C_UDB:m_state_2\,
            main_7 => \I2C_1:bI2C_UDB:m_state_1\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0\,
            main_9 => \I2C_1:bI2C_UDB:m_reset\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    \UART_1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_3) + (main_0 * main_2) + (main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:txn\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:txn\,
            main_1 => \UART_1:BUART:tx_state_1\,
            main_2 => \UART_1:BUART:tx_state_2\,
            main_3 => \UART_1:BUART:tx_bitclk\,
            main_4 => \UART_1:BUART:txn_split\);

    \UART_1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_5 * main_6 * main_7) + (main_2 * main_3 * main_4 * main_5) + (main_3 * !main_5 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:tx_state_1\,
            main_3 => \UART_1:BUART:tx_state_0\,
            main_4 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_5 => \UART_1:BUART:tx_state_2\,
            main_6 => \UART_1:BUART:tx_counter_dp\,
            main_7 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * !main_6 * main_7 * main_8) + (main_1 * main_2 * !main_6 * main_7 * main_8) + (!main_2 * !main_3 * main_4 * !main_5 * !main_9) + (!main_2 * !main_3 * !main_5 * !main_6 * !main_9) + (main_2 * main_3 * main_4 * main_5 * main_6) + (main_2 * main_3 * main_4 * main_6 * main_9) + (main_3 * !main_6 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:tx_state_1\,
            main_3 => \UART_1:BUART:tx_state_0\,
            main_4 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_5 => \UART_1:BUART:tx_fifo_empty\,
            main_6 => \UART_1:BUART:tx_state_2\,
            main_7 => \UART_1:BUART:tx_counter_dp\,
            main_8 => \UART_1:BUART:tx_bitclk\,
            main_9 => Net_157);

    \UART_1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_5 * main_6 * main_7) + (!main_2 * !main_3 * main_4 * main_5) + (main_2 * main_3 * main_4 * main_5) + (main_2 * main_3 * !main_5 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:tx_state_1\,
            main_3 => \UART_1:BUART:tx_state_0\,
            main_4 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_5 => \UART_1:BUART:tx_state_2\,
            main_6 => \UART_1:BUART:tx_counter_dp\,
            main_7 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_bitclk\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:control_2\,
            main_3 => \UART_1:BUART:tx_ctrl_mark_last\);

    \UART_1:BUART:tx_mark\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_8 * !main_9) + (main_0 * main_1 * main_3 * !main_4 * !main_5 * main_6 * main_7 * main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_mark\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:control_2\,
            main_3 => \UART_1:BUART:tx_state_1\,
            main_4 => \UART_1:BUART:tx_state_0\,
            main_5 => \UART_1:BUART:tx_state_2\,
            main_6 => \UART_1:BUART:tx_counter_dp\,
            main_7 => \UART_1:BUART:tx_bitclk\,
            main_8 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_9 => \UART_1:BUART:tx_mark\);

    \UART_1:BUART:tx_parity_bit\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_1 * !main_3 * main_4 * !main_5 * main_6 * main_7) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6) + (main_0 * !main_1 * !main_3 * main_4 * !main_5 * main_6 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_parity_bit\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:txn\,
            main_3 => \UART_1:BUART:tx_state_1\,
            main_4 => \UART_1:BUART:tx_state_0\,
            main_5 => \UART_1:BUART:tx_state_2\,
            main_6 => \UART_1:BUART:tx_bitclk\,
            main_7 => \UART_1:BUART:tx_parity_bit\);

    \UART_1:BUART:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_1\,
            clock_0 => \UART_1:Net_9\);

    \UART_1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5) + (!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_state_1\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_postpoll\,
            main_4 => \UART_1:BUART:rx_state_3\,
            main_5 => \UART_1:BUART:rx_state_2\,
            main_6 => \UART_1:BUART:rx_count_6\,
            main_7 => \UART_1:BUART:rx_count_5\,
            main_8 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_5 * !main_6 * !main_7 * !main_8) + (!main_0 * !main_1 * !main_2 * main_3 * !main_5 * !main_6 * !main_7 * !main_9) + (!main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_load_fifo\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:rx_state_1\,
            main_3 => \UART_1:BUART:rx_state_0\,
            main_4 => \UART_1:BUART:rx_bitclk_enable\,
            main_5 => \UART_1:BUART:rx_state_3\,
            main_6 => \UART_1:BUART:rx_state_2\,
            main_7 => \UART_1:BUART:rx_count_6\,
            main_8 => \UART_1:BUART:rx_count_5\,
            main_9 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_state_1\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_5 * !main_6 * !main_7 * !main_8) + (!main_0 * !main_1 * !main_2 * main_3 * !main_5 * !main_6 * !main_7 * !main_9) + (!main_2 * !main_3 * main_4 * main_5) + (!main_2 * !main_3 * main_4 * main_6) + (!main_2 * !main_3 * !main_5 * !main_6 * main_10 * !main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:rx_state_1\,
            main_3 => \UART_1:BUART:rx_state_0\,
            main_4 => \UART_1:BUART:rx_bitclk_enable\,
            main_5 => \UART_1:BUART:rx_state_3\,
            main_6 => \UART_1:BUART:rx_state_2\,
            main_7 => \UART_1:BUART:rx_count_6\,
            main_8 => \UART_1:BUART:rx_count_5\,
            main_9 => \UART_1:BUART:rx_count_4\,
            main_10 => \UART_1:BUART:rx_last\,
            main_11 => Net_163_SYNCOUT);

    \UART_1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_bitclk_enable\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:rx_count_0\);

    \UART_1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_state_1\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:pollcount_1\,
            main_3 => \UART_1:BUART:pollcount_0\,
            main_4 => Net_163_SYNCOUT);

    \UART_1:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:pollcount_0\,
            main_3 => Net_163_SYNCOUT);

    \UART_1:BUART:rx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * main_7) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:rx_state_1\,
            main_3 => \UART_1:BUART:rx_state_0\,
            main_4 => \UART_1:BUART:rx_bitclk_enable\,
            main_5 => \UART_1:BUART:rx_state_3\,
            main_6 => \UART_1:BUART:rx_state_2\,
            main_7 => \UART_1:BUART:rx_parity_error_pre\);

    \UART_1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_state_1\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_postpoll\,
            main_4 => \UART_1:BUART:rx_state_3\,
            main_5 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:rx_markspace_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7 * main_8) + (main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6 * !main_7 * main_8) + (main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * !main_7 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_markspace_pre\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:rx_state_1\,
            main_3 => \UART_1:BUART:rx_state_0\,
            main_4 => \UART_1:BUART:rx_bitclk_enable\,
            main_5 => \UART_1:BUART:rx_postpoll\,
            main_6 => \UART_1:BUART:rx_state_3\,
            main_7 => \UART_1:BUART:rx_state_2\,
            main_8 => \UART_1:BUART:rx_markspace_pre\);

    \UART_1:BUART:rx_parity_error_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7 * main_8) + (!main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6 * !main_7 * !main_8 * main_9) + (!main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * !main_7 * !main_8 * !main_9) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6 * !main_7 * !main_8 * main_9) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * !main_7 * !main_8 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_parity_error_pre\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:rx_state_1\,
            main_3 => \UART_1:BUART:rx_state_0\,
            main_4 => \UART_1:BUART:rx_bitclk_enable\,
            main_5 => \UART_1:BUART:rx_postpoll\,
            main_6 => \UART_1:BUART:rx_state_3\,
            main_7 => \UART_1:BUART:rx_state_2\,
            main_8 => \UART_1:BUART:rx_parity_error_pre\,
            main_9 => \UART_1:BUART:rx_parity_bit\);

    \UART_1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_last\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_163_SYNCOUT);

    \UART_1:BUART:rx_parity_bit\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7 * main_8) + (!main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7 * !main_8) + (main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_parity_bit\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:control_4\,
            main_1 => \UART_1:BUART:control_3\,
            main_2 => \UART_1:BUART:rx_state_1\,
            main_3 => \UART_1:BUART:rx_state_0\,
            main_4 => \UART_1:BUART:rx_bitclk_enable\,
            main_5 => \UART_1:BUART:rx_postpoll\,
            main_6 => \UART_1:BUART:rx_state_3\,
            main_7 => \UART_1:BUART:rx_state_2\,
            main_8 => \UART_1:BUART:rx_parity_bit\);

    \I2C_1:bI2C_UDB:sda_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:sda_in_reg\,
            clock_0 => Net_10,
            main_0 => \I2C_1:Net_1109_1_SYNCOUT\);

    \I2C_1:bI2C_UDB:m_state_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_4\,
            clock_0 => Net_10,
            main_0 => \I2C_1:bI2C_UDB:control_4\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_2\,
            main_3 => \I2C_1:bI2C_UDB:m_state_1\,
            main_4 => \I2C_1:bI2C_UDB:m_state_0\,
            main_5 => \I2C_1:bI2C_UDB:m_reset\,
            main_6 => \I2C_1:bI2C_UDB:m_state_4_split\);

    \I2C_1:bI2C_UDB:m_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_4 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * !main_9) + (!main_4 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_5 * !main_9 * !main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_3\,
            clock_0 => Net_10,
            main_0 => \I2C_1:bI2C_UDB:control_6\,
            main_1 => \I2C_1:bI2C_UDB:control_5\,
            main_2 => \I2C_1:bI2C_UDB:control_2\,
            main_3 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_1:bI2C_UDB:m_state_4\,
            main_5 => \I2C_1:bI2C_UDB:m_state_3\,
            main_6 => \I2C_1:bI2C_UDB:m_state_2\,
            main_7 => \I2C_1:bI2C_UDB:m_state_1\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0\,
            main_9 => \I2C_1:bI2C_UDB:m_reset\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    \I2C_1:bI2C_UDB:m_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_4) + (main_2 * main_3) + (main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_2\,
            clock_0 => Net_10,
            main_0 => \I2C_1:bI2C_UDB:m_state_4\,
            main_1 => \I2C_1:bI2C_UDB:m_state_3\,
            main_2 => \I2C_1:bI2C_UDB:m_state_2\,
            main_3 => \I2C_1:bI2C_UDB:m_reset\,
            main_4 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_5 => \I2C_1:bI2C_UDB:m_state_2_split\);

    \I2C_1:bI2C_UDB:m_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * main_3 * main_4 * !main_6) + (!main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_1 * main_2 * !main_4 * main_5 * !main_6 * main_7) + (!main_1 * main_2 * main_4 * !main_5 * !main_6) + (main_1 * !main_2 * main_3 * main_5 * !main_6 * main_7) + (main_1 * !main_2 * main_4 * !main_5 * !main_6) + (!main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_1\,
            clock_0 => Net_10,
            main_0 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\,
            main_7 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_1:bI2C_UDB:m_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_5 * !main_6 * main_7) + (main_5 * !main_6 * !main_7) + (main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_0\,
            clock_0 => Net_10,
            main_0 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\,
            main_7 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0_split\);

    \I2C_1:bI2C_UDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * main_1) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6) + (main_0 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_3\,
            clock_0 => Net_10,
            main_0 => \I2C_1:bI2C_UDB:status_3\,
            main_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C_1:bI2C_UDB:m_state_4\,
            main_3 => \I2C_1:bI2C_UDB:m_state_3\,
            main_4 => \I2C_1:bI2C_UDB:m_state_2\,
            main_5 => \I2C_1:bI2C_UDB:m_state_1\,
            main_6 => \I2C_1:bI2C_UDB:m_state_0\,
            main_7 => \I2C_1:bI2C_UDB:m_reset\);

    \I2C_1:bI2C_UDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_2\,
            clock_0 => Net_10,
            main_0 => \I2C_1:bI2C_UDB:status_2\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\);

    \I2C_1:bI2C_UDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * main_8) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_7 * !main_8) + (main_0 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_1\,
            clock_0 => Net_10,
            main_0 => \I2C_1:bI2C_UDB:status_1\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\,
            main_7 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_1:Net_1109_1_SYNCOUT\);

    \I2C_1:bI2C_UDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_6) + (!main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_0\,
            clock_0 => Net_10,
            main_0 => \I2C_1:bI2C_UDB:status_0\,
            main_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C_1:bI2C_UDB:m_state_4\,
            main_3 => \I2C_1:bI2C_UDB:m_state_3\,
            main_4 => \I2C_1:bI2C_UDB:m_state_2\,
            main_5 => \I2C_1:bI2C_UDB:m_state_1\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\);

    \I2C_1:bI2C_UDB:scl_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:scl_in_reg\,
            clock_0 => Net_10,
            main_0 => \I2C_1:Net_1109_0_SYNCOUT\);

    \I2C_1:bI2C_UDB:scl_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:scl_in_last_reg\,
            clock_0 => Net_10,
            main_0 => \I2C_1:bI2C_UDB:scl_in_reg\);

    \I2C_1:bI2C_UDB:scl_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:scl_in_last2_reg\,
            clock_0 => Net_10,
            main_0 => \I2C_1:bI2C_UDB:scl_in_last_reg\);

    \I2C_1:bI2C_UDB:sda_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:sda_in_last_reg\,
            clock_0 => Net_10,
            main_0 => \I2C_1:bI2C_UDB:sda_in_reg\);

    \I2C_1:bI2C_UDB:sda_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:sda_in_last2_reg\,
            clock_0 => Net_10,
            main_0 => \I2C_1:bI2C_UDB:sda_in_last_reg\);

    \I2C_1:bI2C_UDB:clkgen_tc1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            clock_0 => Net_10,
            main_0 => \I2C_1:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_1:bI2C_UDB:m_reset\,
            main_2 => \I2C_1:bI2C_UDB:cnt_reset\);

    \I2C_1:bI2C_UDB:lost_arb_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:lost_arb_reg\,
            clock_0 => Net_10,
            main_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            main_1 => \I2C_1:bI2C_UDB:m_reset\,
            main_2 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    \I2C_1:bI2C_UDB:m_state_4_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_6 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * !main_9) + (main_4 * !main_5 * !main_7 * !main_9) + (main_4 * !main_5 * !main_8 * !main_9) + (main_4 * !main_9 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_4_split\,
            main_0 => \I2C_1:bI2C_UDB:control_6\,
            main_1 => \I2C_1:bI2C_UDB:control_5\,
            main_2 => \I2C_1:bI2C_UDB:control_2\,
            main_3 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_1:bI2C_UDB:m_state_4\,
            main_5 => \I2C_1:bI2C_UDB:m_state_3\,
            main_6 => \I2C_1:bI2C_UDB:m_state_2\,
            main_7 => \I2C_1:bI2C_UDB:m_state_1\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0\,
            main_9 => \I2C_1:bI2C_UDB:m_reset\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    \I2C_1:bI2C_UDB:clkgen_tc2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:clkgen_tc2_reg\,
            clock_0 => Net_10,
            main_0 => \I2C_1:bI2C_UDB:m_reset\,
            main_1 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_1:bI2C_UDB:bus_busy_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_6) + (main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:bus_busy_reg\,
            clock_0 => Net_10,
            main_0 => \I2C_1:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C_1:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C_1:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C_1:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C_1:bI2C_UDB:sda_in_last2_reg\,
            main_5 => \I2C_1:bI2C_UDB:m_reset\,
            main_6 => \I2C_1:bI2C_UDB:bus_busy_reg\);

    \I2C_1:bI2C_UDB:clk_eq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:clk_eq_reg\,
            clock_0 => Net_10,
            main_0 => \I2C_1:Net_643_3\,
            main_1 => \I2C_1:Net_1109_0_SYNCOUT\);

    \I2C_1:Net_643_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_6) + (!main_0 * main_2 * !main_6) + (!main_0 * main_3 * !main_6 * !main_7) + (!main_0 * main_4 * main_5 * !main_6 * main_7) + (!main_1 * !main_2 * main_3 * main_4 * !main_6) + (!main_6 * main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:Net_643_3\,
            clock_0 => Net_10,
            main_0 => \I2C_1:bI2C_UDB:clkgen_cl1\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\,
            main_7 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_1:bI2C_UDB:cnt_reset\);

    \I2C_1:sda_x_wire\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_8 * !main_10) + (!main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_2 * !main_3 * main_4 * !main_8 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * main_10) + (!main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:sda_x_wire\,
            clock_0 => Net_10,
            main_0 => \I2C_1:sda_x_wire\,
            main_1 => \I2C_1:bI2C_UDB:control_4\,
            main_2 => \I2C_1:bI2C_UDB:shift_data_out\,
            main_3 => \I2C_1:bI2C_UDB:m_state_4\,
            main_4 => \I2C_1:bI2C_UDB:m_state_3\,
            main_5 => \I2C_1:bI2C_UDB:m_state_2\,
            main_6 => \I2C_1:bI2C_UDB:m_state_1\,
            main_7 => \I2C_1:bI2C_UDB:m_state_0\,
            main_8 => \I2C_1:bI2C_UDB:m_reset\,
            main_9 => \I2C_1:bI2C_UDB:lost_arb_reg\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc2_reg\);

    \I2C_1:bI2C_UDB:m_reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_reset\,
            clock_0 => Net_10,
            main_0 => \I2C_1:bI2C_UDB:control_1\);

    Net_397:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            q => Net_397,
            clk_en => open,
            clock_0 => IORQn,
            main_0 => Net_102);

    Net_429:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            q => Net_429,
            clk_en => open,
            clock_0 => IORQn,
            main_0 => Net_99);

    Net_432:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            q => Net_432,
            clk_en => open,
            clock_0 => IORQn,
            main_0 => Net_96);

    Net_435:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            q => Net_435,
            clk_en => open,
            clock_0 => IORQn,
            main_0 => Net_93);

    Net_438:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            q => Net_438,
            clk_en => open,
            clock_0 => IORQn,
            main_0 => Net_90);

    Net_441:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            q => Net_441,
            clk_en => open,
            clock_0 => IORQn,
            main_0 => Net_70);

    Net_444:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            q => Net_444,
            clk_en => open,
            clock_0 => IORQn,
            main_0 => Net_69);

    Net_419:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            q => Net_419,
            clk_en => open,
            clock_0 => IORQn,
            main_0 => Net_81);

    cy_srff_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2) + (!main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cy_srff_1,
            clock_0 => PSoC_CLK,
            main_0 => cydff_10,
            main_1 => Net_479,
            main_2 => CLR_IO_INT,
            main_3 => cy_srff_1);

END __DEFAULT__;
