#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Sat Mar 10 15:44:24 2018
# Process ID: 11352
# Current directory: C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.runs/synth_1
# Command line: vivado.exe -log adder_fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder_fpga.tcl
# Log file: C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.runs/synth_1/adder_fpga.vds
# Journal file: C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source adder_fpga.tcl -notrace
