- Package Options Include Plastic "Small  $\bullet$ **Outline'' Packages, Ceramic Chip Carriers** and Flat Packages, and Plastic and Ceramic DIPs
- **Dependable Texas Instruments Quality and**  $\bullet$ Reliability

### description

The '51 and 'S51 contain two independent 2-wide 2-input AND-OR-INVERT gates. They perform the Boolean function  $Y = \overline{AB + CD}$ .

The 'LS51 contains one 2-wide 3-input and one 2-wide 2-input AND-OR-INVERT gates. They perform the Boolean functions  $1Y = \overline{(1A \cdot 1B \cdot 1C) + (1D \cdot 1E \cdot 1F)}$  and  $2Y = \overline{(2A \cdot 2B) + (2C \cdot 2D)}$ .The SN5451, SN54LS51, and SN54S51 are characterized for operation over the full military temperature range of -55¬∞C to 125¬∞C. The SN7451, SN74LS51 and SN74S51 are characterized for operation from 0¬∞C to 70¬∞C.

### logic diagrams

Image /page/0/Figure/7 description: The image shows two digital logic circuits. The first circuit consists of two AND gates, each with two inputs labeled 1A, 1B and 1C, 1D respectively. The outputs of the AND gates are connected to the inputs of a NOR gate, which produces the output 1Y. The second circuit is similar to the first, with two AND gates, each with two inputs labeled 2A, 2B and 2C, 2D respectively. The outputs of the AND gates are connected to the inputs of a NOR gate, which produces the output 2Y.

Image /page/0/Figure/8 description: The image shows a logic gate diagram for an 'LS51' circuit. The circuit consists of two AND gates, each with three inputs, feeding into a NOR gate. The inputs to the first AND gate are labeled 1A, 1B, and 1C. The inputs to the second AND gate are labeled 1D, 1E, and 1F. The output of the NOR gate is labeled 1Y.

Image /page/0/Figure/9 description: The image shows a digital logic circuit diagram. The circuit consists of two AND gates and one NOR gate. The first AND gate has inputs labeled 2A and 2B, and the second AND gate has inputs labeled 2C and 2D. The outputs of the two AND gates are connected to the inputs of the NOR gate. The output of the NOR gate is labeled 2Y.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments<br>standard warranty. Production processing does not necessarily include<br>testing of all parameters.

Image /page/0/Picture/11 description: The image shows the logo of Texas Instruments. The logo consists of the company's symbol and name. Below the logo, there is the address "POST OFFICE BOX 655303 ‚Ä¢ DALLAS, TEXAS 75265".

|                  | SN5451 J PACKAGE<br>SN54S51 J OR W PACKAGE<br>SN7451N PACKAGE<br>SN74S51  D OR N PACKAGE<br>(TOP VIEW) |
|------------------|--------------------------------------------------------------------------------------------------------|
| 1A [             | Vcc                                                                                                    |
| 2A<br>$\sqcap_2$ | 1B<br>13                                                                                               |
| 2B üóÜ 3           | NU<br>12                                                                                               |
| 2C<br>14         | NU                                                                                                     |
| 2D<br>16         | 1D<br>10                                                                                               |
|                  |                                                                                                        |

 $8\overline{\text{h}}$  1Y

8 2C

SN5451, SN54LS51, SN54S51 SN7451, SN74LS51, SN74S51 AND-OR-INVERT GATES

SDLS113 - DECEMBER 1983 - REVISED MARCH 1988

| NU  | 1 | 14 | 1D  |
|-----|---|----|-----|
| NU  | 2 | 13 | 1C  |
| 1A  | 3 | 12 | 1Y  |
| Vcc | 4 | 11 | GND |
| 1B  | 5 | 10 | 2Y  |
| 2A  | 6 | 9  | 2D  |

 $\mathsf{GND} \sqcap_{7}$ 

2B 7

### SN54LS51...J OR W PACKAGE SN74LS51...D OR N PACKAGE (TOP VIEW)

| 1A  | 1 | 14 | VCC |
|-----|---|----|-----|
| 2A  | 2 | 13 | 1C  |
| 2B  | 3 | 12 | 1B  |
| 2C  | 4 | 11 | 1F  |
| 2D  | 5 | 10 | 1E  |
| 2Y  | 6 | 9  | 1D  |
| GND | 7 | 8  | 1Y  |

NC- No internal connection NU - Make no external connection

Copyright ¬© 1988, Texas Instruments Incorporated

1

### SN5451, SN54LS51, SN54S51 SN7451, SN74LS51, SN74S51 AND-OR-INVERT GATES SDLS113 ">‚Äì DECEMBER 1983 ">‚Äì REVISED MARCH 1988

Image /page/1/Figure/1 description: The image shows a diagram of the SN54S51 FK Package, top view. The diagram shows the pinout of the integrated circuit, with the pin numbers and their corresponding functions labeled. The pin numbers are arranged around the perimeter of the diagram, and the functions are indicated by abbreviations such as 2A, 1A, NC, VCC, 1B, NU, 2B, 2C, 2D, 2Y, GND, 1Y, and 1C.

Image /page/1/Figure/2 description: The image shows a diagram of the SN54LS51 FK Package, top view. The diagram shows the pinout of the integrated circuit, with the pin numbers and their corresponding functions labeled. The pin numbers are arranged around the perimeter of the diagram, and the functions are labeled next to the pins. The functions include 2A, 1A, NC, VCC, 1C, 1B, NC, 1F, NC, 1E, 2Y, GND, NC, 1Y, 1D, 2B, NC, 2C, NC, and 2D.

NC - No internal connection NU - Make no external connection

### logic symbols<sup>‚Ä†</sup>

Image /page/1/Figure/5 description: The image shows a diagram of a logic gate circuit labeled ''51, 'S51'. The circuit consists of two sections, each with four inputs (1A, 1B, 1C, 1D and 2A, 2B, 2C, 2D) connected to AND gates (&). The outputs of the AND gates are then fed into OR gates (>1), resulting in two final outputs labeled 1Y and 2Y. The pin numbers for each input and output are also indicated in parentheses.

positive logic:  $Y = \overline{AB + CD}$ 

Image /page/1/Figure/7 description: The image shows a logic diagram for the 'LS51 integrated circuit. The diagram includes two sections, each with multiple inputs and one output. The first section has inputs labeled 1A (pin 1), 1B (pin 12), 1C (pin 13), 1D (pin 9), 1E (pin 10), and 1F (pin 11). These inputs feed into an AND gate, which is connected to an OR gate, resulting in the output 1Y (pin 8). The second section has inputs labeled 2A (pin 2), 2B (pin 3), 2C (pin 4), and 2D (pin 5). These inputs feed into an AND gate, which is connected to an OR gate, resulting in the output 2Y (pin 6). The diagram also includes the text 'positive logic:' at the bottom.

Image /page/1/Figure/8 description: The image shows two mathematical expressions. The first expression is "1Y = (1A \* 1B \* 1C) + (1D \* 1E \* 1F)" with a horizontal line above the entire expression. The second expression is "2Y = (2A \* 2B) + (2C \* 2D)" with a horizontal line above the entire expression.

<sup>‚Ä†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

### schematics

Image /page/1/Figure/11 description: The image shows a circuit diagram labeled '51'. The diagram includes inputs A, B, C, and D on the left side, each connected to a series of diodes and resistors. The resistors are labeled as 4 kŒ©. The inputs then connect to transistors. There are voltage sources indicated by a 'V' symbol. Resistors labeled 1.6 kŒ© and 130 Œ© are present. The circuit leads to an output labeled 'Y', and a ground connection labeled 'GND'. A resistor labeled 1 kŒ© is also present in the circuit.

Image /page/1/Picture/12 description: The image shows the Texas Instruments logo and address. The logo consists of the letters 'ti' inside the shape of the state of Texas, followed by the words 'Texas Instruments' in a bold, sans-serif font. Below the logo is the address 'POST OFFICE BOX 655303 ‚Ä¢ DALLAS, TEXAS 75265'.

Image /page/2/Figure/1 description: The image shows a circuit diagram labeled 'LS51. The diagram includes inputs A, B, C, D, E, and F, along with resistors of varying values such as 20 kŒ©, 8 kŒ©, 120 Œ©, 10 kŒ©, 4 kŒ©, 3 kŒ©, and 1.5 kŒ©. The circuit also includes transistors, diodes, and connections to VCC and GND. The output is labeled as Y.

'S51Image /page/2/Figure/3 description: The image shows a circuit diagram of an electronic component. The diagram includes labels such as Vcc, INPUTS, OUTPUT Y, and GND. It also includes labels for inputs A, B, C, and D. The diagram includes resistors with values 2.8 kŒ©, 900 Œ©, 50 Œ©, 3.5 kŒ©, 250 Œ©, and 500 Œ©. The diagram also includes transistors and diodes.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (See Note 1): '51, 'LS51, 'S51 | 7 V            |
|----------------------------------------------------|----------------|
| Input voltage: '51, 'S51                           | 5.5 V          |
| 'LS51                                              | 7 V            |
| Operating free-air temperature range: SN54'        | -55¬∞C to 125¬∞C |
| SN74'                                              | 0¬∞C to 70¬∞C    |
| Storage temperature range                          | -65¬∞C to 150¬∞C |

NOTE 1: Voltage values are with respect to network ground terminal.

Image /page/2/Picture/7 description: The image shows the logo of Texas Instruments. The logo consists of the state of Texas with the letters 'ti' inside it, followed by the words 'TEXAS INSTRUMENTS' in bold, and the address 'POST OFFICE BOX 655303 ‚Ä¢ DALLAS, TEXAS 75265' below it.

## SN5451, SN54LS51, SN54S51 SN7451, SN74LS51, SN74S51 AND-OR-INVERT GATES

SDLS113 ‚Äì DECEMBER 1983 ‚Äì REVISED MARCH 1988

### recommended operating conditions

|     |                                | SN5451 |     |        | SN7451 |     |        | UNIT |
|-----|--------------------------------|--------|-----|--------|--------|-----|--------|------|
|     |                                | MIN    | NOM | MAX    | MIN    | NOM | MAX    |      |
| VCC | Supply voltage                 | 4.5    | 5   | 5.5    | 4.75   | 5   | 5.25   | V    |
| VIH | High-level input voltage       | 2      |     |        | 2      |     |        | V    |
| VIL | Low-level input voltage        |        |     | 0.8    |        |     | 0.8    | V    |
| IOH | High-level output current      |        |     | $-0.4$ |        |     | $-0.4$ | mA   |
| IOL | Low-level output current       |        |     | 16     |        |     | 16     | mA   |
| TA  | Operating free-air temperature | $-55$  |     | 125    | 0      |     | 70     | ¬∞C   |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|                                            |                                | TEST CONDITIONS ‚Ä†      |                                   |       | SN5451 |          |       | SN7451    | UNIT   |    |
|--------------------------------------------|--------------------------------|------------------------|-----------------------------------|-------|--------|----------|-------|-----------|--------|----|
| PARAMETER                                  |                                |                        |                                   |       |        | TYP‚Ä° MAX | MIN   | TYP # MAX |        |    |
| VIK                                        | $V_{\rm CC} = \text{MIN}$ ,    | $I_1 = -12 \text{ mA}$ |                                   |       |        | $-1.5$   |       |           | $-1.5$ | V  |
| ‚à®–æ–Ω                                        | $V_{\text{CC}} = \text{MIN}$ , | $V_{11} = 0.8 V$ ,     | $I_{\text{OH}} = -0.4 \text{ mA}$ | 2.4   | 3.4    |          | 2.4   | 3.4       |        | V  |
| VOL                                        | $V_{CC} = MIN$ ,               | $V_{IH} = 2 V_{r}$     | $I_{OL} = 16 \text{ mA}$          |       | 0.2    | 0.4      |       | 0.2       | 0.4    | V  |
|                                            | $V_{CC} = MAX$ ,               | $V_1 = 5.5 V$          |                                   |       |        |          |       |           |        | mA |
| Ÿ°–Ω                                         | $V_{CC} = MAX$ ,               | $V_1 = 2.4 V$          |                                   |       |        | 40       |       |           | 40     | ŒºŒë |
| $\Pi \mathbf{L}^*$                         | $V_{CC} = MAX$ ,               | $V_1 = 0.4 V$          |                                   |       |        | $-1.6$   |       |           | $-1.6$ | mA |
| loss                                       | $V_{\text{CC}} = \text{MAX}$   |                        |                                   | $-20$ |        | $-55$    | $-18$ |           | $-55$  | mA |
| $\mathsf{I}\mathsf{C}\mathsf{C}\mathsf{H}$ | $V_{\rm CC} = \text{MAX}$ ,    | $V_1 = 0 V$            |                                   |       | 4      | 8        |       | 4         | 8      | mA |
| ICCL                                       | $V_{\text{CC}} = \text{MAX}$ , | See Note 2             |                                   |       | 7.4    | 14       |       | 7.4       | 14     | mA |

‚Ä† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‚Ä° All typical values are at VCC = 5 V, TA = 25¬∞–°.

 $\ddagger$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25¬∞C. ¬ß Not more than one output should be shorted at a time.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 3)

| PARAMETER    | FROM<br>(INPUT) | TO<br>(OUTPUT) | TEST CONDITIONS           | MIN | TYP     | MAX      | UNIT |
|--------------|-----------------|----------------|---------------------------|-----|---------|----------|------|
| tPLH<br>tPHL | Any             | Y              | RL = 400 Œ©,<br>CL = 15 pF |     | 13<br>8 | 22<br>15 | ns   |

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

Image /page/3/Picture/13 description: The image shows the logo of Texas Instruments. The logo consists of the Texas Instruments logo and the text "POST OFFICE BOX 655303 ‚Ä¢ DALLAS, TEXAS 75265".

### recommended operating conditions

|     |                                | SN54LS51 |     |        | SN74LS51 |     |        | UNIT |
|-----|--------------------------------|----------|-----|--------|----------|-----|--------|------|
|     |                                | MIN      | NOM | MAX    | MIN      | NOM | MAX    |      |
| VCC | Supply voltage                 | 4.5      | 5   | 5.5    | 4.75     | 5   | 5.25   | V    |
| VIH | High-level input voltage       | 2        |     |        | 2        |     |        | V    |
| VIL | Low-level input voltage        |          |     | 0.7    |          |     | 0.8    | V    |
| IOH | High-level output current      |          |     | $-0.4$ |          |     | $-0.4$ | mA   |
| IOL | Low-level output current       |          |     | 4      |          |     | 8      | mA   |
| TA  | Operating free-air temperature | -55      |     | 125    | 0        |     | 70     | ¬∞C   |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER  | TEST CONDITIONS ‚Ä†                                    | MIN | TYP ‚Ä° | MAX  | SN54LS51 | MIN | TYP ‚Ä° | MAX  | SN74LS51 | UNIT |
|------------|------------------------------------------------------|-----|-------|------|----------|-----|-------|------|----------|------|
| $V_{IK}$   | $V_{CC} = MIN$ , $I_1 = -18$ mA                      |     |       | -1.5 |          |     |       | -1.5 |          | V    |
| $V_{OH}$   | $V_{CC} = MIN$ , $V_{IL} = MAX$ , $I_{OH} = -0.4$ mA | 2.5 | 3.4   |      |          | 2.7 | 3.4   |      |          | V    |
| $V_{OL}$   | $V_{CC} = MIN$ , $V_{IH} = 2$ V, $I_{OL} = 4$ mA     |     | 0.25  | 0.4  |          |     | 0.25  | 0.4  |          | V    |
|            | $V_{CC} = MIN$ , $V_{IH} = 2$ V, $I_{OL} = 8$ mA     |     |       |      |          |     | 0.35  | 0.5  |          | V    |
| $I_I$      | $V_{CC} = MAX$ , $V_I = 7$ V                         |     |       | 0.1  |          |     |       | 0.1  | mA       |      |
| $I_{IH}$   | $V_{CC} = MAX$ , $V_I = 2.7$ V                       |     |       | 20   |          |     |       | 20   | ŒºA       |      |
| $I_{IL}$   | $V_{CC} = MAX$ , $V_I = 0.4$ V                       |     |       | -0.4 |          |     |       | -0.4 | mA       |      |
| $I_{OS}$ ¬ß | $V_{CC} = MAX$                                       | -20 |       | -100 |          | -20 |       | -100 |          | mA   |
| $I_{CCH}$  | $V_{CC} = MAX$ , $V_I = 0$ V                         |     | 0.8   | 1.6  |          |     | 0.8   | 1.6  |          | mA   |
| $I_{CCL}$  | $V_{CC} = MAX$ , See Note 2                          |     | 1.4   | 2.8  |          |     | 1.4   | 2.8  |          | mA   |

‚Ä† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\ddagger$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 $^{\circ}$ C.

¬ß Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

## switching characteristics, $V_{CC}$ = 5 V, $T_{A}$ = 25 $^{\circ}$ C (see note 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS          | MIN | TYP  | MAX | UNIT |
|-----------|--------------|-------------|--------------------------|-----|------|-----|------|
| tPLH      | Any          | Y           | RL = 2 kŒ©,<br>CL = 15 pF |     | 12   | 20  | ns   |
| tPHL      |              |             |                          |     | 12.5 | 20  | ns   |

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

Image /page/4/Picture/12 description: The image shows the logo of Texas Instruments. The logo consists of the state of Texas with the letters "ti" inside it, followed by the words "Texas Instruments" in bold, and the address "POST OFFICE BOX 655303 ‚Ä¢ DALLAS, TEXAS 75265" below.

## SN5451, SN54LS51, SN54S51 SN7451, SN74LS51, SN74S51 AND-OR-INVERT GATES

SDLS113 ‚Äì DECEMBER 1983 ‚Äì REVISED MARCH 1988

### recommended operating conditions

|     |                                | SN54S51 |     |     | SN74S51 |     |      | UNIT |
|-----|--------------------------------|---------|-----|-----|---------|-----|------|------|
|     |                                | MIN     | NOM | MAX | MIN     | NOM | MAX  |      |
| VCC | Supply voltage                 | 4.5     | 5   | 5.5 | 4.75    | 5   | 5.25 | V    |
| VIH | High-level input voltage       | 2       |     |     | 2       |     |      | V    |
| VIL | Low-level input voltage        |         |     | 0.8 |         |     | 0.8  | V    |
| IOH | High-level output current      |         |     | -1  |         |     | -1   | mA   |
| IOL | Low-level output current       |         |     | 20  |         |     | 20   | mA   |
| TA  | Operating free-air temperature | -55     |     | 125 | 0       |     | 70   | ¬∞C   |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|           |                                |                        |                                 |       |           | SN54S51 | SN74S51 | UNIT         |        |    |
|-----------|--------------------------------|------------------------|---------------------------------|-------|-----------|---------|---------|--------------|--------|----|
| PARAMETER | TEST CONDITIONS ‚Ä†              |                        |                                 |       | TYP # MAX |         |         | MIN TYP‚Ä° MAX |        |    |
| VIK       | $V_{\rm CC} = \text{MIN}$ ,    | $I_1 = -18 \text{ mA}$ |                                 |       |           | $-1.2$  |         |              | $-1.2$ | V  |
| ‚à®–æ–Ω       | $V_{\rm CC} = \text{MIN}$      | $V_{1L} = 0.8 V$ ,     | $I_{\text{OH}} = -1 \text{ mA}$ | 2.5   | 3.4       |         | 2.7     | 3.4          |        | V  |
| VOL       | $V_{CC} \approx MIN$ ,         | $V_{IH} = 2 V$ ,       | $I_{OL} = 20 \text{ mA}$        |       |           | 0.5     |         |              | 0.5    | V  |
|           | $V_{CC} = MAX$ ,               | $V_1 = 5.5 V$          |                                 |       |           |         |         |              |        | mA |
| IJ–ù       | $V_{\text{CC}} = \text{MAX}$ , | $V_1 = 2.7 V$          |                                 |       |           | 50      |         |              | 50     | ŒºŒë |
| IIL.      | $V_{CC} = MAX$ ,               | $V_1 = 0.5 V$          |                                 |       |           | $-2$    |         |              | $-2$   | mA |
| loss      | $V_{CC} = MAX$                 |                        |                                 | $-40$ |           | $-100$  | $-40$   |              | $-100$ | mA |
| –°–°–ù       | $V_{CC} = MAX$ ,               | $V_1 = 0 V$            |                                 |       | 8.2       | 17.8    |         | 8.2          | 17,8   | mA |
| ICCL      | $V_{CC} = MAX$ ,               | See Note 2             |                                 |       | 13.6      | 22      |         | 13.6         | 22     | mA |

‚Ä† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\ddagger$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 $^{\circ}$ C.

¬ß Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second. NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS        |     | MIN | TYP | MAX | UNIT |
|-----------|--------------|-------------|------------------------|-----|-----|-----|-----|------|
| tPLH      | Any          | Y           | RL = 280 Œ©, CL = 15 pF |     |     | 3.5 | 5.5 | ns   |
| tPHL      |              |             |                        | 3.5 | 5.5 | ns  |     |      |
| tPLH      | Any          | Y           | RL = 280 Œ©, CL = 50 pF |     |     | 5   |     | ns   |
| tPHL      |              |             |                        |     | 5.5 |     | ns  |      |

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

Image /page/5/Picture/12 description: The image shows the logo of Texas Instruments. The logo consists of the state of Texas with the letters "ti" inside it, followed by the words "TEXAS INSTRUMENTS" in bold, sans-serif font. Below the logo is the text "POST OFFICE BOX 655303 ‚Ä¢ DALLAS, TEXAS 75265".

Image /page/6/Picture/0 description: The image shows the logo for Texas Instruments. The logo consists of a red stylized "TI" symbol to the left of the words "TEXAS INSTRUMENTS" in a bold, sans-serif font.

## PACKAGING INFORMATION

| <b>Orderable Device</b> | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)     | Lead finish/<br><b>Ball material</b><br>(6) | <b>MSL Peak Temp</b><br>(3) | Op Temp (¬∞C) | <b>Device Marking</b><br>(4/5) | Samples |
|-------------------------|---------------|--------------|-----------------|------|-------------|---------------------|---------------------------------------------|-----------------------------|--------------|--------------------------------|---------|
| JM38510/00502BCA        | ACTIVE        | CDIP         | J               | 14   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type          | -55 to 125   | JM38510/<br>00502BCA           | Samples |
| JM38510/07401BCA        | ACTIVE        | CDIP         | J               | 14   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type          | -55 to 125   | JM38510/<br>07401BCA           | Samples |
| JM38510/07401BDA        | ACTIVE        | CFP          | W               | 14   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type          | -55 to 125   | JM38510/<br>07401BDA           | Samples |
| JM38510/30401BCA        | ACTIVE        | CDIP         | J               | 14   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type          | -55 to 125   | JM38510/<br>30401BCA           | Samples |
| M38510/00502BCA         | ACTIVE        | CDIP         | J               | 14   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type          | -55 to 125   | JM38510/<br>00502BCA           | Samples |
| M38510/07401BCA         | ACTIVE        | CDIP         | J               | 14   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type          | -55 to 125   | JM38510/<br>07401BCA           | Samples |
| M38510/07401BDA         | ACTIVE        | CFP          | W               | 14   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type          | -55 to 125   | JM38510/<br>07401BDA           | Samples |
| M38510/30401BCA         | ACTIVE        | CDIP         | J               | 14   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type          | -55 to 125   | JM38510/<br>30401BCA           | Samples |
| SN5451J                 | ACTIVE        | CDIP         | J               | 14   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type          | -55 to 125   | SN5451J                        | Samples |
| SN54LS51J               | ACTIVE        | CDIP         | J               | 14   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type          | -55 to 125   | SN54LS51J                      | Samples |
| SN54S51J                | ACTIVE        | CDIP         | J               | 14   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type          | -55 to 125   | SN54S51J                       | Samples |
| SN74LS51D               | LIFEBUY       | SOIC         | D               | 14   | 50          | RoHS & Green        | NIPDAU                                      | Level-1-260C-UNLIM          | 0 to 70      | LS51                           |         |
| SN74LS51DR              | ACTIVE        | SOIC         | D               | 14   | 2500        | RoHS & Green        | NIPDAU                                      | Level-1-260C-UNLIM          | 0 to 70      | LS51                           | Samples |
| SN74LS51N               | ACTIVE        | PDIP         | N               | 14   | 25          | RoHS & Green        | NIPDAU                                      | N / A for Pkg Type          | 0 to 70      | SN74LS51N                      | Samples |
| SN74LS51NSR             | ACTIVE        | SO           | NS              | 14   | 2000        | RoHS & Green        | NIPDAU                                      | Level-1-260C-UNLIM          | 0 to 70      | 74LS51                         | Samples |
| SN74S51D                | ACTIVE        | SOIC         | D               | 14   | 50          | RoHS & Green        | NIPDAU                                      | Level-1-260C-UNLIM          | 0 to 70      | S51                            | Samples |
| SN74S51N                | ACTIVE        | PDIP         | N               | 14   | 25          | RoHS & Green        | NIPDAU                                      | N / A for Pkg Type          | 0 to 70      | SN74S51N                       | Samples |
| SNJ5451J                | ACTIVE        | CDIP         | J               | 14   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type          | -55 to 125   | SNJ5451J                       | Samples |
| Orderable Device        | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)     | Lead finish/<br>Ball material<br>(6)        | MSL Peak Temp<br>(3)        | Op Temp (¬∞C) | Device Marking<br>(4/5)        | Samples |
| SNJ5451W                | ACTIVE        | CFP          | W               | 14   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type          | -55 to 125   | SNJ5451W                       | Samples |
| SNJ54LS51J              | ACTIVE        | CDIP         | J               | 14   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type          | -55 to 125   | SNJ54LS51J                     | Samples |
| SNJ54LS51W              | ACTIVE        | CFP          | W               | 14   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type          | -55 to 125   | SNJ54LS51W                     | Samples |
| SNJ54S51FK              | ACTIVE        | LCCC         | FK              | 20   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type          | -55 to 125   | SNJ54S<br>51FK                 | Samples |
| SNJ54S51J               | ACTIVE        | CDIP         | J               | 14   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type          | -55 to 125   | SNJ54S51J                      | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq$ =1000ppm threshold requirement.

(3) MSL. Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Image /page/8/Picture/0 description: The image shows the Texas Instruments logo. On the left is a red outline of the state of Texas with the letters 'ti' in white inside. To the right of the state outline is the text 'TEXAS INSTRUMENTS' in black.

www.ti.com

## PACKAGE OPTION ADDENDUM

30-Sep-2023

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF SN54LS51, SN54S51, SN74LS51, SN74S51 :

- Catalog : SN74LS51, SN74S51
- Military : SN54LS51, SN54S51

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

Image /page/9/Picture/1 description: The image shows the text "www.ti.com" in black font on a white background.

Texas

### TAPE AND REEL INFORMATION

ISTRUMENTS

Image /page/9/Figure/4 description: The image shows a diagram of a reel with dimensions labeled. The reel is shown from the front and the side. The reel diameter is labeled with an arrow pointing to the diameter of the reel. The reel width (W1) is labeled with an arrow pointing to the width of the reel.

Image /page/9/Figure/5 description: The image shows a diagram of tape dimensions. The diagram includes labels for A0, B0, K0, W, and P1. A0 is the dimension designed to accommodate the component width. B0 is the dimension designed to accommodate the component length. K0 is the dimension designed to accommodate the component thickness. W is the overall width of the carrier tape. P1 is the pitch between successive cavity centers.

### OUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Image /page/9/Figure/7 description: The image shows a diagram of a tape with sprocket holes and pocket quadrants. The tape has a series of evenly spaced holes along the top edge, labeled as "Sprocket Holes." Below the sprocket holes, there are three square pockets, each divided into four quadrants labeled Q1, Q2, Q3, and Q4. An arrow labeled "User Direction of Feed" indicates the direction in which the tape is fed. The quadrants within the pockets are labeled as "Pocket Quadrants."

| *All dimensions are nominal |                 |                    |      |      |                          |                          |            |            |            |            |           |                  |
|-----------------------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                      | Package<br>Type | Package<br>Drawing | Pins | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| SN74LS51DR                  | SOIC            | D                  | 14   | 2500 | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| SN74LS51NSR                 | SO              | NS                 | 14   | 2000 | 330.0                    | 16.4                     | 8.2        | 10.5       | 2.5        | 12.0       | 16.0      | Q1               |

Image /page/10/Picture/0 description: The image shows the logo for Texas Instruments. The logo consists of a red stylized "ti" symbol on the left, followed by the words "TEXAS" and "INSTRUMENTS" stacked on top of each other in a dark gray sans-serif font.

www.ti.com

# PACKAGE MATERIALS INFORMATION

9-Aug-2022

Image /page/10/Figure/4 description: The image shows a line drawing of an open cardboard box with labels for its dimensions. The labels are 'W' for width, 'L' for length, and 'H' for height. The box is shown in a three-quarter perspective view, with the top flaps open. The text 'TAPE AND REEL BOX DIMENSIONS' is at the top of the image.

\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LS51DR  | SOIC         | D               | 14   | 2500 | 356.0       | 356.0      | 35.0        |
| SN74LS51NSR | SO           | NS              | 14   | 2000 | 356.0       | 356.0      | 35.0        |

### Texas INSTRUMENTS

www.ti.com

9-Aug-2022

### TUBE

Image /page/11/Figure/5 description: The image shows a diagram of a tube with labels indicating its dimensions. On the left side, there is a cross-sectional view of the tube, with arrows pointing to the dimensions labeled as 'T - Tube height' and 'W - Tube width'. To the right of the cross-section, there is a side view of the tube, with a label indicating the length as 'L - Tube length'. The side view shows a long, straight tube with a dashed line running through the center, indicating the central axis.

## - B - Alignment groove width

| *All dimensions are nominal |              |              |      |     |        |        |        |        |
|-----------------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| Device                      | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (Œºm) | B (mm) |
| JM38510/07401BDA            | W            | CFP          | 14   | 1   | 506.98 | 26.16  | 6220   | NA     |
| M38510/07401BDA             | W            | CFP          | 14   | 1   | 506.98 | 26.16  | 6220   | NA     |
| SN74LS51D                   | D            | SOIC         | 14   | 50  | 506.6  | 8      | 3940   | 4.32   |
| SN74LS51N                   | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74LS51N                   | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74S51D                    | D            | SOIC         | 14   | 50  | 506.6  | 8      | 3940   | 4.32   |
| SN74S51N                    | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74S51N                    | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SNJ5451W                    | W            | CFP          | 14   | 1   | 506.98 | 26.16  | 6220   | NA     |
| SNJ54LS51W                  | W            | CFP          | 14   | 1   | 506.98 | 26.16  | 6220   | NA     |
| SNJ54S51FK                  | FK           | LCCC         | 20   | 1   | 506.98 | 12.06  | 2030   | NA     |

### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

### NS (R-PDSO-G\*\*) **14-PINS SHOWN**

Image /page/12/Figure/3 description: The image shows a technical drawing of an electronic component package, including dimensions and specifications. The drawing includes multiple views of the package, including a top view, side view, and detailed cross-sectional views. Dimensions are provided in millimeters, and a table lists the dimensions for different pin counts (14, 16, 20, and 24 pins). The table specifies the maximum and minimum values for dimension 'A' for each pin count. For example, for 14 pins, 'A MAX' is 10.50 and 'A MIN' is 9.90.

NOTES: All linear dimensions are in millimeters. –ê.

- $\mbox{B.}$   $\mbox{ This drawing is subject to change without notice.}$
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

Image /page/12/Picture/7 description: The image shows the logo for Texas Instruments. The logo consists of the state of Texas with the letters "ti" inside of it, the words "TEXAS INSTRUMENTS" in bold font, and the website address "www.ti.com".

W (R-GDFP-F14)CERAMIC DUAL FLATPACKImage /page/13/Figure/3 description: The image shows a technical drawing with dimensions. The drawing includes measurements such as 0.045 (1,14), 0.260 (6,60), 0.235 (5,97), 0.026 (0,66), 0.080 (2,03), 0.045 (1,14), 0.390 (9,91), 0.335 (8,51), 0.360 (9,14), 0.250 (6,35), 0.280 (7,11) MAX, 0.008 (0,20), 0.004 (0,10), 0.019 (0,48), 0.015 (0,38), 0.050 (1,27), and 0.005 (0,13) MIN. The drawing also indicates a base and seating plane, and includes notes stating that all linear dimensions are in inches (millimeters).

- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14

Image /page/13/Picture/9 description: The image shows the logo for Texas Instruments. The logo consists of the letters 'ti' in a stylized font, followed by the words 'TEXAS INSTRUMENTS' in a bold, sans-serif font. Below the company name is the website address 'www.ti.com'.

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN

Image /page/14/Figure/4 description: The image shows a technical drawing of an integrated circuit package with dimensions and specifications. The drawing includes a top view, a side view, and an end view of the package, along with a table that lists the dimensions for different pin counts (14, 16, 18, and 20). The dimensions are given in both inches and millimeters. The drawing also includes notes and a revision date.

NOTES:

- A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.
- C Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- üõÜ The 20 pin end lead shoulder width is a vendor option, either half or full width.

Image /page/14/Picture/9 description: The image shows the logo for Texas Instruments. The logo consists of the letters "ti" in a stylized font, with the "i" resembling the state of Texas. To the right of the "ti" is the text "TEXAS INSTRUMENTS" in a bold, sans-serif font. Below the company name is the website address "www.ti.com".

# FK 20

### 8.89 x 8.89, 1.27 mm pitch

# **GENERIC PACKAGE VIEW**

## LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

Image /page/15/Picture/6 description: The image shows two integrated circuit chips. The chip on the left is gold-colored and has the Texas Instruments logo printed on it. The chip on the right is gray and has gold-colored contacts on the top surface.

Image /page/15/Picture/7 description: The image shows the Texas Instruments logo. The logo consists of the state of Texas with the letters 'TI' inside, followed by the words 'TEXAS INSTRUMENTS' in bold, and the website address 'www.ti.com' below.

# **GENERIC PACKAGE VIEW**

# CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE

Image /page/16/Picture/3 description: The image shows a close-up of a Texas Instruments integrated circuit (IC) chip. The chip is rectangular and maroon in color, with the Texas Instruments logo printed on the top surface. The chip has a series of metal pins extending from its bottom edge, which are used to connect the chip to a circuit board. The chip is positioned at an angle, allowing the viewer to see both the top and side of the component. The background is a neutral color, which helps to highlight the chip.

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

Image /page/16/Picture/5 description: The image shows the logo of Texas Instruments. The logo consists of the letters 'ti' inside an outline of the state of Texas, followed by the words 'TEXAS INSTRUMENTS' in a bold, sans-serif font.

# J0014A

Image /page/17/Picture/1 description: The image shows a close-up of an integrated circuit (IC) chip. The chip is rectangular and has a dark purple or maroon body. It has a series of metal pins extending from both sides of the chip, which are used to connect the IC to a circuit board. The pins are silver in color and appear to be evenly spaced. The chip has a white stripe around the middle.

# PACKAGE OUTLINE

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE

Image /page/17/Figure/5 description: The image shows a technical drawing of an electronic component, likely an integrated circuit (IC) package. The drawing includes multiple views and dimensions, providing detailed specifications for manufacturing and assembly. The top view shows the outline of the IC with 14 pins on each side, labeled from 1 to 7 on one side and 8 to 14 on the other. The drawing includes dimensions such as the pin spacing (0.100 inches or 2.54 mm), the overall length (0.754-0.785 inches or 19.15-19.94 mm), and the body width (0.245-0.283 inches or 6.22-7.19 mm). The side view shows the pin configuration and dimensions, including the pin length (0.015-0.060 inches or 0.38-1.52 mm) and the pin thickness (0.014-0.026 inches or 0.36-0.66 mm). The end view shows the pin angle (0-15 degrees) and the pin width (0.008-0.014 inches or 0.2-0.36 mm). The drawing also includes notes and tolerances, such as the minimum pin height (0.13 inches or 3.3 mm) and the maximum pin height (0.2 inches or 5.08 mm). The drawing is labeled with a part number (4214771/A) and a date (05/2017).

NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- 4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
  5. Falls within MIL-STD-1835 and GDIP1-T14.

Image /page/17/Picture/12 description: The image shows the Texas Instruments logo. The logo consists of the shape of the state of Texas with the letters 'TI' inside it, followed by the words 'TEXAS INSTRUMENTS' in bold, and then 'www.ti.com' below it.

## J0014A

# EXAMPLE BOARD LAYOUT

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE

Image /page/18/Figure/4 description: The image shows a land pattern example for a ceramic dual in-line package. The pattern consists of 14 pads on each side, with the first and last pads being square and the rest being circular. The dimensions of the pads and spacing are indicated in inches and millimeters. Detail A shows a magnified view of the square pad, and Detail B shows a magnified view of the circular pad. The image also includes the title "LAND PATTERN EXAMPLE NON-SOLDER MASK DEFINED SCALE: 5X".

Image /page/18/Picture/5 description: The image shows the Texas Instruments logo. The logo consists of the letters 'ti' inside the shape of the state of Texas, followed by the words 'TEXAS INSTRUMENTS' and the website address 'www.ti.com'.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE

Image /page/19/Figure/3 description: The image is a technical drawing of an electronic component, showing its dimensions and specifications. The drawing includes multiple views of the component, including top, side, and detailed cross-sectional views. Dimensions are provided in both inches and millimeters. Key measurements include a length of 0.344 inches (8.75 mm), a height of 0.244 inches (6.20 mm), and various other detailed measurements for pin spacing, lead thickness, and seating plane. The drawing also indicates the location of Pin 1 and includes notes specifying tolerances and other relevant information. The drawing is labeled as "4040047-5/M 06/11".

NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- üõÜ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- D Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.

Image /page/19/Picture/9 description: The image shows the logo for Texas Instruments. The logo consists of the company's symbol on the left, followed by the words "TEXAS INSTRUMENTS" in a bold, sans-serif font. Below the company name is the website address "www.ti.com".

Image /page/20/Figure/1 description: The image shows a diagram of a plastic small outline package (R-PDSO-G14). The diagram includes example board layouts and stencil openings. The board layout shows two rows of pads, with dimensions of 12x1.27 and a spacing of 5.40. The stencil openings also show two rows of pads, with dimensions of 14x0.55, 14x1.50, and 12x1.27, and a spacing of 5.40. The diagram also includes an example of a non-soldermask defined pad, with dimensions of 0.60 and 1.55, and a solder mask opening of 0.07 all around. The diagram includes notes indicating that all linear dimensions are in millimeters.

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

Image /page/20/Picture/6 description: The image shows the logo for Texas Instruments. The logo consists of the letters "TI" stacked on top of each other on the left, followed by the words "TEXAS INSTRUMENTS" on the right. Below that is the website address "www.ti.com".

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS). APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright ¬© 2023, Texas Instruments Incorporated