

================================================================
== Vitis HLS Report for 'Autocorrelation_Pipeline_VITIS_LOOP_143_5'
================================================================
* Date:           Fri Feb 28 00:23:43 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.198 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      162|      162|  1.296 us|  1.296 us|  162|  162|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_5  |      160|      160|         2|          1|          1|   160|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      67|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       22|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       22|     103|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln143_fu_81_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln143_fu_75_p2  |      icmp|   0|  0|  15|           8|           8|
    |indata_d0            |       shl|   0|  0|  35|          16|          16|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  67|          33|          27|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx77_load  |   9|          2|    8|         16|
    |idx77_fu_36                  |   9|          2|    8|         16|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  36|          8|   18|         36|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |idx77_fu_36              |  8|   0|    8|          0|
    |indata_addr_reg_118      |  8|   0|    8|          0|
    |zext_ln143_cast_reg_110  |  3|   0|   16|         13|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 22|   0|   35|         13|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_VITIS_LOOP_143_5|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_VITIS_LOOP_143_5|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_VITIS_LOOP_143_5|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_VITIS_LOOP_143_5|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_VITIS_LOOP_143_5|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_VITIS_LOOP_143_5|  return value|
|indata_address0  |  out|    8|   ap_memory|                                     indata|         array|
|indata_ce0       |  out|    1|   ap_memory|                                     indata|         array|
|indata_we0       |  out|    1|   ap_memory|                                     indata|         array|
|indata_d0        |  out|   16|   ap_memory|                                     indata|         array|
|indata_address1  |  out|    8|   ap_memory|                                     indata|         array|
|indata_ce1       |  out|    1|   ap_memory|                                     indata|         array|
|indata_q1        |   in|   16|   ap_memory|                                     indata|         array|
|zext_ln143       |   in|    3|     ap_none|                                 zext_ln143|        scalar|
+-----------------+-----+-----+------------+-------------------------------------------+--------------+

