
---------- Begin Simulation Statistics ----------
final_tick                               14067253711953                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89714                       # Simulator instruction rate (inst/s)
host_mem_usage                               17196544                       # Number of bytes of host memory used
host_op_rate                                   144529                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7387.92                       # Real time elapsed on the host
host_tick_rate                                5992873                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   662798081                       # Number of instructions simulated
sim_ops                                    1067768950                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044275                       # Number of seconds simulated
sim_ticks                                 44274851496                       # Number of ticks simulated
system.cpu0.committedInsts                         17                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     12504890                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         9794                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     25010801                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         9794                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    16                       # Number of float alu accesses
system.cpu0.num_fp_insts                           16                       # number of float instructions
system.cpu0.num_fp_register_reads                  28                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu0.num_int_insts                          12                       # number of integer instructions
system.cpu0.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu0.num_load_insts                          8                       # Number of load instructions
system.cpu0.num_mem_refs                            9                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        3     14.29%     14.29% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     19.05%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 5     23.81%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      9.52%     66.67% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  6     28.57%     95.24% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      4.76%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           85                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      3273580                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          358                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      6522079                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          358                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  18                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   26                       # Number of integer alu accesses
system.cpu1.num_int_insts                          26                       # number of integer instructions
system.cpu1.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu1.num_load_insts                          7                       # Number of load instructions
system.cpu1.num_mem_refs                            7                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       19     73.08%     73.08% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::MemRead                       7     26.92%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        26                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         18                       # Number of instructions committed
system.cpu2.committedOps                           28                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       140995                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          672                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests       282874                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          672                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  14                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   28                       # Number of integer alu accesses
system.cpu2.num_int_insts                          28                       # number of integer instructions
system.cpu2.num_int_register_reads                 70                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                29                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            6                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       20     71.43%     71.43% # Class of executed instruction
system.cpu2.op_class::IntMult                       2      7.14%     78.57% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::MemRead                       5     17.86%     96.43% # Class of executed instruction
system.cpu2.op_class::MemWrite                      1      3.57%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        28                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         13                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        18514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        37850                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  27                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu3.num_int_insts                          25                       # number of integer instructions
system.cpu3.num_int_register_reads                 48                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         2                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.00%     92.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      2      8.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1839928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3694362                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       708665                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1495755                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          3085209                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         2922620                       # number of cc regfile writes
system.switch_cpus0.committedInsts           80683551                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            100632436                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.647888                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.647888                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        135002570                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        76063809                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 404783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts          218                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches          866076                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.757495                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            45030110                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           6154567                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles           3100                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     38806884                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          119                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      6155037                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    100648974                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     38875543                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts          570                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    100714691                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          1338                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     15236491                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles           973                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     15251967                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          759                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect          214                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        111469271                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            100645247                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.655717                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         73092259                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.756973                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             100645351                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads        97898020                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17412190                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.606837                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.606837                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           46      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     16977253     16.86%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       365126      0.36%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       270462      0.27%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       162276      0.16%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     21179824     21.03%     38.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        27046      0.03%     38.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt       148938      0.15%     38.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv        40569      0.04%     38.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     16513466     16.40%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      8976122      8.91%     64.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1068960      1.06%     65.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     29899522     29.69%     94.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      5085651      5.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     100715261                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       82536213                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    164046120                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     81460343                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     81474990                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            1499109                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.014885                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          10958      0.73%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd           89      0.01%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        88495      5.90%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        449522     29.99%     36.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        14289      0.95%     37.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       868698     57.95%     95.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        67058      4.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      19678111                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    171436238                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     19184904                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     19191281                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         100648974                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        100715261                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        16538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued           30                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined        10290                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    132552697                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.759813                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.392709                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     88842960     67.02%     67.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18548471     13.99%     81.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9935939      7.50%     88.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      5743399      4.33%     92.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5049830      3.81%     96.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2640295      1.99%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1111887      0.84%     99.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       446730      0.34%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       233186      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    132552697                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.757500                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads        74573                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         4870                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     38806884                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      6155037                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       50562705                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               132957480                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  71681                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        148689991                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        60540200                       # number of cc regfile writes
system.switch_cpus1.committedInsts           98132451                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            169071853                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.354878                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.354878                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                   9624                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      2306604                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        39294711                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.031840                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            67109735                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          13992458                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       46750753                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     61028888                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        81990                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     15792469                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    308163238                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     53117277                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6943421                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    270148342                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        235332                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      4380808                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       2231228                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      4845766                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         6688                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1260312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1046292                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        282261107                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            266883277                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655296                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        184964449                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.007283                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             268710866                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       386978684                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      216986978                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.738074                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.738074                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       114678      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    205955457     74.33%     74.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       281388      0.10%     74.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       713076      0.26%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     55469911     20.02%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     14557253      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     277091763                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            5343323                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019284                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        4718061     88.30%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        576603     10.79%     99.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        48659      0.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     282320408                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    693500644                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    266883277                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    447260831                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         308163238                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        277091763                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    139091285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      1025939                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    148098867                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    132947856                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.084214                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.807462                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     73849325     55.55%     55.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      8919945      6.71%     62.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      6017451      4.53%     66.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      4137843      3.11%     69.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6106879      4.59%     74.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      8006908      6.02%     80.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      9645899      7.26%     87.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      8722911      6.56%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      7540695      5.67%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    132947856                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.084063                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5675326                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1813914                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     61028888                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     15792469                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      145522145                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               132957480                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        100498030                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       235964468                       # number of cc regfile writes
system.switch_cpus2.committedInsts          233982015                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            312962032                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.568238                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.568238                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads             2184                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes             276                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  57228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        92000                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         9349507                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.377086                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            69966014                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          14317323                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       14401782                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     56123680                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         3652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     14588883                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    318851081                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     55648691                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       219465                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    316051414                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         15900                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       258516                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         91968                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       302261                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         6509                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect        46938                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        45062                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        526495733                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            315890896                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.520764                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        274179839                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.375879                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             315983537                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       623970710                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      293006772                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.759826                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.759826                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       681240      0.22%      0.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    244042121     77.16%     77.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1448524      0.46%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           60      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd           31      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu           17      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc           46      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            9      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt           50      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv           11      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult           13      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            2      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     55744482     17.63%     95.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     14352417      4.54%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead           30      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite         1830      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     316270883                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses           2086                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads         4155                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         2066                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes         2245                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1182486                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003739                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         610189     51.60%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     51.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        404335     34.19%     85.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       167945     14.20%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            3      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite           14      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     316770043                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    766641623                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    315888830                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    324744103                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         318851081                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        316270883                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5888960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        21278                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined      9076672                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    132900252                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.379761                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.904830                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     24390363     18.35%     18.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24802529     18.66%     37.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     31324610     23.57%     60.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     16259747     12.23%     72.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     14667644     11.04%     83.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12319883      9.27%     93.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      5390850      4.06%     97.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      2532206      1.91%     99.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      1212420      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    132900252                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.378737                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      2085316                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       609732                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     56123680                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     14588883                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       88623075                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               132957480                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    253                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        245232920                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       242352067                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            485102529                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.531830                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.531830                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads            30110                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes           30167                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 233482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      2506003                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        47380229                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.272156                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           161318619                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          44123705                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       15077809                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    126629397                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        21736                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     50642080                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    613262249                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    117194914                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6992932                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    568015151                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents            35                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents         5641                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       2081109                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles         5698                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        42872                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1251737                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1254266                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        642336742                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            564749515                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.662193                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        425350615                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.247595                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             566954499                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       825620548                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      476527789                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.880300                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.880300                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1124137      0.20%      0.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    405155850     70.46%     70.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      3873758      0.67%     71.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv       114973      0.02%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    119729525     20.82%     92.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     44949447      7.82%     99.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead        30245      0.01%     99.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite        30151      0.01%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     575008086                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses          87760                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads       148173                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses        60163                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes        62288                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           18739264                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.032590                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       12606202     67.27%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       5086131     27.14%     94.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1019567      5.44%     99.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead        11988      0.06%     99.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        15376      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     592535453                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1302896231                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    564689352                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    741401312                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         613262249                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        575008086                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    128159634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1564973                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    164271099                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    132723998                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.332360                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.808007                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27202563     20.50%     20.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      4241714      3.20%     23.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      5763656      4.34%     28.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9129586      6.88%     34.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     13067368      9.85%     44.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     14667150     11.05%     55.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     21636034     16.30%     72.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     19698540     14.84%     86.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     17317387     13.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    132723998                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.324752                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     24204827                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     14384486                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    126629397                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     50642080                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      269531949                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               132957480                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     38306373                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        38306374                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     38306373                       # number of overall hits
system.cpu0.dcache.overall_hits::total       38306374                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      6442961                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6442969                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            8                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      6442961                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6442969                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  60026314196                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  60026314196                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  60026314196                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  60026314196                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            9                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     44749334                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     44749343                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            9                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     44749334                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     44749343                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.888889                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.143979                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.143979                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.888889                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.143979                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.143979                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  9316.572644                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  9316.561075                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  9316.572644                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  9316.561075                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        19600                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          491                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             9587                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     2.044435                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   163.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5905576                       # number of writebacks
system.cpu0.dcache.writebacks::total          5905576                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       536880                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       536880                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       536880                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       536880                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      5906081                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5906081                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      5906081                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5906081                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  55297722188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  55297722188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  55297722188                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  55297722188                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.131981                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.131981                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.131981                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.131981                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  9362.845208                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  9362.845208                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  9362.845208                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  9362.845208                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5905576                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     32555688                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32555689                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            7                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      6039831                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6039838                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  53807105367                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  53807105367                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     38595519                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     38595527                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.875000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.156490                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.156491                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  8908.710420                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  8908.700095                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       536698                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       536698                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      5503133                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5503133                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  49213773297                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  49213773297                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.142585                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.142585                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  8942.864600                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  8942.864600                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      5750685                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5750685                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       403130                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       403131                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   6219208829                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6219208829                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      6153815                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6153816                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.065509                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.065509                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 15427.303423                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15427.265155                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          182                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          182                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       402948                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       402948                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   6083948891                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6083948891                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.065479                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065479                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 15098.595578                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15098.595578                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.389947                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           44212464                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5906088                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.485914                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     14022978861123                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.144777                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.245170                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000283                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.998526                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998808                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          249                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        363900832                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       363900832                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            1                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           25                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      1613350                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1613375                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           25                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      1613350                       # number of overall hits
system.cpu0.icache.overall_hits::total        1613375                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst      6600065                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       6600068                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst      6600065                       # number of overall misses
system.cpu0.icache.overall_misses::total      6600068                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  33289214463                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  33289214463                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  33289214463                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  33289214463                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           28                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      8213415                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8213443                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           28                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      8213415                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8213443                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.107143                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.803571                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.803569                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.107143                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.803571                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.803569                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5043.770700                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5043.768407                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5043.770700                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5043.768407                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      6599313                       # number of writebacks
system.cpu0.icache.writebacks::total          6599313                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          245                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          245                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          245                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          245                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst      6599820                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      6599820                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst      6599820                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      6599820                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  31090063149                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  31090063149                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  31090063149                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  31090063149                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.803542                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.803539                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.803542                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.803539                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4710.744103                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4710.744103                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4710.744103                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4710.744103                       # average overall mshr miss latency
system.cpu0.icache.replacements               6599313                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           25                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      1613350                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1613375                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst      6600065                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      6600068                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  33289214463                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  33289214463                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           28                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      8213415                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8213443                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.107143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.803571                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.803569                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5043.770700                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5043.768407                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          245                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          245                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst      6599820                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      6599820                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  31090063149                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  31090063149                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.803542                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.803539                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4710.744103                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4710.744103                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.713250                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8213197                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          6599822                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             1.244457                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.003493                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   508.709756                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000007                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.993574                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993581                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         72307366                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        72307366                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         28                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp       12102961                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       512340                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     12298389                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        402949                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       402949                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq     12102962                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     19798958                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     17717754                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           37516712                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port    844744640                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    755946496                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1600691136                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       305840                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               19573760                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      12811752                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000765                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.027641                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            12801956     99.92%     99.92% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                9796      0.08%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        12811752                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     16656849144                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization          37.6                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy     6644622077                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization         15.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     5902630057                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization         13.3                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst      6598993                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      5606663                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total       12205656                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst      6598993                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      5606663                       # number of overall hits
system.cpu0.l2cache.overall_hits::total      12205656                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          827                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       299417                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       300255                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            8                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          827                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       299417                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       300255                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     62501103                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  23118778746                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  23181279849                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     62501103                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  23118778746                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  23181279849                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst      6599820                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      5906080                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     12505911                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst      6599820                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      5906080                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     12505911                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.000125                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.050696                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.024009                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.000125                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.050696                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.024009                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 75575.698912                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 77212.645728                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 77205.308318                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 75575.698912                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 77212.645728                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 77205.308318                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       305840                       # number of writebacks
system.cpu0.l2cache.writebacks::total          305840                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          827                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       299416                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       300243                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          827                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       299416                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       300243                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     62225712                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  23018986971                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  23081212683                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     62225712                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  23018986971                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  23081212683                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000125                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.050696                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.024008                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000125                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.050696                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.024008                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 75242.698912                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 76879.615555                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 76875.106774                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 75242.698912                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 76879.615555                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 76875.106774                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               305840                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       451599                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       451599                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       451599                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       451599                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks     12053288                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total     12053288                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks     12053288                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total     12053288                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data            1                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       342048                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       342048                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        60900                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        60901                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   4266819576                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   4266819576                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       402948                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       402949                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.151136                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.151138                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 70062.718818                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 70061.568381                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        60900                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        60900                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   4246539876                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   4246539876                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.151136                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.151136                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 69729.718818                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 69729.718818                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst      6598993                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      5264615                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total     11863608                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            7                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          827                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       238517                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       239354                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     62501103                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  18851959170                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  18914460273                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst      6599820                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      5503132                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total     12102962                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.000125                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.043342                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.019776                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 75575.698912                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 79038.220211                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 79022.954590                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          827                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       238516                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       239343                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     62225712                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  18772447095                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  18834672807                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.000125                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.043342                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.019776                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 75242.698912                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 78705.189987                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 78693.226069                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4081.694877                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          25010798                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          309936                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           80.696654                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   256.289904                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.096471                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.092641                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   243.732824                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3581.483036                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.062571                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000024                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000023                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.059505                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.874386                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.996508                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          484                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2595                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          544                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          362                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       400482720                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      400482720                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 14022978871113                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  44274840840                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31939.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31939.numOps                      0                       # Number of Ops committed
system.cpu0.thread31939.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     49104100                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        49104102                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     49104100                       # number of overall hits
system.cpu1.dcache.overall_hits::total       49104102                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      4582415                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4582420                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      4582418                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4582423                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 135218897748                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 135218897748                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 135218897748                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 135218897748                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     53686515                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     53686522                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     53686518                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     53686525                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.714286                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.085355                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.085355                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.714286                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.085355                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.085355                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 29508.217337                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29508.185140                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 29508.198019                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29508.165821                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          357                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    35.700000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3247900                       # number of writebacks
system.cpu1.dcache.writebacks::total          3247900                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1308376                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1308376                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1308376                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1308376                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      3274039                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3274039                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      3274041                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3274041                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  71571095262                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  71571095262                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  71571211146                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  71571211146                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.060984                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.060984                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.060984                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.060984                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 21860.184091                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21860.184091                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 21860.206132                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21860.206132                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3247900                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     40144654                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       40144656                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      4161654                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4161659                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 130168454913                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 130168454913                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     44306308                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     44306315                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.714286                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.093929                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.093929                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 31278.057934                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31278.020355                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1308301                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1308301                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2853353                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2853353                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  66660936336                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  66660936336                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.064401                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064401                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 23362.316663                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23362.316663                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      8959446                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8959446                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       420761                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       420761                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   5050442835                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   5050442835                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      9380207                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9380207                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044856                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044856                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 12003.115391                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12003.115391                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           75                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       420686                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       420686                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   4910158926                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4910158926                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044848                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044848                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11671.790661                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11671.790661                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       115884                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       115884                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data        57942                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        57942                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.913985                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           52397054                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3248412                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.130052                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.007122                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.906863                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000014                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999818                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999832                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          507                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        432740612                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       432740612                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            2                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     41976615                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        41976633                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     41976615                       # number of overall hits
system.cpu1.icache.overall_hits::total       41976633                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          155                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           157                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          155                       # number of overall misses
system.cpu1.icache.overall_misses::total          157                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     11799522                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11799522                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     11799522                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11799522                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           20                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     41976770                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     41976790                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           20                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     41976770                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     41976790                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.100000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.100000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 76125.948387                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75156.191083                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 76125.948387                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75156.191083                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           73                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           73                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           82                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           82                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           82                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           82                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      7215111                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7215111                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      7215111                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7215111                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 87989.158537                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 87989.158537                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 87989.158537                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 87989.158537                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     41976615                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       41976633                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          155                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          157                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     11799522                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11799522                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     41976770                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     41976790                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 76125.948387                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75156.191083                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           73                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           82                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           82                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      7215111                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7215111                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 87989.158537                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 87989.158537                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           82.119207                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           41976717                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               84                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         499722.821429                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    80.119207                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.156483                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.160389                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           84                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.164062                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        335814404                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       335814404                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2853439                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      2135440                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2579721                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        25680                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        25680                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        395057                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       395057                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2853442                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          168                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      9796087                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            9796255                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    415763968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           415769344                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1467261                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               93904704                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       4741440                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000093                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.009666                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             4740997     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 443      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         4741440                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      4334951376                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           9.8                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          82250                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     3253710033                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          7.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1777329                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1777329                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1777329                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1777329                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           82                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1471081                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1471170                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           82                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1471081                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1471170                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      7157169                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  62246811546                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  62253968715                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      7157169                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  62246811546                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  62253968715                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           82                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      3248410                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      3248499                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           82                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      3248410                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      3248499                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.452862                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.452877                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.452862                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.452877                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 87282.548780                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 42313.653392                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 42315.958533                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 87282.548780                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 42313.653392                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 42315.958533                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1467260                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1467260                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           82                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1471081                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1471163                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           82                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1471081                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1471163                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      7129863                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  61756942572                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  61764072435                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      7129863                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  61756942572                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  61764072435                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.452862                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.452875                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.452862                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.452875                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 86949.548780                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 41980.654071                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 41983.160557                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 86949.548780                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 41980.654071                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 41983.160557                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1467260                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1797127                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1797127                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1797127                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1797127                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1450688                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1450688                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1450688                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1450688                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        25680                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        25680                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        25680                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        25680                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       199418                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       199418                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       195639                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       195639                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   3736274319                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   3736274319                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       395057                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       395057                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.495217                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.495217                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 19097.799104                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 19097.799104                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       195639                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       195639                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   3671126532                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   3671126532                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.495217                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.495217                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18764.799104                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18764.799104                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1577911                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1577911                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           82                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      1275442                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      1275531                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7157169                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  58510537227                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  58517694396                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           82                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2853353                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2853442                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.446998                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.447015                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 87282.548780                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 45874.714199                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 45877.124426                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           82                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1275442                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1275524                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7129863                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  58085816040                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  58092945903                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.446998                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.447012                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 86949.548780                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 45541.714982                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 45544.376980                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4090.272475                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           6521991                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1471356                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.432640                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.674655                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.005048                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.008076                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.298940                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4089.285755                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000165                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000002                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000073                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.998361                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.998602                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          711                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         2999                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       105823260                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      105823260                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 14022978871113                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  44274840840                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31939.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31939.numOps                      0                       # Number of Ops committed
system.cpu1.thread31939.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            3                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     67715319                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        67715322                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            3                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     67715319                       # number of overall hits
system.cpu2.dcache.overall_hits::total       67715322                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data       154948                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        154951                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data       154948                       # number of overall misses
system.cpu2.dcache.overall_misses::total       154951                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data   7312016664                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7312016664                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data   7312016664                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7312016664                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     67870267                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     67870273                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     67870267                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     67870273                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.002283                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.002283                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.002283                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.002283                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 47190.132586                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 47189.218940                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 47190.132586                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 47189.218940                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          282                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          141                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       140971                       # number of writebacks
system.cpu2.dcache.writebacks::total           140971                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data        13458                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        13458                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data        13458                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        13458                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       141490                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       141490                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       141490                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       141490                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   6935163228                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6935163228                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   6935163228                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6935163228                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.002085                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002085                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.002085                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002085                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 49015.218235                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 49015.218235                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 49015.218235                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 49015.218235                       # average overall mshr miss latency
system.cpu2.dcache.replacements                140971                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     53680381                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       53680384                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       152087                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       152089                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data   7097104125                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7097104125                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     53832468                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     53832473                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.400000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.002825                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.002825                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 46664.765069                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46664.151418                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data        13458                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13458                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       138629                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       138629                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   6721203402                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6721203402                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.002575                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002575                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 48483.386607                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 48483.386607                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     14034938                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      14034938                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         2861                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2862                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    214912539                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    214912539                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     14037799                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14037800                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000204                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000204                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 75117.979378                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 75091.732704                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         2861                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2861                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    213959826                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    213959826                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000204                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000204                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 74784.979378                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 74784.979378                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.161979                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           67856816                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           141483                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           479.611091                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     14022978861123                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.017853                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.144125                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000035                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.998328                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998363                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          260                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        543103667                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       543103667                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     13522513                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13522531                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     13522513                       # number of overall hits
system.cpu2.icache.overall_hits::total       13522531                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          456                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           458                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          456                       # number of overall misses
system.cpu2.icache.overall_misses::total          458                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     43711578                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     43711578                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     43711578                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     43711578                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           20                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     13522969                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13522989                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           20                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     13522969                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13522989                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.100000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.100000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 95858.723684                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 95440.126638                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 95858.723684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 95440.126638                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           14                       # number of writebacks
system.cpu2.icache.writebacks::total               14                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           62                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           62                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          394                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          394                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     38541753                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     38541753                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     38541753                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     38541753                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 97821.708122                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 97821.708122                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 97821.708122                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 97821.708122                       # average overall mshr miss latency
system.cpu2.icache.replacements                    14                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     13522513                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13522531                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          456                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          458                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     43711578                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     43711578                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     13522969                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13522989                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 95858.723684                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 95440.126638                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           62                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          394                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     38541753                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     38541753                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 97821.708122                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 97821.708122                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          331.965433                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13522927                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              396                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         34148.805556                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   329.965433                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.644464                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.648370                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        108184308                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       108184308                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         139027                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty         5589                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       212852                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq           10                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp           10                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq          2852                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp         2852                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       139027                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          806                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port       423957                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total             424763                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        26240                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     18077056                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            18103296                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        77456                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                4957184                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        219345                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.003602                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.059906                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              218555     99.64%     99.64% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 790      0.36%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          219345                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       188091387                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         393606                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      141341850                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            7                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data        60541                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total          60548                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            7                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data        60541                       # number of overall hits
system.cpu2.l2cache.overall_hits::total         60548                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          387                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        80939                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        81331                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          387                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        80939                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        81331                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     38251710                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   6610387995                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   6648639705                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     38251710                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   6610387995                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   6648639705                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          394                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       141480                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       141879                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          394                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       141480                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       141879                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.982234                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.572088                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.573242                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.982234                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.572088                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.573242                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 98841.627907                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 81671.233830                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 81747.915371                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 98841.627907                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 81671.233830                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 81747.915371                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        77455                       # number of writebacks
system.cpu2.l2cache.writebacks::total           77455                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          387                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        80939                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        81326                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          387                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        80939                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        81326                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     38122839                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   6583435308                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   6621558147                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     38122839                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   6583435308                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   6621558147                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.982234                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.572088                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.573207                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.982234                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.572088                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.573207                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 98508.627907                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 81338.233830                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 81419.941310                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 98508.627907                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 81338.233830                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 81419.941310                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                77455                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks         3552                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total         3552                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks         3552                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total         3552                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       137315                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       137315                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       137315                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       137315                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data            9                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            9                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data           10                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.100000                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.100000                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27306                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27306                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.100000                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27306                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27306                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          730                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          730                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data         2121                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         2122                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data    209297493                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    209297493                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data         2851                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         2852                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.743949                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.744039                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 98678.685997                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 98632.183318                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data         2121                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         2121                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    208591200                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    208591200                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.743949                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.743689                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 98345.685997                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 98345.685997                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            7                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data        59811                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        59818                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          387                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        78818                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        79209                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     38251710                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   6401090502                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   6439342212                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          394                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       138629                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       139027                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.982234                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.568553                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.569738                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 98841.627907                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 81213.561648                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 81295.587774                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          387                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        78818                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        79205                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     38122839                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   6374844108                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   6412966947                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.982234                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.568553                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.569709                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 98508.627907                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 80880.561648                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 80966.693353                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3974.107211                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs            282755                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           81551                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.467217                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     7.468658                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.131895                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.420823                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    19.162752                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3946.923084                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.001823                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000032                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000103                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.004678                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.963604                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.970241                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1515                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2401                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         4605647                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        4605647                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 14022978871113                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  44274840840                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    127621082                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       127621083                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    144198334                       # number of overall hits
system.cpu3.dcache.overall_hits::total      144198335                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data          552                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           555                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data          588                       # number of overall misses
system.cpu3.dcache.overall_misses::total          591                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data     56302308                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     56302308                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data     56302308                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     56302308                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    127621634                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    127621638                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    144198922                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    144198926                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.750000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.750000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 101996.934783                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 101445.600000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 95752.224490                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 95266.172589                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data          278                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          278                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data          278                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          278                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data          274                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          274                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data          307                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          307                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data     30213090                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     30213090                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data     35689941                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     35689941                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 110266.751825                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 110266.751825                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 116253.879479                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 116253.879479                       # average overall mshr miss latency
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     86808514                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       86808514                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data          416                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          418                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     42368922                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     42368922                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     86808930                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     86808932                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 101848.370192                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101361.057416                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data          275                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          275                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data          141                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          141                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     16539111                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     16539111                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 117298.659574                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 117298.659574                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            1                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     40812568                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      40812569                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data          136                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          137                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data     13933386                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     13933386                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     40812704                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     40812706                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.500000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 102451.367647                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 101703.547445                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data          133                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data     13673979                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     13673979                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 102811.872180                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 102811.872180                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data     16577252                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total     16577252                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           36                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           36                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data     16577288                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total     16577288                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.000002                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.000002                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           33                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data      5476851                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      5476851                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 165965.181818                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 165965.181818                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          289.542065                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          144198645                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              310                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         465156.919355                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     3.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   286.542065                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.005859                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.559652                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.565512                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1153591718                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1153591718                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           17                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     48729228                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        48729245                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           17                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     48729228                       # number of overall hits
system.cpu3.icache.overall_hits::total       48729245                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        20805                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         20806                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        20805                       # number of overall misses
system.cpu3.icache.overall_misses::total        20806                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    258644763                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    258644763                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    258644763                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    258644763                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     48750033                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     48750051                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     48750033                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     48750051                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.055556                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000427                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000427                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.055556                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000427                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000427                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 12431.855948                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 12431.258435                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 12431.855948                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 12431.258435                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        18514                       # number of writebacks
system.cpu3.icache.writebacks::total            18514                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         1780                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1780                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         1780                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1780                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        19025                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        19025                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        19025                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        19025                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    204357438                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    204357438                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    204357438                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    204357438                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000390                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000390                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000390                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000390                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 10741.521051                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 10741.521051                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 10741.521051                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 10741.521051                       # average overall mshr miss latency
system.cpu3.icache.replacements                 18514                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           17                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     48729228                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       48729245                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            1                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        20805                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        20806                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    258644763                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    258644763                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     48750033                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     48750051                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.055556                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000427                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000427                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 12431.855948                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 12431.258435                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         1780                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1780                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        19025                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        19025                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    204357438                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    204357438                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 10741.521051                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 10741.521051                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          506.972867                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           48748271                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            19026                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2562.192316                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.149482                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   506.823385                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000292                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.989889                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.990181                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        390019434                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       390019434                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp          19202                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        18514                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq           134                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp          134                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq        19202                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        56566                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port          620                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total              57186                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      2402560                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port        19840                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total             2422400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                            0                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples         19336                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000621                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.024905                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0               19324     99.94%     99.94% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                  12      0.06%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total           19336                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy        24933042                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       19005975                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy         306693                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        17616                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data            2                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          17618                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        17616                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data            2                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         17618                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1409                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          305                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1718                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1409                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          305                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1718                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    125298909                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data     35474823                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    160773732                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    125298909                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data     35474823                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    160773732                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        19025                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data          307                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        19336                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        19025                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data          307                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        19336                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.074060                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.993485                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.088850                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.074060                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.993485                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.088850                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 88927.543648                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 116310.895082                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 93581.916182                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 88927.543648                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 116310.895082                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 93581.916182                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1409                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          305                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1714                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1409                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          305                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1714                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    124829712                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data     35373258                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    160202970                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    124829712                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data     35373258                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    160202970                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.074060                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.993485                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.088643                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.074060                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.993485                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.088643                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 88594.543648                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 115977.895082                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 93467.310385                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 88594.543648                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 115977.895082                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 93467.310385                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    0                       # number of replacements
system.cpu3.l2cache.WritebackClean_hits::.writebacks        18502                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        18502                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        18502                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        18502                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          133                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          134                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     13585401                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     13585401                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data          133                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total          134                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 102145.872180                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 101383.589552                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          133                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          133                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     13541112                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     13541112                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.992537                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 101812.872180                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 101812.872180                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        17616                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data            2                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        17618                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1409                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          172                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1584                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    125298909                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     21889422                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    147188331                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        19025                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data          174                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        19202                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.074060                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.988506                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.082491                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 88927.543648                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 127264.081395                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 92921.926136                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1409                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          172                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         1581                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    124829712                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     21832146                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    146661858                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.074060                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.988506                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.082335                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 88594.543648                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 126931.081395                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 92765.248577                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1503.246764                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             37838                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1718                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           22.024447                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     1.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst  1214.549735                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   284.697029                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000244                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.296521                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.069506                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.367004                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1718                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1672                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.419434                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          607126                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         607126                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 14022978871113                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  44274840840                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1595674                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        445253                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1438646                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            664411                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             258796                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            258796                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1595677                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       896554                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      4409241                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       239449                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         3436                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5548680                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     38163200                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    188036544                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     10119424                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       109952                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                236429120                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            708575                       # Total snoops (count)
system.l3bus.snoopTraffic                     2826496                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            2563100                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000001                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.000883                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  2563098    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        2      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total              2563100                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1842893450                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                4.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           200531550                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           979946276                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.2                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            54358333                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy             1143184                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst          220                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data        89732                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       966673                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        10664                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             1067293                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst          220                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data        89732                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            2                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       966673                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst            2                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        10664                       # number of overall hits
system.l3cache.overall_hits::total            1067293                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          607                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       209684                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           80                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       504408                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          385                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        70275                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1409                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          305                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            787180                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            8                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          607                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       209684                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           80                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       504408                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          385                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        70275                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1409                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          305                       # number of overall misses
system.l3cache.overall_misses::total           787180                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     55838106                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  20507658135                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      6774219                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  42297529118                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     36543753                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   6108647233                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    119180367                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data     34150815                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  69166321746                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     55838106                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  20507658135                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      6774219                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  42297529118                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     36543753                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   6108647233                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    119180367                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data     34150815                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  69166321746                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          827                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       299416                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           82                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1471081                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          387                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        80939                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1409                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          305                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1854473                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          827                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       299416                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           82                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1471081                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          387                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        80939                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1409                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          305                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1854473                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.733978                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.700310                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.342883                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.994832                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.868246                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.424476                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.733978                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.700310                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.342883                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.994832                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.868246                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.424476                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 91990.289951                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 97802.684683                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 84677.737500                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 83855.785630                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 94918.838961                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 86924.898371                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 84585.072392                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 111969.885246                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 87865.954097                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 91990.289951                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 97802.684683                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 84677.737500                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 83855.785630                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 94918.838961                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 86924.898371                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 84585.072392                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 111969.885246                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 87865.954097                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          44164                       # number of writebacks
system.l3cache.writebacks::total                44164                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          607                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       209684                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       504408                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          385                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        70275                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1409                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          305                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       787153                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          607                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       209684                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       504408                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          385                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        70275                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1409                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          305                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       787153                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     51795486                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  19111162695                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      6241419                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  38938178498                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     33979653                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   5640615733                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    109796427                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data     32119515                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  63923889426                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     51795486                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  19111162695                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      6241419                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  38938178498                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     33979653                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   5640615733                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    109796427                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data     32119515                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  63923889426                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.733978                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.700310                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.342883                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.994832                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.868246                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.424462                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.733978                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.700310                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.342883                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.994832                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.868246                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.424462                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 85330.289951                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 91142.684683                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 78017.737500                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 77195.798833                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 88258.838961                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 80264.898371                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 77925.072392                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 105309.885246                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 81208.976433                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 85330.289951                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 91142.684683                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 78017.737500                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 77195.798833                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 88258.838961                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 80264.898371                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 77925.072392                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 105309.885246                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 81208.976433                       # average overall mshr miss latency
system.l3cache.replacements                    708575                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       401089                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       401089                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       401089                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       401089                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1438646                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1438646                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1438646                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1438646                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data        15360                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       193808                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data           31                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           209199                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        45540                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data         1831                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data         2090                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          133                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          49597                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   3752352891                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data    172014147                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    199640159                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     13007646                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   4137014843                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        60900                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       195639                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data         2121                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          133                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       258796                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.747783                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.009359                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.985384                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.191645                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 82396.857510                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 93945.465319                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 95521.607177                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 97801.849624                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 83412.602436                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        45540                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data         1831                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data         2090                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          133                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        49594                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   3449056491                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    159819687                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    185720759                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     12121866                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   3806718803                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.747783                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.009359                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.985384                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.191634                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 75736.857510                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 87285.465319                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 88861.607177                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 91141.849624                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 76757.648163                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst          220                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        74372                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            2                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       772865                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst            2                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        10633                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       858094                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            7                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          607                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       164144                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       502577                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          385                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        68185                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1409                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          172                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       737583                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     55838106                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  16755305244                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      6774219                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  42125514971                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     36543753                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   5909007074                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    119180367                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     21143169                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  65029306903                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          827                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       238516                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           82                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      1275442                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          387                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        78818                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1409                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          172                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1595677                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.733978                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.688189                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.975610                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.394041                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.994832                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.865094                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.462238                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 91990.289951                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 102076.866922                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 84677.737500                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 83819.026678                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 94918.838961                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 86661.392887                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 84585.072392                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 122925.401163                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 88165.409050                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          607                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       164144                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       502577                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          385                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        68185                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1409                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          172                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       737559                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     51795486                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  15662106204                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      6241419                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  38778358811                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     33979653                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   5454894974                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    109796427                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     19997649                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  60117170623                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.733978                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.688189                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.975610                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.394041                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.994832                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.865094                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.462223                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 85330.289951                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 95416.866922                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 78017.737500                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 77159.039930                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 88258.838961                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 80001.392887                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 77925.072392                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 116265.401163                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 81508.286961                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            60519.992573                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2907028                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1839735                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.580134                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         14023026610659                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 60519.992573                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.923462                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.923462                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63867                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          823                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4177                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        19176                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        39691                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.974533                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             60947079                       # Number of tag accesses
system.l3cache.tags.data_accesses            60947079                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     44164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    209684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        80.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    504406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     70274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003020624316                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2665                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2665                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1506868                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              41647                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      787153                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      44164                       # Number of write requests accepted
system.mem_ctrls.readBursts                    787153                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    44164                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      53.34                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                787153                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                44164                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  316636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  192095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  120166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   70838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   32801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   18822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   12948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     295.288180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1332.136222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         2664     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::67584-69631            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2665                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.551595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.527154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.918846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1930     72.42%     72.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               52      1.95%     74.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              636     23.86%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               44      1.65%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2665                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                50377792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2826496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1137.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   44274706974                       # Total gap between requests
system.mem_ctrls.avgGap                      53258.51                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        38848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     13419776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         5120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     32281984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        24640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      4497536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        90176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        19520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2823040                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 877428.126518046251                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 303101547.414843499660                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 115641.268733844656                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 729126872.462045550346                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 556523.605781627353                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 101582181.487527489662                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 2036731.845574838808                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 440882.337047782727                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 63761704.548123590648                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          607                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       209684                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           80                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       504408                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          385                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        70275                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1409                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          305                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        44164                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     29053797                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  11248546768                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      3243843                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  20028620092                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     19553858                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   3005682109                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     56999986                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data     20688384                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2320391855715                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     47864.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     53645.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     40548.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     39707.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     50789.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     42770.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     40454.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     67830.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  52540346.34                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           388600                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               9153                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        2                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   9568                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           20                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            8                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        38848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     13419776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     32282112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        24640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      4497600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        90176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        19520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      50379520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        38848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        24640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        90176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       159296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2826496                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2826496                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          607                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       209684                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       504408                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          385                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        70275                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1409                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          305                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         787180                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        44164                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         44164                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        11564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         7228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       877428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    303101547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       115641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    729129763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       556524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    101583627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      2036732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data       440882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1137881174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       877428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       115641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       556524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      2036732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3597889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63839762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63839762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63839762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        11564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         7228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       877428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    303101547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       115641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    729129763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       556524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    101583627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      2036732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data       440882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1201720936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               787150                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               44110                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        26120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        28467                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        25500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        24214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        22394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        24657                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        25601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        26461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        22652                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        22382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        25161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        27012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        26725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        25575                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        26846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        22369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        20403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        23990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        24001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        23582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        24731                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        24710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        24560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        26027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        24429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        24540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        24748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        25387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1426                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1374                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1521                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1563                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1345                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1377                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         1415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         1438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1293                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         1308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         1332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         1440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         1439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         1387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         1331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         1333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         1354                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             20643561037                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2622783800                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        34412388837                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                26225.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           43717.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              427746                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14900                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            54.34                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           33.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       388590                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   136.900281                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    87.378204                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   218.004636                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       306211     78.80%     78.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        44407     11.43%     90.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         8117      2.09%     92.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4593      1.18%     93.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2375      0.61%     94.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2332      0.60%     94.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1980      0.51%     95.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1529      0.39%     95.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        17046      4.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       388590                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              50377600                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2823040                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1137.837809                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               63.761705                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               53.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1211990689.727998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1611226571.471998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   3311002269.120085                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  165787258.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15783607306.685814                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 31138857668.723534                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 4976669335.679799                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  58199141099.971664                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1314.496585                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   7317349289                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3987550000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  32969941551                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             737582                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44164                       # Transaction distribution
system.membus.trans_dist::CleanEvict           664410                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             49597                       # Transaction distribution
system.membus.trans_dist::ReadExResp            49597                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         737583                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2282934                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2282934                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2282934                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     53205952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     53205952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                53205952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            787181                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  787181    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              787181                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           556903899                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1446871763                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         866418                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       473806                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          237                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       243835                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         243807                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.988517                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         108240                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       108314                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       108170                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          144                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           20                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts        17440                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts          216                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    132549974                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.759204                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.597989                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     94337749     71.17%     71.17% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     15015154     11.33%     82.50% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      8138089      6.14%     88.64% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5856826      4.42%     93.06% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3283123      2.48%     95.53% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1925864      1.45%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1202847      0.91%     97.89% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       530844      0.40%     98.30% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      2259478      1.70%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    132549974                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     80683551                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     100632436                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           44953477                       # Number of memory references committed
system.switch_cpus0.commit.loads             38799662                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            865994                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          81451122                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           54274568                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       108184                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     16975276     16.87%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd       365121      0.36%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       270460      0.27%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       162276      0.16%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     21177425     21.04%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        27046      0.03%     38.73% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt       148926      0.15%     38.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv        40569      0.04%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     16511860     16.41%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      8953653      8.90%     64.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      1068844      1.06%     65.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     29846009     29.66%     94.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      5084971      5.05%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    100632436                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      2259478                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        87590617                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     28601276                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         15949536                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles       410109                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles           973                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       243822                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           21                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     100654472                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           68                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           38806624                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            6154567                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              1997395                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               338075                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles     92951646                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              80711536                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches             866418                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       460217                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             39600057                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles           1988                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          8213415                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          660                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    132552697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.759474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.171231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       115992278     87.51%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          585209      0.44%     87.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          973902      0.73%     88.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1654264      1.25%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1882393      1.42%     91.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1256625      0.95%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6          830879      0.63%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          640675      0.48%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8         8736472      6.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    132552697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.006517                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.607048                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            8213415                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             211071                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads           7222                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          759                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores          1222                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache         22399                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  44274851496                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles           973                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        87905477                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       15281265                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         16028147                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     13336600                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     100650888                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          126                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         62099                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       5009249                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       8112737                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands     96403543                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          286356620                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups        97764613                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        135010491                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps     96386237                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps           17305                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3556262                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               230940372                       # The number of ROB reads
system.switch_cpus0.rob.writes              201302475                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         80683551                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          100632436                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       56204007                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     37331516                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      2225533                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     19612649                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       19584264                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.855272                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        7785099                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      7312885                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      7243089                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        69796                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted        14790                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    139100527                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      2225498                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    113326941                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.491895                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.627385                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     72251986     63.76%     63.76% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     11690205     10.32%     74.07% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5031339      4.44%     78.51% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5342372      4.71%     83.22% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3293669      2.91%     86.13% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1444668      1.27%     87.41% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       850947      0.75%     88.16% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1585884      1.40%     89.56% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     11835871     10.44%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    113326941                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     98132451                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     169071853                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           43005527                       # Number of memory references committed
system.switch_cpus1.commit.loads             33625320                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          25265502                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          168870178                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      3255794                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       103640      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    125058138     73.97%     74.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       218131      0.13%     74.16% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       686417      0.41%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     33625320     19.89%     94.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      9380207      5.55%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    169071853                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     11835871                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         6982672                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     71832864                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         45681340                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      6219744                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       2231228                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     18226108                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     341578989                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          197                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           53117259                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           13992458                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               604164                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               110898                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1843226                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             211999738                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           56204007                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     34612452                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            128873367                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        4462526                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         41976770                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          110                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    132947856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.761914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.223147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        65195799     49.04%     49.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5455741      4.10%     53.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4804601      3.61%     56.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8547660      6.43%     63.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         8320222      6.26%     69.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         4736626      3.56%     73.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         4531602      3.41%     76.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         8515872      6.41%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        22839733     17.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    132947856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.422722                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.594493                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           41976770                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    6                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            8809974                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       27403535                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses       159419                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         6688                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       6412249                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          939                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  44274851496                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       2231228                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         9788666                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       57729940                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         48386440                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     14811574                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     329760616                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1169106                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       6439363                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       9182665                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        162893                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    344200927                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          881576475                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       492457933                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps    178285913                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       165914895                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         17442185                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               409663450                       # The number of ROB reads
system.switch_cpus1.rob.writes              636081822                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         98132451                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          169071853                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        9751852                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      8462652                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        86526                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      6960753                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        6956653                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.941098                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         481851                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       352309                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       335557                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        16752                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted         1133                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      5888884                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts        86447                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    132104861                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.369043                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.402949                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     18024972     13.64%     13.64% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     53846394     40.76%     54.40% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     18489997     14.00%     68.40% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     14687381     11.12%     79.52% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      4164803      3.15%     82.67% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      5770882      4.37%     87.04% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1829806      1.39%     88.43% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       743965      0.56%     88.99% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     14546661     11.01%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    132104861                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    233982015                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     312962032                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           68906412                       # Number of memory references committed
system.switch_cpus2.commit.loads             54868613                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           9178983                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating              2003                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          312234542                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       463619                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       653216      0.21%      0.21% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    241961188     77.31%     77.52% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      1441035      0.46%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           39      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd           25      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu           14      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc           40      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            6      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt           37      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            9      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            9      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            2      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     54868592     17.53%     95.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     14035983      4.48%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead           21      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite         1816      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    312962032                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     14546661                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        10712867                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     81770973                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         14245407                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     26079026                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         91968                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      6884454                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           87                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     320414744                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          425                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           55648703                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           14317323                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                 6591                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                   95                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       102069                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             240486615                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            9751852                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      7774061                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            132705933                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         184110                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles          186                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         13522969                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          196                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    132900252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.428454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.342550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        79392466     59.74%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         3402180      2.56%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4515440      3.40%     65.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         3248238      2.44%     68.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         4474304      3.37%     71.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3107741      2.34%     73.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         4128824      3.11%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         2692956      2.03%     78.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        27938103     21.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    132900252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073346                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.808748                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           13522990                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   50                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            1792288                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        1255050                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          295                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         6509                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        551084                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads        23648                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  44274851496                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         91968                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        18886696                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       21232884                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         32026720                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     60661973                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     319769112                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         9616                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      52519812                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       3218506                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        985093                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    534113175                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          824161337                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       631552053                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups             2264                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    525772953                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8340027                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        120205930                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               436409025                       # The number of ROB reads
system.switch_cpus2.rob.writes              638498471                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        233982015                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          312962032                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       60831346                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     52687850                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      2102656                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     34874624                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       34783862                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.739748                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         159975                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        94524                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        87673                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         6851                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          109                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    128159659                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      2045456                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    115570717                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.197452                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.229669                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     20913783     18.10%     18.10% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     17433449     15.08%     33.18% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      6412762      5.55%     38.73% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     12375575     10.71%     49.44% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3676061      3.18%     52.62% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      6473881      5.60%     58.22% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      5440302      4.71%     62.93% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      4757862      4.12%     67.04% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     38087042     32.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    115570717                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     485102529                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          136645950                       # Number of memory references committed
system.switch_cpus3.commit.loads             95833295                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          43829523                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating             59130                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          482538342                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       101663                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       992353      0.20%      0.20% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    343540480     70.82%     71.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3808988      0.79%     71.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv       114758      0.02%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     95803769     19.75%     91.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     40783051      8.41%     99.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead        29526      0.01%     99.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite        29604      0.01%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    485102529                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     38087042                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         9908003                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     25505631                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         85925314                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      9303940                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       2081109                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     33269882                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        58425                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     648413233                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       241184                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          117195265                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           44123755                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                   52                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2108095                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             349522437                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           60831346                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     35031510                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            128477594                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        4276618                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         48750033                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         7298                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    132723998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.117950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.112424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        19832519     14.94%     14.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         9023233      6.80%     21.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4770983      3.59%     25.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        11529199      8.69%     34.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6487124      4.89%     38.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         8331018      6.28%     45.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         7247973      5.46%     50.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         8984962      6.77%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        56516987     42.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    132723998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.457525                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.628829                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           48750033                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   34                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067253711953                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           13809000                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       30796092                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         2802                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        42872                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       9829421                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  44274851496                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       2081109                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        14283504                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       15087717                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         90619146                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     10652521                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     635535659                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        24287                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1919370                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       6856401                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         64712                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    808051500                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1551759625                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       947337910                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups            30548                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    614672558                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       193378803                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         33452792                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               690745863                       # The number of ROB reads
system.switch_cpus3.rob.writes             1243715699                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          485102529                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
