5 18 1fda1 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude9.2.vcd) 2 -o (exclude9.2.cdd) 2 -v (exclude9.2.v) 1 -ep 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 exclude9.2.v 12 38 1 
2 1 21 21 21 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 15 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 18 1470004 1 0 0 0 1 17 0 1 0 0 1 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 exclude9.2.v 21 27 1 
2 2 22 22 22 50008 1 0 21004 0 0 1 16 0 0
2 3 22 22 22 10001 0 1 1410 0 0 1 1 a
2 4 22 22 22 10008 1 37 16 2 3
2 5 23 23 23 50008 1 0 21008 0 0 1 16 1 0
2 6 23 23 23 10001 0 1 1410 0 0 1 1 b
2 7 23 23 23 10008 1 37 1a 5 6
2 8 24 24 24 20002 1 0 1008 0 0 32 48 5 0
2 9 24 24 24 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 25 25 25 50008 1 0 21008 0 0 1 16 1 0
2 11 25 25 25 10001 0 1 1410 0 0 1 1 a
2 12 25 25 25 10008 1 37 1a 10 11
2 13 26 26 26 50008 1 0 21004 0 0 1 16 0 0
2 14 26 26 26 10001 0 1 1410 0 0 1 1 b
2 15 26 26 26 10008 1 37 16 13 14
4 4 11 7 7 4
4 7 0 9 9 4
4 9 0 12 0 4
4 12 0 15 15 4
4 15 0 0 0 4
3 1 main.u$1 "main.u$1" 0 exclude9.2.v 29 36 1 
