

================================================================
== Vitis HLS Report for 'duplicate_1080_1920_s'
================================================================
* Date:           Tue Jan  9 15:45:24 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        sobel_focus
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.802 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2073602|  2073602|  20.736 ms|  20.736 ms|  2073602|  2073602|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_109_1_VITIS_LOOP_111_2  |  2073600|  2073600|         2|          1|          1|  2073600|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     47|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      25|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      25|    119|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_80_p2                |         +|   0|  0|  21|          21|           1|
    |ap_condition_110                  |       and|   0|  0|   1|           1|           1|
    |icmp_ln109_fu_74_p2               |      icmp|   0|  0|  21|          21|          16|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  47|          46|          22|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   21|         42|
    |indvar_flatten_fu_40                  |   9|          2|   21|         42|
    |real_start                            |   9|          2|    1|          2|
    |split0_data_blk_n                     |   9|          2|    1|          2|
    |split1_data_blk_n                     |   9|          2|    1|          2|
    |srcImg_data_blk_n                     |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   48|         96|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten_fu_40     |  21|   0|   21|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  25|   0|   25|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+----------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  duplicate<1080, 1920>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  duplicate<1080, 1920>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  duplicate<1080, 1920>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  duplicate<1080, 1920>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  duplicate<1080, 1920>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  duplicate<1080, 1920>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  duplicate<1080, 1920>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  duplicate<1080, 1920>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  duplicate<1080, 1920>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  duplicate<1080, 1920>|  return value|
|srcImg_data_dout            |   in|   24|     ap_fifo|            srcImg_data|       pointer|
|srcImg_data_num_data_valid  |   in|    2|     ap_fifo|            srcImg_data|       pointer|
|srcImg_data_fifo_cap        |   in|    2|     ap_fifo|            srcImg_data|       pointer|
|srcImg_data_empty_n         |   in|    1|     ap_fifo|            srcImg_data|       pointer|
|srcImg_data_read            |  out|    1|     ap_fifo|            srcImg_data|       pointer|
|split0_data_din             |  out|   24|     ap_fifo|            split0_data|       pointer|
|split0_data_num_data_valid  |   in|    2|     ap_fifo|            split0_data|       pointer|
|split0_data_fifo_cap        |   in|    2|     ap_fifo|            split0_data|       pointer|
|split0_data_full_n          |   in|    1|     ap_fifo|            split0_data|       pointer|
|split0_data_write           |  out|    1|     ap_fifo|            split0_data|       pointer|
|split1_data_din             |  out|   24|     ap_fifo|            split1_data|       pointer|
|split1_data_num_data_valid  |   in|    2|     ap_fifo|            split1_data|       pointer|
|split1_data_fifo_cap        |   in|    2|     ap_fifo|            split1_data|       pointer|
|split1_data_full_n          |   in|    1|     ap_fifo|            split1_data|       pointer|
|split1_data_write           |  out|    1|     ap_fifo|            split1_data|       pointer|
+----------------------------+-----+-----+------------+-----------------------+--------------+

