INFO: [VRFC 10-163] Analyzing VHDL file "D:/final year/8th sem/vhdl lab/j_k_flip_flop/j_k_flip_flop.srcs/sources_1/new/j_k_flip_flop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'j_k_flip_flop'
