Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  6 22:15:38 2025
| Host         : Praveen-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sorting_visualizer_top_timing_summary_routed.rpt -pb sorting_visualizer_top_timing_summary_routed.pb -rpx sorting_visualizer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sorting_visualizer_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk_div/divided_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk_div/divided_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 282 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -17.521     -190.272                     50                 3745        0.061        0.000                      0                 3745        4.500        0.000                       0                  1953  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -17.521     -190.272                     50                 3745        0.061        0.000                      0                 3745        4.500        0.000                       0                  1953  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           50  Failing Endpoints,  Worst Slack      -17.521ns,  Total Violation     -190.272ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.521ns  (required time - arrival time)
  Source:                 renderer/p0_pixel_x_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/p2_fb_wr_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.505ns  (logic 10.877ns (39.546%)  route 16.628ns (60.454%))
  Logic Levels:           36  (CARRY4=13 LUT2=2 LUT3=1 LUT4=2 LUT5=5 LUT6=10 MUXF7=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.570     5.091    renderer/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  renderer/p0_pixel_x_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  renderer/p0_pixel_x_reg[0]_rep__3/Q
                         net (fo=122, routed)         0.561     6.108    renderer/p0_pixel_x_reg[0]_rep__3_n_0
    SLICE_X48Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.232 r  renderer/g0_b0__0_i_51/O
                         net (fo=92, routed)          0.687     6.920    renderer/g0_b0__0_i_51_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.044 f  renderer/g0_b0__0_i_25/O
                         net (fo=144, routed)         0.681     7.724    renderer/g0_b0__0_i_25_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.848 r  renderer/g0_b0__0_i_158/O
                         net (fo=4, routed)           0.676     8.524    renderer/g0_b0__0_i_158_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.031 r  renderer/g0_b0__0_i_340/CO[3]
                         net (fo=1, routed)           0.000     9.031    renderer/g0_b0__0_i_340_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.259 r  renderer/g0_b0__0_i_258/CO[2]
                         net (fo=29, routed)          0.808    10.067    renderer/p1_is_font_pixel_reg_123[0]
    SLICE_X46Y11         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.864 r  renderer/g0_b0__0_i_484/CO[2]
                         net (fo=4, routed)           0.721    11.585    renderer/g0_b0__0_i_484_n_1
    SLICE_X48Y9          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.363 r  renderer/g0_b0__0_i_435/CO[2]
                         net (fo=4, routed)           0.711    13.074    renderer/g0_b0__0_i_435_n_1
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.861 r  renderer/g0_b0__0_i_367/O[1]
                         net (fo=3, routed)           0.619    14.481    renderer/g0_b0__0_i_367_n_6
    SLICE_X49Y18         LUT4 (Prop_lut4_I2_O)        0.303    14.784 r  renderer/g0_b0__0_i_501/O
                         net (fo=1, routed)           0.000    14.784    renderer/g0_b0__0_i_501_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.334 r  renderer/g0_b0__0_i_446/CO[3]
                         net (fo=1, routed)           0.000    15.334    renderer/g0_b0__0_i_446_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.668 r  renderer/g0_b0__0_i_382/O[1]
                         net (fo=4, routed)           0.740    16.408    renderer/g0_b0__0_i_382_n_6
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.303    16.711 r  renderer/g0_b0__0_i_374/O
                         net (fo=2, routed)           0.794    17.505    renderer/g0_b0__0_i_374_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I0_O)        0.124    17.629 r  renderer/g0_b0__0_i_378/O
                         net (fo=1, routed)           0.000    17.629    renderer/g0_b0__0_i_378_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.030 r  renderer/g0_b0__0_i_293/CO[3]
                         net (fo=1, routed)           0.000    18.030    renderer/g0_b0__0_i_293_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.144 r  renderer/g0_b0__0_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.144    renderer/g0_b0__0_i_190_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.478 r  renderer/g0_b0__0_i_101/O[1]
                         net (fo=3, routed)           0.815    19.292    renderer/g0_b0__0_i_101_n_6
    SLICE_X47Y18         LUT2 (Prop_lut2_I0_O)        0.303    19.595 r  renderer/g0_b0__0_i_182/O
                         net (fo=1, routed)           0.000    19.595    renderer/g0_b0__0_i_182_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.145 r  renderer/g0_b0__0_i_95/CO[3]
                         net (fo=1, routed)           0.000    20.145    renderer/g0_b0__0_i_95_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.458 r  renderer/g0_b0__0_i_52/O[3]
                         net (fo=3, routed)           0.670    21.129    renderer/g0_b0__0_i_52_n_4
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.306    21.435 r  renderer/g0_b0__0_i_49/O
                         net (fo=1, routed)           0.000    21.435    renderer/g0_b0__0_i_49_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.968 r  renderer/g0_b0__0_i_24/CO[3]
                         net (fo=5, routed)           1.024    22.991    renderer/g0_b0__0_i_24_n_0
    SLICE_X47Y25         LUT5 (Prop_lut5_I1_O)        0.124    23.115 f  renderer/g0_b0__0_i_17/O
                         net (fo=1, routed)           0.566    23.681    renderer/g0_b0__0_i_17_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124    23.805 f  renderer/g0_b0__0_i_5/O
                         net (fo=19, routed)          0.894    24.699    renderer/g0_b0__0_i_5_n_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I4_O)        0.124    24.823 r  renderer/g0_b6__0/O
                         net (fo=1, routed)           0.438    25.261    renderer/g0_b6__0_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.385 r  renderer/p2_fb_wr_data[15]_i_223/O
                         net (fo=1, routed)           0.581    25.966    renderer/p2_fb_wr_data[15]_i_223_n_0
    SLICE_X44Y28         LUT5 (Prop_lut5_I4_O)        0.124    26.090 r  renderer/p2_fb_wr_data[15]_i_146/O
                         net (fo=1, routed)           0.440    26.530    renderer/p2_fb_wr_data[15]_i_146_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I0_O)        0.124    26.654 r  renderer/p2_fb_wr_data[15]_i_70/O
                         net (fo=62, routed)          0.777    27.431    renderer/char_code_4x6_reg__0[6]
    SLICE_X43Y32         LUT4 (Prop_lut4_I1_O)        0.124    27.555 r  renderer/p2_fb_wr_data[15]_i_101/O
                         net (fo=2, routed)           1.088    28.643    renderer/p2_fb_wr_data[15]_i_101_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I3_O)        0.124    28.767 r  renderer/p2_fb_wr_data[15]_i_49/O
                         net (fo=2, routed)           0.000    28.767    renderer/p2_fb_wr_data[15]_i_49_n_0
    SLICE_X47Y31         MUXF7 (Prop_muxf7_I1_O)      0.217    28.984 r  renderer/p2_fb_wr_data_reg[15]_i_33/O
                         net (fo=1, routed)           0.575    29.558    renderer/p2_fb_wr_data_reg[15]_i_33_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.299    29.857 r  renderer/p2_fb_wr_data[15]_i_23/O
                         net (fo=2, routed)           0.842    30.699    renderer/p2_fb_wr_data[15]_i_23_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I0_O)        0.124    30.823 r  renderer/p2_fb_wr_data[15]_i_21/O
                         net (fo=6, routed)           0.350    31.174    renderer/p_133_in
    SLICE_X50Y33         LUT5 (Prop_lut5_I3_O)        0.124    31.298 r  renderer/p2_fb_wr_data[15]_i_13/O
                         net (fo=1, routed)           0.000    31.298    renderer/data5[15]
    SLICE_X50Y33         MUXF7 (Prop_muxf7_I1_O)      0.214    31.512 r  renderer/p2_fb_wr_data_reg[15]_i_7/O
                         net (fo=1, routed)           0.571    32.082    renderer/p2_fb_wr_data_reg[15]_i_7_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.297    32.379 r  renderer/p2_fb_wr_data[15]_i_3/O
                         net (fo=1, routed)           0.000    32.379    renderer/p2_fb_wr_data[15]_i_3_n_0
    SLICE_X53Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    32.596 r  renderer/p2_fb_wr_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    32.596    renderer/p2_fb_wr_data[15]
    SLICE_X53Y33         FDRE                                         r  renderer/p2_fb_wr_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.445    14.786    renderer/clk_IBUF_BUFG
    SLICE_X53Y33         FDRE                                         r  renderer/p2_fb_wr_data_reg[15]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X53Y33         FDRE (Setup_fdre_C_D)        0.064    15.075    renderer/p2_fb_wr_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -32.596    
  -------------------------------------------------------------------
                         slack                                -17.521    

Slack (VIOLATED) :        -17.488ns  (required time - arrival time)
  Source:                 renderer/p0_pixel_x_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/p2_fb_wr_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.473ns  (logic 10.222ns (37.208%)  route 17.251ns (62.792%))
  Logic Levels:           35  (CARRY4=13 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.570     5.091    renderer/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  renderer/p0_pixel_x_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  renderer/p0_pixel_x_reg[0]_rep__3/Q
                         net (fo=122, routed)         0.561     6.108    renderer/p0_pixel_x_reg[0]_rep__3_n_0
    SLICE_X48Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.232 r  renderer/g0_b0__0_i_51/O
                         net (fo=92, routed)          0.687     6.920    renderer/g0_b0__0_i_51_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.044 f  renderer/g0_b0__0_i_25/O
                         net (fo=144, routed)         0.681     7.724    renderer/g0_b0__0_i_25_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.848 r  renderer/g0_b0__0_i_158/O
                         net (fo=4, routed)           0.676     8.524    renderer/g0_b0__0_i_158_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.031 r  renderer/g0_b0__0_i_340/CO[3]
                         net (fo=1, routed)           0.000     9.031    renderer/g0_b0__0_i_340_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.259 r  renderer/g0_b0__0_i_258/CO[2]
                         net (fo=29, routed)          0.808    10.067    renderer/p1_is_font_pixel_reg_123[0]
    SLICE_X46Y11         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.864 r  renderer/g0_b0__0_i_484/CO[2]
                         net (fo=4, routed)           0.721    11.585    renderer/g0_b0__0_i_484_n_1
    SLICE_X48Y9          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.363 r  renderer/g0_b0__0_i_435/CO[2]
                         net (fo=4, routed)           0.711    13.074    renderer/g0_b0__0_i_435_n_1
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.861 r  renderer/g0_b0__0_i_367/O[1]
                         net (fo=3, routed)           0.619    14.481    renderer/g0_b0__0_i_367_n_6
    SLICE_X49Y18         LUT4 (Prop_lut4_I2_O)        0.303    14.784 r  renderer/g0_b0__0_i_501/O
                         net (fo=1, routed)           0.000    14.784    renderer/g0_b0__0_i_501_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.334 r  renderer/g0_b0__0_i_446/CO[3]
                         net (fo=1, routed)           0.000    15.334    renderer/g0_b0__0_i_446_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.668 r  renderer/g0_b0__0_i_382/O[1]
                         net (fo=4, routed)           0.740    16.408    renderer/g0_b0__0_i_382_n_6
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.303    16.711 r  renderer/g0_b0__0_i_374/O
                         net (fo=2, routed)           0.794    17.505    renderer/g0_b0__0_i_374_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I0_O)        0.124    17.629 r  renderer/g0_b0__0_i_378/O
                         net (fo=1, routed)           0.000    17.629    renderer/g0_b0__0_i_378_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.030 r  renderer/g0_b0__0_i_293/CO[3]
                         net (fo=1, routed)           0.000    18.030    renderer/g0_b0__0_i_293_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.144 r  renderer/g0_b0__0_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.144    renderer/g0_b0__0_i_190_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.478 r  renderer/g0_b0__0_i_101/O[1]
                         net (fo=3, routed)           0.815    19.292    renderer/g0_b0__0_i_101_n_6
    SLICE_X47Y18         LUT2 (Prop_lut2_I0_O)        0.303    19.595 r  renderer/g0_b0__0_i_182/O
                         net (fo=1, routed)           0.000    19.595    renderer/g0_b0__0_i_182_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.145 r  renderer/g0_b0__0_i_95/CO[3]
                         net (fo=1, routed)           0.000    20.145    renderer/g0_b0__0_i_95_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.458 r  renderer/g0_b0__0_i_52/O[3]
                         net (fo=3, routed)           0.670    21.129    renderer/g0_b0__0_i_52_n_4
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.306    21.435 r  renderer/g0_b0__0_i_49/O
                         net (fo=1, routed)           0.000    21.435    renderer/g0_b0__0_i_49_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.968 r  renderer/g0_b0__0_i_24/CO[3]
                         net (fo=5, routed)           1.024    22.991    renderer/g0_b0__0_i_24_n_0
    SLICE_X47Y25         LUT5 (Prop_lut5_I1_O)        0.124    23.115 f  renderer/g0_b0__0_i_17/O
                         net (fo=1, routed)           0.566    23.681    renderer/g0_b0__0_i_17_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124    23.805 f  renderer/g0_b0__0_i_5/O
                         net (fo=19, routed)          0.894    24.699    renderer/g0_b0__0_i_5_n_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I4_O)        0.124    24.823 r  renderer/g0_b6__0/O
                         net (fo=1, routed)           0.438    25.261    renderer/g0_b6__0_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.385 r  renderer/p2_fb_wr_data[15]_i_223/O
                         net (fo=1, routed)           0.581    25.966    renderer/p2_fb_wr_data[15]_i_223_n_0
    SLICE_X44Y28         LUT5 (Prop_lut5_I4_O)        0.124    26.090 r  renderer/p2_fb_wr_data[15]_i_146/O
                         net (fo=1, routed)           0.440    26.530    renderer/p2_fb_wr_data[15]_i_146_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I0_O)        0.124    26.654 r  renderer/p2_fb_wr_data[15]_i_70/O
                         net (fo=62, routed)          1.036    27.689    renderer/char_code_4x6_reg__0[6]
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.124    27.813 r  renderer/p2_fb_wr_data[15]_i_95/O
                         net (fo=1, routed)           0.687    28.501    renderer/p2_fb_wr_data[15]_i_95_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I3_O)        0.124    28.625 r  renderer/p2_fb_wr_data[15]_i_46/O
                         net (fo=2, routed)           1.027    29.652    renderer/p2_fb_wr_data[15]_i_46_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.124    29.776 r  renderer/p2_fb_wr_data[15]_i_26/O
                         net (fo=1, routed)           0.750    30.526    renderer/font_pixel_row_4x6[2]
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.124    30.650 r  renderer/p2_fb_wr_data[15]_i_17/O
                         net (fo=2, routed)           0.435    31.085    renderer/font_pixel_4x60
    SLICE_X50Y33         LUT6 (Prop_lut6_I4_O)        0.124    31.209 r  renderer/p2_fb_wr_data[15]_i_11/O
                         net (fo=1, routed)           0.295    31.504    renderer/font_pixel_active
    SLICE_X51Y34         LUT4 (Prop_lut4_I3_O)        0.124    31.628 r  renderer/p2_fb_wr_data[15]_i_6/O
                         net (fo=6, routed)           0.595    32.223    renderer/data1[15]
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.124    32.347 r  renderer/p2_fb_wr_data[10]_i_3/O
                         net (fo=1, routed)           0.000    32.347    renderer/p2_fb_wr_data[10]_i_3_n_0
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    32.564 r  renderer/p2_fb_wr_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    32.564    renderer/p2_fb_wr_data[10]
    SLICE_X49Y35         FDRE                                         r  renderer/p2_fb_wr_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.446    14.787    renderer/clk_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  renderer/p2_fb_wr_data_reg[10]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X49Y35         FDRE (Setup_fdre_C_D)        0.064    15.076    renderer/p2_fb_wr_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -32.564    
  -------------------------------------------------------------------
                         slack                                -17.488    

Slack (VIOLATED) :        -17.363ns  (required time - arrival time)
  Source:                 renderer/p0_pixel_x_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/p2_fb_wr_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.347ns  (logic 10.217ns (37.361%)  route 17.130ns (62.639%))
  Logic Levels:           35  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.570     5.091    renderer/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  renderer/p0_pixel_x_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  renderer/p0_pixel_x_reg[0]_rep__3/Q
                         net (fo=122, routed)         0.561     6.108    renderer/p0_pixel_x_reg[0]_rep__3_n_0
    SLICE_X48Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.232 r  renderer/g0_b0__0_i_51/O
                         net (fo=92, routed)          0.687     6.920    renderer/g0_b0__0_i_51_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.044 f  renderer/g0_b0__0_i_25/O
                         net (fo=144, routed)         0.681     7.724    renderer/g0_b0__0_i_25_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.848 r  renderer/g0_b0__0_i_158/O
                         net (fo=4, routed)           0.676     8.524    renderer/g0_b0__0_i_158_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.031 r  renderer/g0_b0__0_i_340/CO[3]
                         net (fo=1, routed)           0.000     9.031    renderer/g0_b0__0_i_340_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.259 r  renderer/g0_b0__0_i_258/CO[2]
                         net (fo=29, routed)          0.808    10.067    renderer/p1_is_font_pixel_reg_123[0]
    SLICE_X46Y11         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.864 r  renderer/g0_b0__0_i_484/CO[2]
                         net (fo=4, routed)           0.721    11.585    renderer/g0_b0__0_i_484_n_1
    SLICE_X48Y9          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.363 r  renderer/g0_b0__0_i_435/CO[2]
                         net (fo=4, routed)           0.711    13.074    renderer/g0_b0__0_i_435_n_1
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.861 r  renderer/g0_b0__0_i_367/O[1]
                         net (fo=3, routed)           0.619    14.481    renderer/g0_b0__0_i_367_n_6
    SLICE_X49Y18         LUT4 (Prop_lut4_I2_O)        0.303    14.784 r  renderer/g0_b0__0_i_501/O
                         net (fo=1, routed)           0.000    14.784    renderer/g0_b0__0_i_501_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.334 r  renderer/g0_b0__0_i_446/CO[3]
                         net (fo=1, routed)           0.000    15.334    renderer/g0_b0__0_i_446_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.668 r  renderer/g0_b0__0_i_382/O[1]
                         net (fo=4, routed)           0.740    16.408    renderer/g0_b0__0_i_382_n_6
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.303    16.711 r  renderer/g0_b0__0_i_374/O
                         net (fo=2, routed)           0.794    17.505    renderer/g0_b0__0_i_374_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I0_O)        0.124    17.629 r  renderer/g0_b0__0_i_378/O
                         net (fo=1, routed)           0.000    17.629    renderer/g0_b0__0_i_378_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.030 r  renderer/g0_b0__0_i_293/CO[3]
                         net (fo=1, routed)           0.000    18.030    renderer/g0_b0__0_i_293_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.144 r  renderer/g0_b0__0_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.144    renderer/g0_b0__0_i_190_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.478 r  renderer/g0_b0__0_i_101/O[1]
                         net (fo=3, routed)           0.815    19.292    renderer/g0_b0__0_i_101_n_6
    SLICE_X47Y18         LUT2 (Prop_lut2_I0_O)        0.303    19.595 r  renderer/g0_b0__0_i_182/O
                         net (fo=1, routed)           0.000    19.595    renderer/g0_b0__0_i_182_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.145 r  renderer/g0_b0__0_i_95/CO[3]
                         net (fo=1, routed)           0.000    20.145    renderer/g0_b0__0_i_95_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.458 r  renderer/g0_b0__0_i_52/O[3]
                         net (fo=3, routed)           0.670    21.129    renderer/g0_b0__0_i_52_n_4
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.306    21.435 r  renderer/g0_b0__0_i_49/O
                         net (fo=1, routed)           0.000    21.435    renderer/g0_b0__0_i_49_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.968 r  renderer/g0_b0__0_i_24/CO[3]
                         net (fo=5, routed)           1.024    22.991    renderer/g0_b0__0_i_24_n_0
    SLICE_X47Y25         LUT5 (Prop_lut5_I1_O)        0.124    23.115 f  renderer/g0_b0__0_i_17/O
                         net (fo=1, routed)           0.566    23.681    renderer/g0_b0__0_i_17_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124    23.805 f  renderer/g0_b0__0_i_5/O
                         net (fo=19, routed)          0.894    24.699    renderer/g0_b0__0_i_5_n_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I4_O)        0.124    24.823 r  renderer/g0_b6__0/O
                         net (fo=1, routed)           0.438    25.261    renderer/g0_b6__0_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.385 r  renderer/p2_fb_wr_data[15]_i_223/O
                         net (fo=1, routed)           0.581    25.966    renderer/p2_fb_wr_data[15]_i_223_n_0
    SLICE_X44Y28         LUT5 (Prop_lut5_I4_O)        0.124    26.090 r  renderer/p2_fb_wr_data[15]_i_146/O
                         net (fo=1, routed)           0.440    26.530    renderer/p2_fb_wr_data[15]_i_146_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I0_O)        0.124    26.654 r  renderer/p2_fb_wr_data[15]_i_70/O
                         net (fo=62, routed)          1.036    27.689    renderer/char_code_4x6_reg__0[6]
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.124    27.813 r  renderer/p2_fb_wr_data[15]_i_95/O
                         net (fo=1, routed)           0.687    28.501    renderer/p2_fb_wr_data[15]_i_95_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I3_O)        0.124    28.625 r  renderer/p2_fb_wr_data[15]_i_46/O
                         net (fo=2, routed)           1.027    29.652    renderer/p2_fb_wr_data[15]_i_46_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.124    29.776 r  renderer/p2_fb_wr_data[15]_i_26/O
                         net (fo=1, routed)           0.750    30.526    renderer/font_pixel_row_4x6[2]
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.124    30.650 r  renderer/p2_fb_wr_data[15]_i_17/O
                         net (fo=2, routed)           0.462    31.112    renderer/font_pixel_4x60
    SLICE_X51Y34         LUT3 (Prop_lut3_I1_O)        0.124    31.236 r  renderer/p2_fb_wr_data[15]_i_10/O
                         net (fo=3, routed)           0.458    31.694    renderer/p2_fb_wr_data0
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.124    31.818 r  renderer/p2_fb_wr_data[4]_i_5/O
                         net (fo=1, routed)           0.284    32.102    renderer/p2_fb_wr_data[4]_i_5_n_0
    SLICE_X51Y33         LUT5 (Prop_lut5_I2_O)        0.124    32.226 r  renderer/p2_fb_wr_data[4]_i_2/O
                         net (fo=1, routed)           0.000    32.226    renderer/p2_fb_wr_data[4]_i_2_n_0
    SLICE_X51Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    32.438 r  renderer/p2_fb_wr_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    32.438    renderer/p2_fb_wr_data[4]
    SLICE_X51Y33         FDRE                                         r  renderer/p2_fb_wr_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.445    14.786    renderer/clk_IBUF_BUFG
    SLICE_X51Y33         FDRE                                         r  renderer/p2_fb_wr_data_reg[4]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X51Y33         FDRE (Setup_fdre_C_D)        0.064    15.075    renderer/p2_fb_wr_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -32.438    
  -------------------------------------------------------------------
                         slack                                -17.363    

Slack (VIOLATED) :        -11.781ns  (required time - arrival time)
  Source:                 renderer/p0_pixel_x_reg[6]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/p1_is_font_pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.663ns  (logic 9.676ns (44.667%)  route 11.987ns (55.333%))
  Logic Levels:           28  (CARRY4=14 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.561     5.082    renderer/clk_IBUF_BUFG
    SLICE_X14Y16         FDRE                                         r  renderer/p0_pixel_x_reg[6]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.478     5.560 r  renderer/p0_pixel_x_reg[6]_rep__2/Q
                         net (fo=83, routed)          0.788     6.349    renderer/p0_pixel_x_reg[6]_rep__2_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I5_O)        0.298     6.647 r  renderer/p1_is_font_pixel_i_1415/O
                         net (fo=10, routed)          0.632     7.279    renderer/p1_is_font_pixel_i_1415_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.403 r  renderer/p1_is_font_pixel_i_2699/O
                         net (fo=1, routed)           0.000     7.403    renderer/p1_is_font_pixel_i_2699_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.779 r  renderer/p1_is_font_pixel_reg_i_2365/CO[3]
                         net (fo=1, routed)           0.000     7.779    renderer/p1_is_font_pixel_reg_i_2365_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.896 r  renderer/p1_is_font_pixel_reg_i_1939/CO[3]
                         net (fo=1, routed)           0.000     7.896    renderer/p1_is_font_pixel_reg_i_1939_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.125 r  renderer/p1_is_font_pixel_reg_i_1414/CO[2]
                         net (fo=28, routed)          0.882     9.008    renderer/p1_is_font_pixel_reg_64[0]
    SLICE_X12Y20         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.802 r  renderer/p1_is_font_pixel_reg_i_2933/CO[2]
                         net (fo=4, routed)           0.568    10.370    renderer/p1_is_font_pixel_reg_i_2933_n_1
    SLICE_X14Y21         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    11.164 r  renderer/p1_is_font_pixel_reg_i_2667/CO[2]
                         net (fo=3, routed)           0.956    12.120    renderer/p1_is_font_pixel_reg_i_2667_n_1
    SLICE_X2Y22          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.816    12.936 r  renderer/p1_is_font_pixel_reg_i_2314/O[1]
                         net (fo=3, routed)           1.002    13.938    renderer/p1_is_font_pixel_reg_i_2314_n_6
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.306    14.244 r  renderer/p1_is_font_pixel_i_2949/O
                         net (fo=1, routed)           0.000    14.244    renderer/p1_is_font_pixel_i_2949_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.642 r  renderer/p1_is_font_pixel_reg_i_2678/CO[3]
                         net (fo=1, routed)           0.000    14.642    renderer/p1_is_font_pixel_reg_i_2678_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.955 r  renderer/p1_is_font_pixel_reg_i_2329/O[3]
                         net (fo=5, routed)           1.093    16.048    renderer/p1_is_font_pixel_reg_75[0]
    SLICE_X30Y26         LUT5 (Prop_lut5_I2_O)        0.306    16.354 r  renderer/p1_is_font_pixel_i_1887/O
                         net (fo=2, routed)           0.449    16.803    renderer/p1_is_font_pixel_i_1887_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I0_O)        0.124    16.927 r  renderer/p1_is_font_pixel_i_1891/O
                         net (fo=1, routed)           0.000    16.927    renderer/p1_is_font_pixel_i_1891_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.459 r  renderer/p1_is_font_pixel_reg_i_1368/CO[3]
                         net (fo=1, routed)           0.000    17.459    renderer/p1_is_font_pixel_reg_i_1368_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.573 r  renderer/p1_is_font_pixel_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    17.573    renderer/p1_is_font_pixel_reg_i_847_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.907 r  renderer/p1_is_font_pixel_reg_i_434/O[1]
                         net (fo=3, routed)           0.699    18.607    renderer/p1_is_font_pixel_reg_i_434_n_6
    SLICE_X15Y30         LUT2 (Prop_lut2_I0_O)        0.303    18.910 r  renderer/p1_is_font_pixel_i_844/O
                         net (fo=1, routed)           0.000    18.910    renderer/p1_is_font_pixel_i_844_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.460 r  renderer/p1_is_font_pixel_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    19.460    renderer/p1_is_font_pixel_reg_i_432_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.794 r  renderer/p1_is_font_pixel_reg_i_194/O[1]
                         net (fo=3, routed)           0.885    20.679    renderer/p1_is_font_pixel_reg_i_194_n_6
    SLICE_X15Y23         LUT3 (Prop_lut3_I0_O)        0.303    20.982 r  renderer/p1_is_font_pixel_i_428/O
                         net (fo=1, routed)           0.000    20.982    renderer/p1_is_font_pixel_i_428_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.383 r  renderer/p1_is_font_pixel_reg_i_192/CO[3]
                         net (fo=5, routed)           1.367    22.750    renderer/p1_is_font_pixel_reg_i_192_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.118    22.868 r  renderer/p1_is_font_pixel_i_61/O
                         net (fo=5, routed)           0.387    23.255    renderer/p1_is_font_pixel_i_61_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.326    23.581 f  renderer/p1_is_font_pixel_i_31/O
                         net (fo=6, routed)           0.551    24.132    renderer/p1_is_font_pixel_i_31_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.124    24.256 f  renderer/p1_is_font_pixel_i_17/O
                         net (fo=1, routed)           0.652    24.908    renderer/p1_is_font_pixel_i_17_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.032 f  renderer/p1_is_font_pixel_i_9/O
                         net (fo=1, routed)           0.000    25.032    renderer/p1_is_font_pixel_i_9_n_0
    SLICE_X40Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    25.249 f  renderer/p1_is_font_pixel_reg_i_5/O
                         net (fo=1, routed)           0.580    25.829    renderer/char_idx_val[3]
    SLICE_X40Y34         LUT6 (Prop_lut6_I1_O)        0.299    26.128 f  renderer/p1_is_font_pixel_i_3/O
                         net (fo=1, routed)           0.493    26.621    renderer/p1_is_font_pixel_i_3_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124    26.745 r  renderer/p1_is_font_pixel_i_1/O
                         net (fo=1, routed)           0.000    26.745    renderer/is_font_pixel_comb
    SLICE_X40Y34         FDRE                                         r  renderer/p1_is_font_pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.441    14.782    renderer/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  renderer/p1_is_font_pixel_reg/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X40Y34         FDRE (Setup_fdre_C_D)        0.029    14.964    renderer/p1_is_font_pixel_reg
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -26.745    
  -------------------------------------------------------------------
                         slack                                -11.781    

Slack (VIOLATED) :        -10.131ns  (required time - arrival time)
  Source:                 renderer/p0_pixel_x_reg[5]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/p1_char_col_4x6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.919ns  (logic 6.717ns (33.721%)  route 13.202ns (66.279%))
  Logic Levels:           22  (CARRY4=10 LUT3=4 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.558     5.079    renderer/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  renderer/p0_pixel_x_reg[5]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  renderer/p0_pixel_x_reg[5]_rep__9/Q
                         net (fo=124, routed)         1.384     6.981    renderer/p0_pixel_x_reg[5]_rep__9_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.105 f  renderer/p1_is_font_pixel_i_957/O
                         net (fo=33, routed)          0.763     7.868    renderer/p1_is_font_pixel_i_957_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I4_O)        0.124     7.992 r  renderer/p1_is_font_pixel_i_495/O
                         net (fo=19, routed)          2.542    10.534    renderer/p1_is_font_pixel_i_495_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.060 r  renderer/p1_char_col_4x6_reg[2]_i_1557/CO[3]
                         net (fo=2, routed)           0.871    11.931    renderer/p1_char_col_4x6_reg[2]_i_1557_n_0
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.153    12.084 r  renderer/p1_char_col_4x6[2]_i_1502/O
                         net (fo=2, routed)           0.561    12.645    renderer/p1_char_col_4x6[2]_i_1502_n_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I3_O)        0.327    12.972 r  renderer/p1_char_col_4x6[2]_i_1506/O
                         net (fo=1, routed)           0.000    12.972    renderer/p1_char_col_4x6[2]_i_1506_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.373 r  renderer/p1_char_col_4x6_reg[2]_i_1418/CO[3]
                         net (fo=1, routed)           0.000    13.373    renderer/p1_char_col_4x6_reg[2]_i_1418_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.487 r  renderer/p1_char_col_4x6_reg[2]_i_1289/CO[3]
                         net (fo=1, routed)           0.000    13.487    renderer/p1_char_col_4x6_reg[2]_i_1289_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.601 r  renderer/p1_char_col_4x6_reg[2]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    13.601    renderer/p1_char_col_4x6_reg[2]_i_1089_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.840 r  renderer/p1_char_col_4x6_reg[2]_i_818/O[2]
                         net (fo=2, routed)           0.986    14.826    renderer/p1_char_col_4x6_reg[2]_i_818_n_5
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.332    15.158 r  renderer/p1_char_col_4x6[2]_i_807/O
                         net (fo=2, routed)           0.593    15.751    renderer/p1_char_col_4x6[2]_i_807_n_0
    SLICE_X31Y36         LUT4 (Prop_lut4_I3_O)        0.327    16.078 r  renderer/p1_char_col_4x6[2]_i_811/O
                         net (fo=1, routed)           0.000    16.078    renderer/p1_char_col_4x6[2]_i_811_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.479 r  renderer/p1_char_col_4x6_reg[2]_i_496/CO[3]
                         net (fo=1, routed)           0.000    16.479    renderer/p1_char_col_4x6_reg[2]_i_496_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.593 r  renderer/p1_char_col_4x6_reg[2]_i_251/CO[3]
                         net (fo=1, routed)           0.000    16.593    renderer/p1_char_col_4x6_reg[2]_i_251_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.927 r  renderer/p1_char_col_4x6_reg[2]_i_133/O[1]
                         net (fo=2, routed)           0.654    17.581    renderer_n_929
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    18.308 r  p1_char_col_4x6_reg[2]_i_87/O[1]
                         net (fo=1, routed)           0.561    18.869    renderer/p0_pixel_x_reg[5]_rep_0[1]
    SLICE_X39Y38         LUT3 (Prop_lut3_I2_O)        0.303    19.172 r  renderer/p1_char_col_4x6[2]_i_50/O
                         net (fo=1, routed)           0.000    19.172    renderer/p1_char_col_4x6[2]_i_50_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    19.420 f  renderer/p1_char_col_4x6_reg[2]_i_23/O[2]
                         net (fo=2, routed)           0.644    20.064    renderer/p1_char_col_4x6_reg[2]_i_23_n_5
    SLICE_X38Y38         LUT3 (Prop_lut3_I1_O)        0.328    20.392 r  renderer/p1_char_col_4x6[1]_i_10/O
                         net (fo=2, routed)           0.472    20.865    renderer/p1_char_col_4x6[1]_i_10_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I0_O)        0.328    21.193 r  renderer/p1_char_col_4x6[1]_i_21/O
                         net (fo=1, routed)           1.182    22.375    renderer/p1_char_col_4x6[1]_i_21_n_0
    SLICE_X7Y35          LUT5 (Prop_lut5_I4_O)        0.124    22.499 r  renderer/p1_char_col_4x6[1]_i_12/O
                         net (fo=1, routed)           0.000    22.499    renderer/p1_char_col_4x6[1]_i_12_n_0
    SLICE_X7Y35          MUXF7 (Prop_muxf7_I0_O)      0.212    22.711 r  renderer/p1_char_col_4x6_reg[1]_i_5/O
                         net (fo=1, routed)           0.989    23.700    renderer/p1_char_col_4x6_reg[1]_i_5_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I5_O)        0.299    23.999 r  renderer/p1_char_col_4x6[1]_i_1/O
                         net (fo=2, routed)           1.000    24.999    renderer/D[0]
    SLICE_X41Y34         FDRE                                         r  renderer/p1_char_col_4x6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.441    14.782    renderer/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  renderer/p1_char_col_4x6_reg[1]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)       -0.067    14.868    renderer/p1_char_col_4x6_reg[1]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -24.999    
  -------------------------------------------------------------------
                         slack                                -10.131    

Slack (VIOLATED) :        -9.756ns  (required time - arrival time)
  Source:                 renderer/p0_pixel_x_reg[4]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/p1_title_color_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.685ns  (logic 8.728ns (44.339%)  route 10.957ns (55.661%))
  Logic Levels:           25  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.561     5.082    renderer/clk_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  renderer/p0_pixel_x_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  renderer/p0_pixel_x_reg[4]_rep__4/Q
                         net (fo=127, routed)         1.379     6.918    renderer/p0_pixel_x_reg[4]_rep__4_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.042 r  renderer/g0_b0_i_543/O
                         net (fo=4, routed)           0.728     7.769    renderer/g0_b0_i_543_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.154 r  renderer/g0_b0_i_814/CO[3]
                         net (fo=1, routed)           0.000     8.154    renderer/g0_b0_i_814_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.268 r  renderer/g0_b0_i_709/CO[3]
                         net (fo=1, routed)           0.000     8.268    renderer/g0_b0_i_709_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.496 r  renderer/g0_b0_i_555/CO[2]
                         net (fo=28, routed)          0.805     9.301    renderer/p1_title_color_reg[10]_0[0]
    SLICE_X12Y25         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.098 r  renderer/g0_b0_i_922/CO[2]
                         net (fo=4, routed)           0.813    10.911    renderer/g0_b0_i_922_n_1
    SLICE_X4Y26          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    11.689 r  renderer/g0_b0_i_839/CO[2]
                         net (fo=4, routed)           0.602    12.292    renderer/g0_b0_i_839_n_1
    SLICE_X10Y26         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    13.111 r  renderer/g0_b0_i_731/O[1]
                         net (fo=3, routed)           0.599    13.710    renderer/g0_b0_i_731_n_6
    SLICE_X8Y26          LUT4 (Prop_lut4_I2_O)        0.306    14.016 r  renderer/g0_b0_i_939/O
                         net (fo=1, routed)           0.000    14.016    renderer/g0_b0_i_939_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.549 r  renderer/g0_b0_i_850/CO[3]
                         net (fo=1, routed)           0.000    14.549    renderer/g0_b0_i_850_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.666 r  renderer/g0_b0_i_746/CO[3]
                         net (fo=1, routed)           0.000    14.666    renderer/g0_b0_i_746_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.783 r  renderer/g0_b0_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.783    renderer/g0_b0_i_599_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.106 r  renderer/g0_b0_i_413/O[1]
                         net (fo=5, routed)           0.721    15.826    renderer/g0_b0_i_413_n_6
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.306    16.132 r  renderer/g0_b0_i_601/O
                         net (fo=1, routed)           0.762    16.894    renderer/g0_b0_i_601_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.124    17.018 r  renderer/g0_b0_i_409/O
                         net (fo=1, routed)           0.000    17.018    renderer/g0_b0_i_409_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.419 r  renderer/g0_b0_i_231/CO[3]
                         net (fo=1, routed)           0.000    17.419    renderer/g0_b0_i_231_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.732 r  renderer/g0_b0_i_105/O[3]
                         net (fo=3, routed)           0.610    18.342    renderer/g0_b0_i_105_n_4
    SLICE_X11Y30         LUT2 (Prop_lut2_I0_O)        0.306    18.648 r  renderer/g0_b0_i_226/O
                         net (fo=1, routed)           0.000    18.648    renderer/g0_b0_i_226_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.049 r  renderer/g0_b0_i_103/CO[3]
                         net (fo=1, routed)           0.000    19.049    renderer/g0_b0_i_103_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.271 r  renderer/g0_b0_i_37/O[0]
                         net (fo=3, routed)           0.767    20.039    renderer/g0_b0_i_37_n_7
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.299    20.338 r  renderer/g0_b0_i_101/O
                         net (fo=1, routed)           0.000    20.338    renderer/g0_b0_i_101_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.871 r  renderer/g0_b0_i_35/CO[3]
                         net (fo=5, routed)           1.296    22.167    renderer/g0_b0_i_35_n_0
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.124    22.291 r  renderer/g0_b0_i_15/O
                         net (fo=3, routed)           0.364    22.655    renderer/g0_b0_i_15_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.124    22.779 r  renderer/g0_b0_i_4/O
                         net (fo=18, routed)          1.039    23.818    renderer/g0_b0_i_4_n_0
    SLICE_X42Y30         LUT4 (Prop_lut4_I1_O)        0.150    23.968 r  renderer/p1_title_color[15]_i_3/O
                         net (fo=3, routed)           0.471    24.439    renderer/p1_title_color[15]_i_3_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I3_O)        0.328    24.767 r  renderer/p1_title_color[10]_i_1/O
                         net (fo=1, routed)           0.000    24.767    renderer/title_color_val[10]
    SLICE_X42Y33         FDRE                                         r  renderer/p1_title_color_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.440    14.781    renderer/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  renderer/p1_title_color_reg[10]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.077    15.011    renderer/p1_title_color_reg[10]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -24.767    
  -------------------------------------------------------------------
                         slack                                 -9.756    

Slack (VIOLATED) :        -9.750ns  (required time - arrival time)
  Source:                 renderer/p0_pixel_x_reg[4]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/p1_title_color_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.681ns  (logic 8.728ns (44.348%)  route 10.953ns (55.652%))
  Logic Levels:           25  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.561     5.082    renderer/clk_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  renderer/p0_pixel_x_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  renderer/p0_pixel_x_reg[4]_rep__4/Q
                         net (fo=127, routed)         1.379     6.918    renderer/p0_pixel_x_reg[4]_rep__4_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.042 r  renderer/g0_b0_i_543/O
                         net (fo=4, routed)           0.728     7.769    renderer/g0_b0_i_543_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.154 r  renderer/g0_b0_i_814/CO[3]
                         net (fo=1, routed)           0.000     8.154    renderer/g0_b0_i_814_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.268 r  renderer/g0_b0_i_709/CO[3]
                         net (fo=1, routed)           0.000     8.268    renderer/g0_b0_i_709_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.496 r  renderer/g0_b0_i_555/CO[2]
                         net (fo=28, routed)          0.805     9.301    renderer/p1_title_color_reg[10]_0[0]
    SLICE_X12Y25         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.098 r  renderer/g0_b0_i_922/CO[2]
                         net (fo=4, routed)           0.813    10.911    renderer/g0_b0_i_922_n_1
    SLICE_X4Y26          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    11.689 r  renderer/g0_b0_i_839/CO[2]
                         net (fo=4, routed)           0.602    12.292    renderer/g0_b0_i_839_n_1
    SLICE_X10Y26         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    13.111 r  renderer/g0_b0_i_731/O[1]
                         net (fo=3, routed)           0.599    13.710    renderer/g0_b0_i_731_n_6
    SLICE_X8Y26          LUT4 (Prop_lut4_I2_O)        0.306    14.016 r  renderer/g0_b0_i_939/O
                         net (fo=1, routed)           0.000    14.016    renderer/g0_b0_i_939_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.549 r  renderer/g0_b0_i_850/CO[3]
                         net (fo=1, routed)           0.000    14.549    renderer/g0_b0_i_850_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.666 r  renderer/g0_b0_i_746/CO[3]
                         net (fo=1, routed)           0.000    14.666    renderer/g0_b0_i_746_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.783 r  renderer/g0_b0_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.783    renderer/g0_b0_i_599_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.106 r  renderer/g0_b0_i_413/O[1]
                         net (fo=5, routed)           0.721    15.826    renderer/g0_b0_i_413_n_6
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.306    16.132 r  renderer/g0_b0_i_601/O
                         net (fo=1, routed)           0.762    16.894    renderer/g0_b0_i_601_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.124    17.018 r  renderer/g0_b0_i_409/O
                         net (fo=1, routed)           0.000    17.018    renderer/g0_b0_i_409_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.419 r  renderer/g0_b0_i_231/CO[3]
                         net (fo=1, routed)           0.000    17.419    renderer/g0_b0_i_231_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.732 r  renderer/g0_b0_i_105/O[3]
                         net (fo=3, routed)           0.610    18.342    renderer/g0_b0_i_105_n_4
    SLICE_X11Y30         LUT2 (Prop_lut2_I0_O)        0.306    18.648 r  renderer/g0_b0_i_226/O
                         net (fo=1, routed)           0.000    18.648    renderer/g0_b0_i_226_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.049 r  renderer/g0_b0_i_103/CO[3]
                         net (fo=1, routed)           0.000    19.049    renderer/g0_b0_i_103_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.271 r  renderer/g0_b0_i_37/O[0]
                         net (fo=3, routed)           0.767    20.039    renderer/g0_b0_i_37_n_7
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.299    20.338 r  renderer/g0_b0_i_101/O
                         net (fo=1, routed)           0.000    20.338    renderer/g0_b0_i_101_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.871 r  renderer/g0_b0_i_35/CO[3]
                         net (fo=5, routed)           1.296    22.167    renderer/g0_b0_i_35_n_0
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.124    22.291 r  renderer/g0_b0_i_15/O
                         net (fo=3, routed)           0.364    22.655    renderer/g0_b0_i_15_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.124    22.779 r  renderer/g0_b0_i_4/O
                         net (fo=18, routed)          1.039    23.818    renderer/g0_b0_i_4_n_0
    SLICE_X42Y30         LUT4 (Prop_lut4_I1_O)        0.150    23.968 r  renderer/p1_title_color[15]_i_3/O
                         net (fo=3, routed)           0.467    24.435    renderer/p1_title_color[15]_i_3_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.328    24.763 r  renderer/p1_title_color[4]_i_1/O
                         net (fo=1, routed)           0.000    24.763    renderer/title_color_val[4]
    SLICE_X42Y33         FDRE                                         r  renderer/p1_title_color_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.440    14.781    renderer/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  renderer/p1_title_color_reg[4]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.079    15.013    renderer/p1_title_color_reg[4]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -24.763    
  -------------------------------------------------------------------
                         slack                                 -9.750    

Slack (VIOLATED) :        -9.749ns  (required time - arrival time)
  Source:                 renderer/p0_pixel_x_reg[4]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/p1_title_color_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.682ns  (logic 8.728ns (44.345%)  route 10.954ns (55.655%))
  Logic Levels:           25  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.561     5.082    renderer/clk_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  renderer/p0_pixel_x_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  renderer/p0_pixel_x_reg[4]_rep__4/Q
                         net (fo=127, routed)         1.379     6.918    renderer/p0_pixel_x_reg[4]_rep__4_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.042 r  renderer/g0_b0_i_543/O
                         net (fo=4, routed)           0.728     7.769    renderer/g0_b0_i_543_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.154 r  renderer/g0_b0_i_814/CO[3]
                         net (fo=1, routed)           0.000     8.154    renderer/g0_b0_i_814_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.268 r  renderer/g0_b0_i_709/CO[3]
                         net (fo=1, routed)           0.000     8.268    renderer/g0_b0_i_709_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.496 r  renderer/g0_b0_i_555/CO[2]
                         net (fo=28, routed)          0.805     9.301    renderer/p1_title_color_reg[10]_0[0]
    SLICE_X12Y25         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.098 r  renderer/g0_b0_i_922/CO[2]
                         net (fo=4, routed)           0.813    10.911    renderer/g0_b0_i_922_n_1
    SLICE_X4Y26          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    11.689 r  renderer/g0_b0_i_839/CO[2]
                         net (fo=4, routed)           0.602    12.292    renderer/g0_b0_i_839_n_1
    SLICE_X10Y26         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    13.111 r  renderer/g0_b0_i_731/O[1]
                         net (fo=3, routed)           0.599    13.710    renderer/g0_b0_i_731_n_6
    SLICE_X8Y26          LUT4 (Prop_lut4_I2_O)        0.306    14.016 r  renderer/g0_b0_i_939/O
                         net (fo=1, routed)           0.000    14.016    renderer/g0_b0_i_939_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.549 r  renderer/g0_b0_i_850/CO[3]
                         net (fo=1, routed)           0.000    14.549    renderer/g0_b0_i_850_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.666 r  renderer/g0_b0_i_746/CO[3]
                         net (fo=1, routed)           0.000    14.666    renderer/g0_b0_i_746_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.783 r  renderer/g0_b0_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.783    renderer/g0_b0_i_599_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.106 r  renderer/g0_b0_i_413/O[1]
                         net (fo=5, routed)           0.721    15.826    renderer/g0_b0_i_413_n_6
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.306    16.132 r  renderer/g0_b0_i_601/O
                         net (fo=1, routed)           0.762    16.894    renderer/g0_b0_i_601_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.124    17.018 r  renderer/g0_b0_i_409/O
                         net (fo=1, routed)           0.000    17.018    renderer/g0_b0_i_409_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.419 r  renderer/g0_b0_i_231/CO[3]
                         net (fo=1, routed)           0.000    17.419    renderer/g0_b0_i_231_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.732 r  renderer/g0_b0_i_105/O[3]
                         net (fo=3, routed)           0.610    18.342    renderer/g0_b0_i_105_n_4
    SLICE_X11Y30         LUT2 (Prop_lut2_I0_O)        0.306    18.648 r  renderer/g0_b0_i_226/O
                         net (fo=1, routed)           0.000    18.648    renderer/g0_b0_i_226_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.049 r  renderer/g0_b0_i_103/CO[3]
                         net (fo=1, routed)           0.000    19.049    renderer/g0_b0_i_103_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.271 r  renderer/g0_b0_i_37/O[0]
                         net (fo=3, routed)           0.767    20.039    renderer/g0_b0_i_37_n_7
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.299    20.338 r  renderer/g0_b0_i_101/O
                         net (fo=1, routed)           0.000    20.338    renderer/g0_b0_i_101_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.871 r  renderer/g0_b0_i_35/CO[3]
                         net (fo=5, routed)           1.296    22.167    renderer/g0_b0_i_35_n_0
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.124    22.291 r  renderer/g0_b0_i_15/O
                         net (fo=3, routed)           0.364    22.655    renderer/g0_b0_i_15_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.124    22.779 r  renderer/g0_b0_i_4/O
                         net (fo=18, routed)          1.039    23.818    renderer/g0_b0_i_4_n_0
    SLICE_X42Y30         LUT4 (Prop_lut4_I1_O)        0.150    23.968 r  renderer/p1_title_color[15]_i_3/O
                         net (fo=3, routed)           0.468    24.436    renderer/p1_title_color[15]_i_3_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.328    24.764 r  renderer/p1_title_color[15]_i_1/O
                         net (fo=1, routed)           0.000    24.764    renderer/title_color_val[15]
    SLICE_X42Y33         FDRE                                         r  renderer/p1_title_color_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.440    14.781    renderer/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  renderer/p1_title_color_reg[15]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.081    15.015    renderer/p1_title_color_reg[15]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -24.764    
  -------------------------------------------------------------------
                         slack                                 -9.749    

Slack (VIOLATED) :        -9.534ns  (required time - arrival time)
  Source:                 renderer/p0_pixel_x_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/p1_char_col_4x6_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.317ns  (logic 7.005ns (36.264%)  route 12.312ns (63.736%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.567     5.088    renderer/clk_IBUF_BUFG
    SLICE_X47Y5          FDRE                                         r  renderer/p0_pixel_x_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  renderer/p0_pixel_x_reg[1]_rep__4/Q
                         net (fo=117, routed)         0.925     6.469    renderer/p0_pixel_x_reg[1]_rep__4_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I0_O)        0.124     6.593 f  renderer/p1_in_prompt_sort_i_14/O
                         net (fo=138, routed)         0.675     7.268    renderer/p1_in_prompt_sort_i_14_n_0
    SLICE_X45Y9          LUT5 (Prop_lut5_I2_O)        0.124     7.392 r  renderer/p1_is_font_pixel_i_48/O
                         net (fo=148, routed)         2.003     9.396    renderer/p1_is_font_pixel_i_1059_n_0
    SLICE_X31Y2          LUT4 (Prop_lut4_I2_O)        0.124     9.520 r  renderer/p1_char_col_4x6[0]_i_904/O
                         net (fo=1, routed)           0.000     9.520    renderer/p1_char_col_4x6[0]_i_904_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.070 r  renderer/p1_char_col_4x6_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    10.070    renderer/p1_char_col_4x6_reg[0]_i_793_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.292 r  renderer/p1_char_col_4x6_reg[0]_i_626/O[0]
                         net (fo=35, routed)          0.665    10.957    renderer_n_16
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.299    11.256 r  p1_char_col_4x6[0]_i_1022/O
                         net (fo=1, routed)           0.000    11.256    renderer/p0_pixel_x_reg[4]_rep__7_8[3]
    SLICE_X30Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.632 r  renderer/p1_char_col_4x6_reg[0]_i_969/CO[3]
                         net (fo=1, routed)           0.000    11.632    renderer/p1_char_col_4x6_reg[0]_i_969_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.749 r  renderer/p1_char_col_4x6_reg[0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    11.749    renderer/p1_char_col_4x6_reg[0]_i_882_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.866 r  renderer/p1_char_col_4x6_reg[0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    11.866    renderer/p1_char_col_4x6_reg[0]_i_772_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.181 r  renderer/p1_char_col_4x6_reg[0]_i_606/O[3]
                         net (fo=4, routed)           1.487    13.667    renderer/p1_char_col_4x6_reg[0]_i_606_n_4
    SLICE_X58Y13         LUT3 (Prop_lut3_I1_O)        0.301    13.968 r  renderer/p1_char_col_4x6[0]_i_773/O
                         net (fo=1, routed)           1.273    15.242    renderer/p1_char_col_4x6[0]_i_773_n_0
    SLICE_X31Y8          LUT5 (Prop_lut5_I1_O)        0.326    15.568 r  renderer/p1_char_col_4x6[0]_i_599/O
                         net (fo=1, routed)           0.000    15.568    renderer/p1_char_col_4x6[0]_i_599_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.969 r  renderer/p1_char_col_4x6_reg[0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    15.969    renderer/p1_char_col_4x6_reg[0]_i_407_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.083 r  renderer/p1_char_col_4x6_reg[0]_i_202/CO[3]
                         net (fo=1, routed)           0.000    16.083    renderer/p1_char_col_4x6_reg[0]_i_202_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.396 r  renderer/p1_char_col_4x6_reg[0]_i_108/O[3]
                         net (fo=2, routed)           0.590    16.985    renderer_n_968
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.306    17.291 r  p1_char_col_4x6[0]_i_201/O
                         net (fo=1, routed)           0.000    17.291    p1_char_col_4x6[0]_i_201_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.869 r  p1_char_col_4x6_reg[0]_i_107/O[2]
                         net (fo=1, routed)           0.902    18.771    renderer/p0_pixel_x_reg[0]_rep__7_6[2]
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.301    19.072 r  renderer/p1_char_col_4x6[0]_i_59/O
                         net (fo=1, routed)           0.000    19.072    renderer/p1_char_col_4x6[0]_i_59_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    19.320 r  renderer/p1_char_col_4x6_reg[0]_i_46/O[3]
                         net (fo=3, routed)           1.274    20.595    renderer/p1_char_col_4x6_reg[0]_i_46_n_4
    SLICE_X6Y26          LUT5 (Prop_lut5_I1_O)        0.298    20.893 r  renderer/p1_char_col_4x6[2]_i_59/O
                         net (fo=1, routed)           0.693    21.586    renderer/p1_char_col_4x6[2]_i_59_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.328    21.914 r  renderer/p1_char_col_4x6[2]_i_26/O
                         net (fo=1, routed)           0.600    22.514    renderer/p1_char_col_4x6[2]_i_26_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.638 r  renderer/p1_char_col_4x6[2]_i_14/O
                         net (fo=1, routed)           0.000    22.638    renderer/p1_char_col_4x6[2]_i_14_n_0
    SLICE_X7Y35          MUXF7 (Prop_muxf7_I1_O)      0.245    22.883 r  renderer/p1_char_col_4x6_reg[2]_i_5/O
                         net (fo=1, routed)           0.410    23.293    renderer/p1_char_col_4x6_reg[2]_i_5_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I5_O)        0.298    23.591 r  renderer/p1_char_col_4x6[2]_i_1/O
                         net (fo=2, routed)           0.814    24.405    renderer/D[1]
    SLICE_X15Y34         FDRE                                         r  renderer/p1_char_col_4x6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.444    14.785    renderer/clk_IBUF_BUFG
    SLICE_X15Y34         FDRE                                         r  renderer/p1_char_col_4x6_reg[2]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X15Y34         FDRE (Setup_fdre_C_D)       -0.067    14.871    renderer/p1_char_col_4x6_reg[2]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -24.405    
  -------------------------------------------------------------------
                         slack                                 -9.534    

Slack (VIOLATED) :        -8.850ns  (required time - arrival time)
  Source:                 renderer/p0_pixel_x_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/p1_char_col_4x6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.871ns  (logic 6.788ns (35.971%)  route 12.083ns (64.029%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.564     5.085    renderer/clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  renderer/p0_pixel_x_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  renderer/p0_pixel_x_reg[1]_rep__5/Q
                         net (fo=117, routed)         3.300     8.841    renderer/p0_pixel_x_reg[1]_rep__5_n_0
    SLICE_X51Y1          LUT5 (Prop_lut5_I3_O)        0.124     8.965 r  renderer/p1_char_col_4x6[2]_i_1333/O
                         net (fo=1, routed)           0.000     8.965    renderer/p1_char_col_4x6[2]_i_1333_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.497 r  renderer/p1_char_col_4x6_reg[2]_i_1151/CO[3]
                         net (fo=1, routed)           0.000     9.497    renderer/p1_char_col_4x6_reg[2]_i_1151_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.831 r  renderer/p1_char_col_4x6_reg[2]_i_895/O[1]
                         net (fo=2, routed)           0.718    10.549    renderer_n_1080
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.303    10.852 r  p1_char_col_4x6[2]_i_1450/O
                         net (fo=1, routed)           0.000    10.852    renderer/p0_pixel_x_reg[5]_rep__5_11[0]
    SLICE_X49Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.384 r  renderer/p1_char_col_4x6_reg[2]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    11.384    renderer/p1_char_col_4x6_reg[2]_i_1311_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  renderer/p1_char_col_4x6_reg[2]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.498    renderer/p1_char_col_4x6_reg[2]_i_1135_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  renderer/p1_char_col_4x6_reg[2]_i_876/CO[3]
                         net (fo=1, routed)           0.000    11.612    renderer/p1_char_col_4x6_reg[2]_i_876_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  renderer/p1_char_col_4x6_reg[2]_i_537/CO[3]
                         net (fo=1, routed)           0.000    11.726    renderer/p1_char_col_4x6_reg[2]_i_537_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.039 r  renderer/p1_char_col_4x6_reg[2]_i_287/O[3]
                         net (fo=3, routed)           0.875    12.914    renderer/p1_char_col_4x6_reg[2]_i_287_n_4
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.306    13.220 r  renderer/p1_char_col_4x6[2]_i_288/O
                         net (fo=2, routed)           0.363    13.583    renderer/p1_char_col_4x6[2]_i_288_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I1_O)        0.124    13.707 r  renderer/p1_char_col_4x6[2]_i_144/O
                         net (fo=2, routed)           0.835    14.542    renderer/p1_char_col_4x6[2]_i_144_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.666 r  renderer/p1_char_col_4x6[2]_i_148/O
                         net (fo=1, routed)           0.000    14.666    renderer/p1_char_col_4x6[2]_i_148_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.179 r  renderer/p1_char_col_4x6_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000    15.179    renderer/p1_char_col_4x6_reg[2]_i_90_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.398 r  renderer/p1_char_col_4x6_reg[2]_i_137/O[0]
                         net (fo=2, routed)           0.526    15.924    renderer_n_1093
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    16.646 r  p1_char_col_4x6_reg[2]_i_89/O[1]
                         net (fo=1, routed)           1.987    18.633    renderer/p0_pixel_x_reg[0]_rep__8_2[1]
    SLICE_X14Y7          LUT4 (Prop_lut4_I3_O)        0.306    18.939 r  renderer/p1_char_col_4x6[2]_i_64/O
                         net (fo=1, routed)           0.000    18.939    renderer/p1_char_col_4x6[2]_i_64_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    19.189 r  renderer/p1_char_col_4x6_reg[2]_i_27/O[2]
                         net (fo=2, routed)           0.571    19.759    renderer/p1_char_col_4x6_reg[2]_i_27_n_5
    SLICE_X13Y7          LUT4 (Prop_lut4_I2_O)        0.327    20.086 r  renderer/p1_char_col_4x6[1]_i_23/O
                         net (fo=2, routed)           1.123    21.209    renderer/p1_char_col_4x6[1]_i_23_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I0_O)        0.326    21.535 r  renderer/p1_char_col_4x6[0]_i_13/O
                         net (fo=1, routed)           0.680    22.215    renderer/p1_char_col_4x6[0]_i_13_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124    22.339 r  renderer/p1_char_col_4x6[0]_i_6/O
                         net (fo=1, routed)           0.000    22.339    renderer/p1_char_col_4x6[0]_i_6_n_0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212    22.551 r  renderer/p1_char_col_4x6_reg[0]_i_2/O
                         net (fo=1, routed)           1.106    23.657    renderer/p1_char_col_4x6_reg[0]_i_2_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I0_O)        0.299    23.956 r  renderer/p1_char_col_4x6[0]_i_1/O
                         net (fo=1, routed)           0.000    23.956    renderer/char_col_val[0]
    SLICE_X7Y34          FDRE                                         r  renderer/p1_char_col_4x6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        1.511    14.852    renderer/clk_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  renderer/p1_char_col_4x6_reg[0]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)        0.029    15.106    renderer/p1_char_col_4x6_reg[0]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -23.956    
  -------------------------------------------------------------------
                         slack                                 -8.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 sort_engine/swap_idx1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_engine/history_swap_idx1_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.489%)  route 0.256ns (64.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.561     1.444    sort_engine/clk_IBUF_BUFG
    SLICE_X35Y52         FDSE                                         r  sort_engine/swap_idx1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDSE (Prop_fdse_C_Q)         0.141     1.585 r  sort_engine/swap_idx1_reg[0]/Q
                         net (fo=33, routed)          0.256     1.842    sort_engine/swap_idx1[0]
    SLICE_X41Y51         FDRE                                         r  sort_engine/history_swap_idx1_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.832     1.959    sort_engine/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  sort_engine/history_swap_idx1_reg[14][0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.071     1.781    sort_engine/history_swap_idx1_reg[14][0]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 sort_engine/current_array_5_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_engine/history_array_5_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.303%)  route 0.247ns (63.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.562     1.445    sort_engine/clk_IBUF_BUFG
    SLICE_X36Y52         FDSE                                         r  sort_engine/current_array_5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  sort_engine/current_array_5_reg[2]/Q
                         net (fo=37, routed)          0.247     1.834    sort_engine/current_array_5[2]
    SLICE_X34Y52         FDRE                                         r  sort_engine/history_array_5_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.829     1.957    sort_engine/clk_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  sort_engine/history_array_5_reg[2][2]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.063     1.771    sort_engine/history_array_5_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 renderer/fb_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer/buffer_memory_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.181%)  route 0.171ns (54.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.565     1.448    renderer/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  renderer/fb_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  renderer/fb_wr_addr_reg[4]/Q
                         net (fo=4, routed)           0.171     1.760    frame_buffer/Q[4]
    RAMB36_X0Y1          RAMB36E1                                     r  frame_buffer/buffer_memory_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.877     2.005    frame_buffer/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  frame_buffer/buffer_memory_reg_0/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.690    frame_buffer/buffer_memory_reg_0
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sort_engine/current_array_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_engine/history_array_4_reg[22][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.641%)  route 0.266ns (65.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.562     1.445    sort_engine/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  sort_engine/current_array_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  sort_engine/current_array_4_reg[0]/Q
                         net (fo=37, routed)          0.266     1.852    sort_engine/current_array_4[0]
    SLICE_X34Y50         FDRE                                         r  sort_engine/history_array_4_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.829     1.957    sort_engine/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  sort_engine/history_array_4_reg[22][0]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.063     1.771    sort_engine/history_array_4_reg[22][0]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sort_engine/i_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_engine/history_i_index_reg[21][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.110%)  route 0.285ns (66.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.561     1.444    sort_engine/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  sort_engine/i_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sort_engine/i_index_reg[2]/Q
                         net (fo=38, routed)          0.285     1.870    sort_engine/i_index_reg_n_0_[2]
    SLICE_X32Y53         FDRE                                         r  sort_engine/history_i_index_reg[21][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.829     1.957    sort_engine/clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  sort_engine/history_i_index_reg[21][2]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X32Y53         FDRE (Hold_fdre_C_D)         0.076     1.784    sort_engine/history_i_index_reg[21][2]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 renderer/fb_wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer/buffer_memory_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.608%)  route 0.167ns (50.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.565     1.448    renderer/clk_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  renderer/fb_wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     1.612 r  renderer/fb_wr_addr_reg[5]/Q
                         net (fo=4, routed)           0.167     1.779    frame_buffer/Q[5]
    RAMB36_X0Y1          RAMB36E1                                     r  frame_buffer/buffer_memory_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.877     2.005    frame_buffer/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  frame_buffer/buffer_memory_reg_0/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.690    frame_buffer/buffer_memory_reg_0
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sort_engine/showing_swap_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_engine/step_delay_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.840%)  route 0.188ns (57.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.562     1.445    sort_engine/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  sort_engine/showing_swap_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  sort_engine/showing_swap_reg/Q
                         net (fo=41, routed)          0.188     1.774    sort_engine/step_delay_reg[0]_0
    SLICE_X32Y49         FDRE                                         r  sort_engine/step_delay_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.833     1.960    sort_engine/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  sort_engine/step_delay_reg[12]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X32Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.677    sort_engine/step_delay_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sort_engine/showing_swap_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_engine/step_delay_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.840%)  route 0.188ns (57.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.562     1.445    sort_engine/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  sort_engine/showing_swap_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  sort_engine/showing_swap_reg/Q
                         net (fo=41, routed)          0.188     1.774    sort_engine/step_delay_reg[0]_0
    SLICE_X32Y49         FDRE                                         r  sort_engine/step_delay_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.833     1.960    sort_engine/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  sort_engine/step_delay_reg[13]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X32Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.677    sort_engine/step_delay_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sort_engine/showing_swap_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_engine/step_delay_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.840%)  route 0.188ns (57.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.562     1.445    sort_engine/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  sort_engine/showing_swap_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  sort_engine/showing_swap_reg/Q
                         net (fo=41, routed)          0.188     1.774    sort_engine/step_delay_reg[0]_0
    SLICE_X32Y49         FDRE                                         r  sort_engine/step_delay_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.833     1.960    sort_engine/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  sort_engine/step_delay_reg[14]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X32Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.677    sort_engine/step_delay_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sort_engine/showing_swap_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_engine/step_delay_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.840%)  route 0.188ns (57.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.562     1.445    sort_engine/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  sort_engine/showing_swap_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  sort_engine/showing_swap_reg/Q
                         net (fo=41, routed)          0.188     1.774    sort_engine/step_delay_reg[0]_0
    SLICE_X32Y49         FDRE                                         r  sort_engine/step_delay_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1952, routed)        0.833     1.960    sort_engine/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  sort_engine/step_delay_reg[15]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X32Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.677    sort_engine/step_delay_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2    frame_buffer/buffer_memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0    frame_buffer/buffer_memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1    frame_buffer/buffer_memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3    frame_buffer/buffer_memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    frame_buffer/buffer_memory_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0    frame_buffer/buffer_memory_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    frame_buffer/buffer_memory_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    frame_buffer/buffer_memory_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y41   renderer/p1_box_color_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y41   renderer/p1_box_color_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y41   renderer/p1_box_color_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y41   renderer/p1_box_color_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y47   sort_engine/history_pointer_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y47   sort_engine/history_pointer_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y47   sort_engine/history_pointer_reg[0]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y47   sort_engine/history_pointer_reg[0]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y47   sort_engine/history_pointer_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y48   sort_engine/history_pointer_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y48   sort_engine/history_pointer_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X39Y51   sort_engine/compare_idx2_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X37Y55   sort_engine/compare_idx2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y55   sort_engine/history_j_index_reg[25][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y54   sort_engine/history_j_index_reg[26][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y53   sort_engine/history_j_index_reg[27][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y55   sort_engine/history_j_index_reg[29][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y54   sort_engine/history_j_index_reg[2][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y54   sort_engine/history_j_index_reg[30][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y43    clk_div/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y43    clk_div/count_reg[11]/C



