

================================================================
== Vitis HLS Report for 'FFT_Stage2_vectorstreamIn_arrayOut_parametize'
================================================================
* Date:           Wed Jul 16 18:22:36 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  5.091 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       47|       47|  0.239 us|  0.239 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_Stage2  |       45|       45|        15|          1|          1|    32|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m45 = alloca i32 1"   --->   Operation 18 'alloca' 'm45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_s1_stream_vector, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specperformance_ln523 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71" [FFT.cpp:523]   --->   Operation 36 'specperformance' 'specperformance_ln523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %m45"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln523 = br void %fpga_resource_hint.VITIS_LOOP_527_1.15" [FFT.cpp:523]   --->   Operation 38 'br' 'br_ln523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%m45_load = load i8 %m45" [FFT.cpp:523]   --->   Operation 39 'load' 'm45_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %m45_load, i32 2, i32 6" [FFT.cpp:523]   --->   Operation 40 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] ( I:1.46ns O:1.46ns )   --->   "%data_s1_stream_vector_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %data_s1_stream_vector" [FFT.cpp:526]   --->   Operation 41 'read' 'data_s1_stream_vector_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln526 = trunc i256 %data_s1_stream_vector_read" [FFT.cpp:526]   --->   Operation 42 'trunc' 'trunc_ln526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln526_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 32, i32 63" [FFT.cpp:526]   --->   Operation 43 'partselect' 'trunc_ln526_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln526_8 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 64, i32 95" [FFT.cpp:526]   --->   Operation 44 'partselect' 'trunc_ln526_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln526_9 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 96, i32 127" [FFT.cpp:526]   --->   Operation 45 'partselect' 'trunc_ln526_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln526_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 128, i32 159" [FFT.cpp:526]   --->   Operation 46 'partselect' 'trunc_ln526_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln526_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 160, i32 191" [FFT.cpp:526]   --->   Operation 47 'partselect' 'trunc_ln526_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln526_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 192, i32 223" [FFT.cpp:526]   --->   Operation 48 'partselect' 'trunc_ln526_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln526_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 224, i32 255" [FFT.cpp:526]   --->   Operation 49 'partselect' 'trunc_ln526_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%d0 = bitcast i32 %trunc_ln526" [FFT.cpp:526]   --->   Operation 50 'bitcast' 'd0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%d0_9 = bitcast i32 %trunc_ln526_7" [FFT.cpp:526]   --->   Operation 51 'bitcast' 'd0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%d0_10 = bitcast i32 %trunc_ln526_8" [FFT.cpp:526]   --->   Operation 52 'bitcast' 'd0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%d0_11 = bitcast i32 %trunc_ln526_9" [FFT.cpp:526]   --->   Operation 53 'bitcast' 'd0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%d1_25 = bitcast i32 %trunc_ln526_s" [FFT.cpp:526]   --->   Operation 54 'bitcast' 'd1_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%d1_26 = bitcast i32 %trunc_ln526_1" [FFT.cpp:526]   --->   Operation 55 'bitcast' 'd1_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%d1 = bitcast i32 %trunc_ln526_2" [FFT.cpp:526]   --->   Operation 56 'bitcast' 'd1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%d1_27 = bitcast i32 %trunc_ln526_3" [FFT.cpp:526]   --->   Operation 57 'bitcast' 'd1_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [14/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 58 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [14/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 59 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [14/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 60 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [14/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 61 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [14/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 62 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [14/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 63 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [14/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 64 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [14/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 65 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.91ns)   --->   "%m = add i8 %m45_load, i8 4" [FFT.cpp:523]   --->   Operation 66 'add' 'm' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %m, i32 7" [FFT.cpp:523]   --->   Operation 67 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln523 = store i8 %m, i8 %m45" [FFT.cpp:523]   --->   Operation 68 'store' 'store_ln523' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln523 = br i1 %tmp, void %fpga_resource_hint.VITIS_LOOP_527_1.15, void %FFT_Stage2_vectorstreamIn_arrayOut_parametize.exit" [FFT.cpp:523]   --->   Operation 69 'br' 'br_ln523' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.38>
ST_2 : Operation 70 [13/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 70 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [13/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 71 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [13/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 72 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [13/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 73 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [13/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 74 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [13/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 75 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [13/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 76 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [13/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 77 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.38>
ST_3 : Operation 78 [12/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 78 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [12/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 79 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [12/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 80 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [12/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 81 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [12/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 82 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [12/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 83 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [12/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 84 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [12/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 85 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.38>
ST_4 : Operation 86 [11/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 86 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [11/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 87 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [11/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 88 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [11/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 89 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [11/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 90 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [11/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 91 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [11/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 92 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [11/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 93 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.38>
ST_5 : Operation 94 [10/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 94 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [10/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 95 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [10/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 96 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [10/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 97 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [10/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 98 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [10/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 99 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [10/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 100 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [10/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 101 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.38>
ST_6 : Operation 102 [9/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 102 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [9/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 103 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [9/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 104 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [9/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 105 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [9/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 106 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [9/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 107 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [9/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 108 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [9/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 109 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.38>
ST_7 : Operation 110 [8/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 110 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [8/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 111 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [8/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 112 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [8/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 113 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [8/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 114 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [8/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 115 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [8/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 116 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [8/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 117 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.38>
ST_8 : Operation 118 [7/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 118 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [7/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 119 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [7/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 120 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [7/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 121 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [7/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 122 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [7/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 123 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [7/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 124 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [7/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 125 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.38>
ST_9 : Operation 126 [6/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 126 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [6/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 127 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [6/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 128 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [6/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 129 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [6/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 130 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [6/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 131 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [6/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 132 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [6/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 133 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.38>
ST_10 : Operation 134 [5/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 134 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [5/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 135 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [5/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 136 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [5/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 137 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [5/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 138 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [5/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 139 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [5/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 140 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [5/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 141 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.38>
ST_11 : Operation 142 [4/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 142 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [4/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 143 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [4/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 144 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [4/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 145 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [4/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 146 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [4/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 147 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [4/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 148 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [4/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 149 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.38>
ST_12 : Operation 150 [3/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 150 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [3/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 151 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [3/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 152 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [3/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 153 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [3/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 154 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [3/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 155 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [3/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 156 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [3/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 157 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.38>
ST_13 : Operation 158 [2/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 158 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [2/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 159 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [2/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 160 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [2/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 161 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [2/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 162 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [2/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 163 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [2/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 164 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 165 [2/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 165 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.38>
ST_14 : Operation 166 [1/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 166 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%specfucore_ln470 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:470->FFT.cpp:537]   --->   Operation 167 'specfucore' 'specfucore_ln470' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 168 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%specfucore_ln471 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:471->FFT.cpp:537]   --->   Operation 169 'specfucore' 'specfucore_ln471' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 170 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%specfucore_ln472 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:472->FFT.cpp:537]   --->   Operation 171 'specfucore' 'specfucore_ln472' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 172 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%specfucore_ln473 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:473->FFT.cpp:537]   --->   Operation 173 'specfucore' 'specfucore_ln473' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 174 [1/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 174 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%specfucore_ln470 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_6, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:470->FFT.cpp:538]   --->   Operation 175 'specfucore' 'specfucore_ln470' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 176 [1/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 176 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%specfucore_ln471 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_6, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:471->FFT.cpp:538]   --->   Operation 177 'specfucore' 'specfucore_ln471' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 178 [1/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 178 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%specfucore_ln472 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_6, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:472->FFT.cpp:538]   --->   Operation 179 'specfucore' 'specfucore_ln472' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 180 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%specfucore_ln473 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_6, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:473->FFT.cpp:538]   --->   Operation 181 'specfucore' 'specfucore_ln473' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_71" [FFT.cpp:0]   --->   Operation 182 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%speclooptripcount_ln523 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT.cpp:523]   --->   Operation 183 'speclooptripcount' 'speclooptripcount_ln523' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln523 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [FFT.cpp:523]   --->   Operation 184 'specloopname' 'specloopname_ln523' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%specperformance_ln524 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71" [FFT.cpp:524]   --->   Operation 185 'specperformance' 'specperformance_ln524' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln523 = zext i5 %lshr_ln" [FFT.cpp:523]   --->   Operation 186 'zext' 'zext_ln523' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [FFT.cpp:476->FFT.cpp:537]   --->   Operation 187 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin9_i" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 188 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 189 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin7_i" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 190 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 191 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin5_i" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 192 'specregionend' 'rend6_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 193 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin3_i" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 194 'specregionend' 'rend4_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [FFT.cpp:476->FFT.cpp:538]   --->   Operation 195 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin1_i" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 196 'specregionend' 'rend2_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 197 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin_i" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 198 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 199 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin13_i" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 200 'specregionend' 'rend14_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 201 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin11_i" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 202 'specregionend' 'rend12_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_0, i64 0, i64 %zext_ln523" [FFT.cpp:539]   --->   Operation 203 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_0, i64 0, i64 %zext_ln523" [FFT.cpp:539]   --->   Operation 204 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_2, i64 0, i64 %zext_ln523" [FFT.cpp:540]   --->   Operation 205 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_2, i64 0, i64 %zext_ln523" [FFT.cpp:540]   --->   Operation 206 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_1, i64 0, i64 %zext_ln523" [FFT.cpp:541]   --->   Operation 207 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_1, i64 0, i64 %zext_ln523" [FFT.cpp:541]   --->   Operation 208 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_3, i64 0, i64 %zext_ln523" [FFT.cpp:542]   --->   Operation 209 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_3, i64 0, i64 %zext_ln523" [FFT.cpp:542]   --->   Operation 210 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln539 = store i32 %d2_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr" [FFT.cpp:539]   --->   Operation 211 'store' 'store_ln539' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 212 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln540 = store i32 %d3_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr" [FFT.cpp:540]   --->   Operation 212 'store' 'store_ln540' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 213 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln541 = store i32 %d2_real_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr" [FFT.cpp:541]   --->   Operation 213 'store' 'store_ln541' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 214 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln542 = store i32 %d3_real_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr" [FFT.cpp:542]   --->   Operation 214 'store' 'store_ln542' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 215 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln539 = store i32 %d2_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr" [FFT.cpp:539]   --->   Operation 215 'store' 'store_ln539' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 216 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln540 = store i32 %d3_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr" [FFT.cpp:540]   --->   Operation 216 'store' 'store_ln540' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 217 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln541 = store i32 %d2_imag_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr" [FFT.cpp:541]   --->   Operation 217 'store' 'store_ln541' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 218 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln542 = store i32 %d3_imag_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr" [FFT.cpp:542]   --->   Operation 218 'store' 'store_ln542' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 219 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 219 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_s1_stream_vector]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m45                                                                   (alloca           ) [ 0100000000000000]
specmemcore_ln0                                                       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0                                                       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0                                                       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0                                                       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0                                                       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0                                                       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0                                                       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0                                                       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0                                                       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0                                                       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0                                                       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0                                                       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0                                                       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0                                                       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0                                                       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0                                                       (specmemcore      ) [ 0000000000000000]
specinterface_ln0                                                     (specinterface    ) [ 0000000000000000]
specperformance_ln523                                                 (specperformance  ) [ 0000000000000000]
store_ln0                                                             (store            ) [ 0000000000000000]
br_ln523                                                              (br               ) [ 0000000000000000]
m45_load                                                              (load             ) [ 0000000000000000]
lshr_ln                                                               (partselect       ) [ 0111111111111111]
data_s1_stream_vector_read                                            (read             ) [ 0000000000000000]
trunc_ln526                                                           (trunc            ) [ 0000000000000000]
trunc_ln526_7                                                         (partselect       ) [ 0000000000000000]
trunc_ln526_8                                                         (partselect       ) [ 0000000000000000]
trunc_ln526_9                                                         (partselect       ) [ 0000000000000000]
trunc_ln526_s                                                         (partselect       ) [ 0000000000000000]
trunc_ln526_1                                                         (partselect       ) [ 0000000000000000]
trunc_ln526_2                                                         (partselect       ) [ 0000000000000000]
trunc_ln526_3                                                         (partselect       ) [ 0000000000000000]
d0                                                                    (bitcast          ) [ 0111111111111110]
d0_9                                                                  (bitcast          ) [ 0111111111111110]
d0_10                                                                 (bitcast          ) [ 0111111111111110]
d0_11                                                                 (bitcast          ) [ 0111111111111110]
d1_25                                                                 (bitcast          ) [ 0111111111111110]
d1_26                                                                 (bitcast          ) [ 0111111111111110]
d1                                                                    (bitcast          ) [ 0111111111111110]
d1_27                                                                 (bitcast          ) [ 0111111111111110]
m                                                                     (add              ) [ 0000000000000000]
tmp                                                                   (bitselect        ) [ 0111111111111111]
store_ln523                                                           (store            ) [ 0000000000000000]
br_ln523                                                              (br               ) [ 0000000000000000]
d2_real                                                               (fadd             ) [ 0100000000000001]
specfucore_ln470                                                      (specfucore       ) [ 0000000000000000]
d2_imag                                                               (fadd             ) [ 0100000000000001]
specfucore_ln471                                                      (specfucore       ) [ 0000000000000000]
d3_real                                                               (fsub             ) [ 0100000000000001]
specfucore_ln472                                                      (specfucore       ) [ 0000000000000000]
d3_imag                                                               (fsub             ) [ 0100000000000001]
specfucore_ln473                                                      (specfucore       ) [ 0000000000000000]
d2_real_6                                                             (fadd             ) [ 0100000000000001]
specfucore_ln470                                                      (specfucore       ) [ 0000000000000000]
d2_imag_6                                                             (fsub             ) [ 0100000000000001]
specfucore_ln471                                                      (specfucore       ) [ 0000000000000000]
d3_real_6                                                             (fsub             ) [ 0100000000000001]
specfucore_ln472                                                      (specfucore       ) [ 0000000000000000]
d3_imag_6                                                             (fadd             ) [ 0100000000000001]
specfucore_ln473                                                      (specfucore       ) [ 0000000000000000]
specpipeline_ln0                                                      (specpipeline     ) [ 0000000000000000]
speclooptripcount_ln523                                               (speclooptripcount) [ 0000000000000000]
specloopname_ln523                                                    (specloopname     ) [ 0000000000000000]
specperformance_ln524                                                 (specperformance  ) [ 0000000000000000]
zext_ln523                                                            (zext             ) [ 0000000000000000]
rbegin9_i                                                             (specregionbegin  ) [ 0000000000000000]
rend10_i                                                              (specregionend    ) [ 0000000000000000]
rbegin7_i                                                             (specregionbegin  ) [ 0000000000000000]
rend8_i                                                               (specregionend    ) [ 0000000000000000]
rbegin5_i                                                             (specregionbegin  ) [ 0000000000000000]
rend6_i                                                               (specregionend    ) [ 0000000000000000]
rbegin3_i                                                             (specregionbegin  ) [ 0000000000000000]
rend4_i                                                               (specregionend    ) [ 0000000000000000]
rbegin1_i                                                             (specregionbegin  ) [ 0000000000000000]
rend2_i                                                               (specregionend    ) [ 0000000000000000]
rbegin_i                                                              (specregionbegin  ) [ 0000000000000000]
rend_i                                                                (specregionend    ) [ 0000000000000000]
rbegin13_i                                                            (specregionbegin  ) [ 0000000000000000]
rend14_i                                                              (specregionend    ) [ 0000000000000000]
rbegin11_i                                                            (specregionbegin  ) [ 0000000000000000]
rend12_i                                                              (specregionend    ) [ 0000000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr (getelementptr    ) [ 0000000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr (getelementptr    ) [ 0000000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr (getelementptr    ) [ 0000000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr (getelementptr    ) [ 0000000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr (getelementptr    ) [ 0000000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr (getelementptr    ) [ 0000000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr (getelementptr    ) [ 0000000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr (getelementptr    ) [ 0000000000000000]
store_ln539                                                           (store            ) [ 0000000000000000]
store_ln540                                                           (store            ) [ 0000000000000000]
store_ln541                                                           (store            ) [ 0000000000000000]
store_ln542                                                           (store            ) [ 0000000000000000]
store_ln539                                                           (store            ) [ 0000000000000000]
store_ln540                                                           (store            ) [ 0000000000000000]
store_ln541                                                           (store            ) [ 0000000000000000]
store_ln542                                                           (store            ) [ 0000000000000000]
ret_ln0                                                               (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_s1_stream_vector">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_s1_stream_vector"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPerformance"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="m45_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m45/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="data_s1_stream_vector_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="256" slack="0"/>
<pin id="148" dir="0" index="1" bw="256" slack="0"/>
<pin id="149" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_s1_stream_vector_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr/15 "/>
</bind>
</comp>

<comp id="159" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr/15 "/>
</bind>
</comp>

<comp id="166" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr/15 "/>
</bind>
</comp>

<comp id="173" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr/15 "/>
</bind>
</comp>

<comp id="180" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr/15 "/>
</bind>
</comp>

<comp id="187" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr/15 "/>
</bind>
</comp>

<comp id="194" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="5" slack="0"/>
<pin id="198" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr/15 "/>
</bind>
</comp>

<comp id="201" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr/15 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln539_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="0"/>
<pin id="213" dir="0" index="4" bw="5" slack="1"/>
<pin id="214" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="216" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln539/15 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln540_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="0"/>
<pin id="223" dir="0" index="4" bw="5" slack="1"/>
<pin id="224" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="226" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln540/15 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln541_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="0"/>
<pin id="233" dir="0" index="4" bw="5" slack="1"/>
<pin id="234" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="236" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln541/15 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln542_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="0"/>
<pin id="243" dir="0" index="4" bw="5" slack="1"/>
<pin id="244" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="246" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln542/15 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln539_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="250" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="0"/>
<pin id="253" dir="0" index="4" bw="5" slack="1"/>
<pin id="254" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="256" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln539/15 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln540_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="0"/>
<pin id="263" dir="0" index="4" bw="5" slack="1"/>
<pin id="264" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="266" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln540/15 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln541_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="0"/>
<pin id="273" dir="0" index="4" bw="5" slack="1"/>
<pin id="274" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="276" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln541/15 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln542_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="0"/>
<pin id="283" dir="0" index="4" bw="5" slack="1"/>
<pin id="284" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="286" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln542/15 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_imag/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_imag/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real_6/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d2_imag_6/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real_6/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d3_imag_6/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln0_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="m45_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m45_load/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="lshr_ln_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="0" index="2" bw="3" slack="0"/>
<pin id="332" dir="0" index="3" bw="4" slack="0"/>
<pin id="333" dir="1" index="4" bw="5" slack="14"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln526_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="256" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln526/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln526_7_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="256" slack="0"/>
<pin id="345" dir="0" index="2" bw="7" slack="0"/>
<pin id="346" dir="0" index="3" bw="7" slack="0"/>
<pin id="347" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln526_7/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln526_8_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="256" slack="0"/>
<pin id="355" dir="0" index="2" bw="8" slack="0"/>
<pin id="356" dir="0" index="3" bw="8" slack="0"/>
<pin id="357" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln526_8/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln526_9_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="256" slack="0"/>
<pin id="365" dir="0" index="2" bw="8" slack="0"/>
<pin id="366" dir="0" index="3" bw="8" slack="0"/>
<pin id="367" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln526_9/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln526_s_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="256" slack="0"/>
<pin id="375" dir="0" index="2" bw="9" slack="0"/>
<pin id="376" dir="0" index="3" bw="9" slack="0"/>
<pin id="377" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln526_s/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln526_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="256" slack="0"/>
<pin id="385" dir="0" index="2" bw="9" slack="0"/>
<pin id="386" dir="0" index="3" bw="9" slack="0"/>
<pin id="387" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln526_1/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="trunc_ln526_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="256" slack="0"/>
<pin id="395" dir="0" index="2" bw="9" slack="0"/>
<pin id="396" dir="0" index="3" bw="9" slack="0"/>
<pin id="397" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln526_2/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="trunc_ln526_3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="256" slack="0"/>
<pin id="405" dir="0" index="2" bw="9" slack="0"/>
<pin id="406" dir="0" index="3" bw="9" slack="0"/>
<pin id="407" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln526_3/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="d0_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d0/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="d0_9_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d0_9/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="d0_10_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d0_10/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="d0_11_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d0_11/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="d1_25_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d1_25/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="d1_26_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d1_26/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="d1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d1/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="d1_27_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d1_27/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="m_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="4" slack="0"/>
<pin id="463" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="0" index="2" bw="4" slack="0"/>
<pin id="470" dir="1" index="3" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln523_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="0"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln523/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln523_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="14"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln523/15 "/>
</bind>
</comp>

<comp id="490" class="1005" name="m45_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="m45 "/>
</bind>
</comp>

<comp id="497" class="1005" name="lshr_ln_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="5" slack="14"/>
<pin id="499" dir="1" index="1" bw="5" slack="14"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="502" class="1005" name="d0_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d0 "/>
</bind>
</comp>

<comp id="508" class="1005" name="d0_9_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d0_9 "/>
</bind>
</comp>

<comp id="514" class="1005" name="d0_10_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d0_10 "/>
</bind>
</comp>

<comp id="520" class="1005" name="d0_11_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d0_11 "/>
</bind>
</comp>

<comp id="526" class="1005" name="d1_25_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_25 "/>
</bind>
</comp>

<comp id="532" class="1005" name="d1_26_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_26 "/>
</bind>
</comp>

<comp id="538" class="1005" name="d1_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1 "/>
</bind>
</comp>

<comp id="544" class="1005" name="d1_27_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_27 "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="14"/>
<pin id="552" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="554" class="1005" name="d2_real_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d2_real "/>
</bind>
</comp>

<comp id="559" class="1005" name="d2_imag_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d2_imag "/>
</bind>
</comp>

<comp id="564" class="1005" name="d3_real_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_real "/>
</bind>
</comp>

<comp id="569" class="1005" name="d3_imag_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_imag "/>
</bind>
</comp>

<comp id="574" class="1005" name="d2_real_6_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d2_real_6 "/>
</bind>
</comp>

<comp id="579" class="1005" name="d2_imag_6_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d2_imag_6 "/>
</bind>
</comp>

<comp id="584" class="1005" name="d3_real_6_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_real_6 "/>
</bind>
</comp>

<comp id="589" class="1005" name="d3_imag_6_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_imag_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="68" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="58" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="58" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="58" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="58" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="58" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="58" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="58" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="58" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="217"><net_src comp="152" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="227"><net_src comp="166" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="237"><net_src comp="180" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="247"><net_src comp="194" pin="3"/><net_sink comp="238" pin=2"/></net>

<net id="257"><net_src comp="159" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="267"><net_src comp="173" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="277"><net_src comp="187" pin="3"/><net_sink comp="268" pin=2"/></net>

<net id="287"><net_src comp="201" pin="3"/><net_sink comp="278" pin=2"/></net>

<net id="324"><net_src comp="60" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="334"><net_src comp="62" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="64" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="66" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="341"><net_src comp="146" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="70" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="146" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="72" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="74" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="358"><net_src comp="70" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="146" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="76" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="78" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="368"><net_src comp="70" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="146" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="80" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="82" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="378"><net_src comp="70" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="146" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="84" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="86" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="388"><net_src comp="70" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="146" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="88" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="90" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="398"><net_src comp="70" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="146" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="92" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="94" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="408"><net_src comp="70" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="146" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="96" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="98" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="415"><net_src comp="338" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="421"><net_src comp="342" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="427"><net_src comp="352" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="433"><net_src comp="362" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="439"><net_src comp="372" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="445"><net_src comp="382" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="451"><net_src comp="392" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="457"><net_src comp="402" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="464"><net_src comp="325" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="100" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="102" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="460" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="104" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="460" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="479" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="485"><net_src comp="479" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="486"><net_src comp="479" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="487"><net_src comp="479" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="488"><net_src comp="479" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="489"><net_src comp="479" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="493"><net_src comp="142" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="496"><net_src comp="490" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="500"><net_src comp="328" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="505"><net_src comp="412" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="511"><net_src comp="418" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="517"><net_src comp="424" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="523"><net_src comp="430" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="529"><net_src comp="436" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="535"><net_src comp="442" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="541"><net_src comp="448" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="547"><net_src comp="454" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="553"><net_src comp="466" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="288" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="562"><net_src comp="292" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="248" pin=4"/></net>

<net id="567"><net_src comp="296" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="572"><net_src comp="300" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="258" pin=4"/></net>

<net id="577"><net_src comp="304" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="228" pin=4"/></net>

<net id="582"><net_src comp="308" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="268" pin=4"/></net>

<net id="587"><net_src comp="312" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="238" pin=4"/></net>

<net id="592"><net_src comp="316" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="278" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_0 | {15 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_1 | {15 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_2 | {15 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_3 | {15 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_0 | {15 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_1 | {15 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_2 | {15 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_3 | {15 }
 - Input state : 
	Port: FFT_Stage2_vectorstreamIn_arrayOut_parametize : data_s1_stream_vector | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		m45_load : 1
		lshr_ln : 2
		d0 : 1
		d0_9 : 1
		d0_10 : 1
		d0_11 : 1
		d1_25 : 1
		d1_26 : 1
		d1 : 1
		d1_27 : 1
		d2_real : 2
		d2_imag : 2
		d3_real : 2
		d3_imag : 2
		d2_real_6 : 2
		d2_imag_6 : 2
		d3_real_6 : 2
		d3_imag_6 : 2
		m : 2
		tmp : 3
		store_ln523 : 3
		br_ln523 : 4
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		specfucore_ln470 : 1
		specfucore_ln471 : 1
		specfucore_ln472 : 1
		specfucore_ln473 : 1
		specfucore_ln470 : 1
		specfucore_ln471 : 1
		specfucore_ln472 : 1
		specfucore_ln473 : 1
	State 15
		rend10_i : 1
		rend8_i : 1
		rend6_i : 1
		rend4_i : 1
		rend2_i : 1
		rend_i : 1
		rend14_i : 1
		rend12_i : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr : 1
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr : 1
		store_ln539 : 2
		store_ln540 : 2
		store_ln541 : 2
		store_ln542 : 2
		store_ln539 : 2
		store_ln540 : 2
		store_ln541 : 2
		store_ln542 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |               grp_fu_288               |    0    |   636   |   595   |
|          |               grp_fu_292               |    0    |   636   |   595   |
|          |               grp_fu_296               |    0    |   636   |   595   |
|   fadd   |               grp_fu_300               |    0    |   636   |   595   |
|          |               grp_fu_304               |    0    |   636   |   595   |
|          |               grp_fu_308               |    0    |   636   |   595   |
|          |               grp_fu_312               |    0    |   636   |   595   |
|          |               grp_fu_316               |    0    |   636   |   595   |
|----------|----------------------------------------|---------|---------|---------|
|    add   |                m_fu_460                |    0    |    0    |    15   |
|----------|----------------------------------------|---------|---------|---------|
|   read   | data_s1_stream_vector_read_read_fu_146 |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |             lshr_ln_fu_328             |    0    |    0    |    0    |
|          |          trunc_ln526_7_fu_342          |    0    |    0    |    0    |
|          |          trunc_ln526_8_fu_352          |    0    |    0    |    0    |
|partselect|          trunc_ln526_9_fu_362          |    0    |    0    |    0    |
|          |          trunc_ln526_s_fu_372          |    0    |    0    |    0    |
|          |          trunc_ln526_1_fu_382          |    0    |    0    |    0    |
|          |          trunc_ln526_2_fu_392          |    0    |    0    |    0    |
|          |          trunc_ln526_3_fu_402          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   trunc  |           trunc_ln526_fu_338           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
| bitselect|               tmp_fu_466               |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   zext   |            zext_ln523_fu_479           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    0    |   5088  |   4775  |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  d0_10_reg_514  |   32   |
|  d0_11_reg_520  |   32   |
|   d0_9_reg_508  |   32   |
|    d0_reg_502   |   32   |
|  d1_25_reg_526  |   32   |
|  d1_26_reg_532  |   32   |
|  d1_27_reg_544  |   32   |
|    d1_reg_538   |   32   |
|d2_imag_6_reg_579|   32   |
| d2_imag_reg_559 |   32   |
|d2_real_6_reg_574|   32   |
| d2_real_reg_554 |   32   |
|d3_imag_6_reg_589|   32   |
| d3_imag_reg_569 |   32   |
|d3_real_6_reg_584|   32   |
| d3_real_reg_564 |   32   |
| lshr_ln_reg_497 |    5   |
|   m45_reg_490   |    8   |
|   tmp_reg_550   |    1   |
+-----------------+--------+
|      Total      |   526  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_288 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_288 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_292 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_292 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_296 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_296 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_300 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_300 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_304 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_304 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_308 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_308 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_312 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_312 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_316 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_316 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |  1024  ||  25.408 ||    0    ||   144   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |  5088  |  4775  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    0   |   144  |
|  Register |    -   |    -   |   526  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   25   |  5614  |  4919  |
+-----------+--------+--------+--------+--------+
