{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677776106728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677776106729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  2 10:55:06 2023 " "Processing started: Thu Mar  2 10:55:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677776106729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1677776106729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador_regresivo_parametrizable -c contador_regresivo_parametrizable --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador_regresivo_parametrizable -c contador_regresivo_parametrizable --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1677776106729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1677776107162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1677776107162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_regresivo_parametrizable.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_regresivo_parametrizable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_regresivo_parametrizable " "Found entity 1: contador_regresivo_parametrizable" {  } { { "contador_regresivo_parametrizable.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ejercicio_3/contador_regresivo_parametrizable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677776115441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677776115441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ejercicio_3/sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677776115443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677776115443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_contador_regresivo_parametrizable.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_contador_regresivo_parametrizable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_contador_regresivo_parametrizable " "Found entity 1: tb_contador_regresivo_parametrizable" {  } { { "tb_contador_regresivo_parametrizable.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ejercicio_3/tb_contador_regresivo_parametrizable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677776115445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677776115445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseghexa.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseghexa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegHexa " "Found entity 1: sevensegHexa" {  } { { "sevensegHexa.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ejercicio_3/sevensegHexa.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677776115447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677776115447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_contador_regresivo_parametrizable_6bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_contador_regresivo_parametrizable_6bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_contador_regresivo_parametrizable_6bits " "Found entity 1: tb_contador_regresivo_parametrizable_6bits" {  } { { "tb_contador_regresivo_parametrizable_6bits.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ejercicio_3/tb_contador_regresivo_parametrizable_6bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677776115448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677776115448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_contador_regresivo_parametrizable_2bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_contador_regresivo_parametrizable_2bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_contador_regresivo_parametrizable_2bits " "Found entity 1: tb_contador_regresivo_parametrizable_2bits" {  } { { "tb_contador_regresivo_parametrizable_2bits.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ejercicio_3/tb_contador_regresivo_parametrizable_2bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677776115450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677776115450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador_regresivo_parametrizable " "Elaborating entity \"contador_regresivo_parametrizable\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1677776115477 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_regresivo_parametrizable.sv(7) " "Verilog HDL assignment warning at contador_regresivo_parametrizable.sv(7): truncated value with size 32 to match size of target (4)" {  } { { "contador_regresivo_parametrizable.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ejercicio_3/contador_regresivo_parametrizable.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1677776115478 "|contador_regresivo_parametrizable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_regresivo_parametrizable.sv(8) " "Verilog HDL assignment warning at contador_regresivo_parametrizable.sv(8): truncated value with size 32 to match size of target (4)" {  } { { "contador_regresivo_parametrizable.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ejercicio_3/contador_regresivo_parametrizable.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1677776115478 "|contador_regresivo_parametrizable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_regresivo_parametrizable.sv(9) " "Verilog HDL assignment warning at contador_regresivo_parametrizable.sv(9): truncated value with size 32 to match size of target (4)" {  } { { "contador_regresivo_parametrizable.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ejercicio_3/contador_regresivo_parametrizable.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1677776115478 "|contador_regresivo_parametrizable"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677776115605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  2 10:55:15 2023 " "Processing ended: Thu Mar  2 10:55:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677776115605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677776115605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677776115605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1677776115605 ""}
