library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity Counter_Binary is 
	port(
		clk50mhz : in std_logic;
		leds : out std_logic_vector(3 downto 0)
	);
end entity; 

architecture behavior of Counter_Binary is
	signal num : std_logic_vector(3 downto 0) :="0000";
	signal RelojDiv : std_logic;
	
	component 
	


end architecture behavior;