// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/06/2024 03:53:13"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ProcessorMIPS (
	ValueSelect,
	GClock,
	GResetBar,
	MuxOut,
	InstructionOut,
	BranchOut,
	ZeroOut,
	MemWriteOut,
	RegWriteOut);
input 	[2:0] ValueSelect;
input 	GClock;
input 	GResetBar;
output 	[7:0] MuxOut;
output 	[31:0] InstructionOut;
output 	BranchOut;
output 	ZeroOut;
output 	MemWriteOut;
output 	RegWriteOut;

// Design Ports Information
// MuxOut[0]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[1]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[2]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[3]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[4]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[5]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[6]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[7]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[0]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[1]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[2]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[3]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[4]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[5]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[6]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[7]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[8]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[9]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[10]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[11]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[12]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[13]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[14]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[15]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[16]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[17]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[18]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[19]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[20]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[21]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[22]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[23]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[24]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[25]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[26]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[27]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[28]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[29]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[30]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[31]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchOut	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ZeroOut	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWriteOut	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegWriteOut	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ValueSelect[0]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ValueSelect[1]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ValueSelect[2]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GClock	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GResetBar	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \RegUnit|regFile[0].reg_inst|inst_reg[7].reg_inst|q~q ;
wire \muxALUB|O[5]~2_combout ;
wire \muxALUB|O[3]~4_combout ;
wire \muxALUB|and2_inst|andInst[0].and_inst|o~combout ;
wire \muxALUB|and1_inst|andInst[2].and_inst|o~combout ;
wire \OutputMux|Out[3]~12_combout ;
wire \OutputMux|Out[3]~13_combout ;
wire \OutputMux|Out[3]~14_combout ;
wire \muxALUB|and1_inst|andInst[5].and_inst|o~combout ;
wire \muxALUB|and2_inst|andInst[6].and_inst|o~combout ;
wire \OutputMux|Out[6]~25_combout ;
wire \muxALUB|and2_inst|andInst[7].and_inst|o~combout ;
wire \PCReg|inst_reg[5].reg_inst|q~3_combout ;
wire \PCReg|inst_reg[6].reg_inst|q~3_combout ;
wire \PCReg|inst_reg[7].reg_inst|q~1_combout ;
wire \PCReg|inst_reg[4].reg_inst|q~7_combout ;
wire \MuxOut[0]~output_o ;
wire \MuxOut[1]~output_o ;
wire \MuxOut[2]~output_o ;
wire \MuxOut[3]~output_o ;
wire \MuxOut[4]~output_o ;
wire \MuxOut[5]~output_o ;
wire \MuxOut[6]~output_o ;
wire \MuxOut[7]~output_o ;
wire \InstructionOut[0]~output_o ;
wire \InstructionOut[1]~output_o ;
wire \InstructionOut[2]~output_o ;
wire \InstructionOut[3]~output_o ;
wire \InstructionOut[4]~output_o ;
wire \InstructionOut[5]~output_o ;
wire \InstructionOut[6]~output_o ;
wire \InstructionOut[7]~output_o ;
wire \InstructionOut[8]~output_o ;
wire \InstructionOut[9]~output_o ;
wire \InstructionOut[10]~output_o ;
wire \InstructionOut[11]~output_o ;
wire \InstructionOut[12]~output_o ;
wire \InstructionOut[13]~output_o ;
wire \InstructionOut[14]~output_o ;
wire \InstructionOut[15]~output_o ;
wire \InstructionOut[16]~output_o ;
wire \InstructionOut[17]~output_o ;
wire \InstructionOut[18]~output_o ;
wire \InstructionOut[19]~output_o ;
wire \InstructionOut[20]~output_o ;
wire \InstructionOut[21]~output_o ;
wire \InstructionOut[22]~output_o ;
wire \InstructionOut[23]~output_o ;
wire \InstructionOut[24]~output_o ;
wire \InstructionOut[25]~output_o ;
wire \InstructionOut[26]~output_o ;
wire \InstructionOut[27]~output_o ;
wire \InstructionOut[28]~output_o ;
wire \InstructionOut[29]~output_o ;
wire \InstructionOut[30]~output_o ;
wire \InstructionOut[31]~output_o ;
wire \BranchOut~output_o ;
wire \ZeroOut~output_o ;
wire \MemWriteOut~output_o ;
wire \RegWriteOut~output_o ;
wire \ValueSelect[2]~input_o ;
wire \ValueSelect[0]~input_o ;
wire \ValueSelect[1]~input_o ;
wire \OutputMux|comb~2_combout ;
wire \OutputMux|comb~0_combout ;
wire \GClock~input_o ;
wire \GClock~inputclkctrl_outclk ;
wire \~GND~combout ;
wire \PCReg|inst_reg[3].reg_inst|q~3_combout ;
wire \PCReg|inst_reg[5].reg_inst|q~7_combout ;
wire \ProcCntrlUnit|ALUOp[0]~0_combout ;
wire \Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout ;
wire \Add4Unit|adder_inst|adderInst[4].adder_inst|Cout~0_combout ;
wire \Add4Unit|adder_inst|adderInst[3].adder_inst|Cout~0_combout ;
wire \BranchCalc|adderInst[3].adder_inst|Cout~0_combout ;
wire \BranchCalc|adderInst[4].adder_inst|Cout~0_combout ;
wire \BranchCalc|adderInst[5].adder_inst|Cout~0_combout ;
wire \PCReg|inst_reg[7].reg_inst|q~2_combout ;
wire \PCReg|inst_reg[7].reg_inst|q~3_combout ;
wire \PCReg|inst_reg[7].reg_inst|q~4_combout ;
wire \PCReg|inst_reg[7].reg_inst|q~0_combout ;
wire \PCReg|inst_reg[7].reg_inst|q~feeder_combout ;
wire \GResetBar~input_o ;
wire \GResetBar~inputclkctrl_outclk ;
wire \ProcCntrlUnit|Jump~0_combout ;
wire \ProcCntrlUnit|Jump~combout ;
wire \PCReg|inst_reg[7].reg_inst|q~q ;
wire \RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o~combout ;
wire \ProcCntrlUnit|ALUSrc~0_combout ;
wire \ProcCntrlUnit|MemWrite~0_combout ;
wire \ProcCntrlUnit|MemRead~combout ;
wire \muxALUB|and1_inst|andInst[0].and_inst|o~combout ;
wire \ALUUnit|LU_inst|muxUnit|O[0]~0_combout ;
wire \muxMem|O[0]~0_combout ;
wire \ProcCntrlUnit|dec0~0_combout ;
wire \ProcCntrlUnit|RegWrite~combout ;
wire \RegUnit|regFile[0].reg_inst|inst_reg[0].reg_inst|q~q ;
wire \ProcCntrlUnit|ALUSrc~combout ;
wire \muxALUB|O[0]~8_combout ;
wire \muxALUB|O[0]~9_combout ;
wire \ALUUnit|muxFinal|O[0]~0_combout ;
wire \RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o~combout ;
wire \muxALUB|O[7]~0_combout ;
wire \muxALUB|O[6]~1_combout ;
wire \ALUCntrlUnit|WideOr0~0_combout ;
wire \ALUCntrlUnit|Mux1~0_combout ;
wire \ProcCntrlUnit|MemWrite~combout ;
wire \muxALUB|and2_inst|andInst[4].and_inst|o~combout ;
wire \muxALUB|and1_inst|andInst[4].and_inst|o~combout ;
wire \ALUUnit|LU_inst|muxUnit|O[4]~4_combout ;
wire \ALUUnit|muxFinal|and1_inst|andInst[4].and_inst|o~combout ;
wire \ALUUnit|muxFinal|and1_inst|andInst[5].and_inst|o~combout ;
wire \RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o~combout ;
wire \muxALUB|and1_inst|andInst[7].and_inst|o~combout ;
wire \ALUUnit|LU_inst|muxUnit|O[7]~7_combout ;
wire \ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~combout ;
wire \RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o~combout ;
wire \RegUnit|readData2Mux|and1_inst|andInst[5].and_inst|o~combout ;
wire \muxALUB|and2_inst|andInst[1].and_inst|o~combout ;
wire \muxALUB|and1_inst|andInst[1].and_inst|o~combout ;
wire \ALUUnit|LU_inst|muxUnit|O[1]~1_combout ;
wire \muxMem|O[1]~1_combout ;
wire \RegUnit|regFile[0].reg_inst|inst_reg[1].reg_inst|q~q ;
wire \RegUnit|readData2Mux|and1_inst|andInst[1].and_inst|o~combout ;
wire \muxMem|O[6]~6_combout ;
wire \RegUnit|regFile[0].reg_inst|inst_reg[6].reg_inst|q~q ;
wire \RegUnit|readData2Mux|and1_inst|andInst[6].and_inst|o~combout ;
wire \muxALUB|and1_inst|andInst[6].and_inst|o~combout ;
wire \RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o~combout ;
wire \ALUUnit|LU_inst|muxUnit|O[6]~6_combout ;
wire \ALUUnit|muxFinal|and1_inst|andInst[6].and_inst|o~combout ;
wire \muxMem|O[3]~3_combout ;
wire \RegUnit|regFile[0].reg_inst|inst_reg[3].reg_inst|q~q ;
wire \RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o~combout ;
wire \muxALUB|and1_inst|andInst[3].and_inst|o~combout ;
wire \muxALUB|and2_inst|andInst[3].and_inst|o~combout ;
wire \ALUUnit|LU_inst|muxUnit|O[3]~3_combout ;
wire \ALUUnit|muxFinal|and1_inst|andInst[3].and_inst|o~combout ;
wire \muxMem|O[2]~2_combout ;
wire \RegUnit|regFile[0].reg_inst|inst_reg[2].reg_inst|q~q ;
wire \RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o~combout ;
wire \muxALUB|and2_inst|andInst[2].and_inst|o~combout ;
wire \ALUUnit|LU_inst|muxUnit|O[2]~2_combout ;
wire \ALUUnit|muxFinal|and1_inst|andInst[2].and_inst|o~combout ;
wire \muxMem|O[4]~4_combout ;
wire \RegUnit|regFile[0].reg_inst|inst_reg[4].reg_inst|q~q ;
wire \RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o~combout ;
wire \muxALUB|O[4]~3_combout ;
wire \RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o~combout ;
wire \muxALUB|O[2]~5_combout ;
wire \muxALUB|O[1]~6_combout ;
wire \muxALUB|O[1]~7_combout ;
wire \ALUUnit|SLT_inst|LessThan0~1_cout ;
wire \ALUUnit|SLT_inst|LessThan0~3_cout ;
wire \ALUUnit|SLT_inst|LessThan0~5_cout ;
wire \ALUUnit|SLT_inst|LessThan0~7_cout ;
wire \ALUUnit|SLT_inst|LessThan0~9_cout ;
wire \ALUUnit|SLT_inst|LessThan0~11_cout ;
wire \ALUUnit|SLT_inst|LessThan0~13_cout ;
wire \ALUUnit|SLT_inst|LessThan0~14_combout ;
wire \ALUUnit|muxFinal|O[0]~1_combout ;
wire \PCReg|inst_reg[6].reg_inst|q~1_combout ;
wire \PCReg|inst_reg[6].reg_inst|q~2_combout ;
wire \PCReg|inst_reg[6].reg_inst|q~0_combout ;
wire \PCReg|inst_reg[6].reg_inst|q~feeder_combout ;
wire \PCReg|inst_reg[6].reg_inst|q~q ;
wire \PCReg|inst_reg[5].reg_inst|q~4_combout ;
wire \PCReg|inst_reg[5].reg_inst|q~5_combout ;
wire \PCReg|inst_reg[5].reg_inst|q~6_combout ;
wire \PCReg|inst_reg[5].reg_inst|q~0_combout ;
wire \PCReg|inst_reg[5].reg_inst|q~feeder_combout ;
wire \PCReg|inst_reg[5].reg_inst|q~q ;
wire \ALUCntrlUnit|ALUControl~0_combout ;
wire \ALUCntrlUnit|ALUControl[0]~1_combout ;
wire \ALUUnit|muxFinal|and1_inst|andInst[1].and_inst|o~combout ;
wire \ALUUnit|zero~1_combout ;
wire \PCReg|inst_reg[4].reg_inst|q~6_combout ;
wire \PCReg|inst_reg[4].reg_inst|q~8_combout ;
wire \PCReg|inst_reg[4].reg_inst|q~5_combout ;
wire \PCReg|inst_reg[4].reg_inst|q~0_combout ;
wire \PCReg|inst_reg[4].reg_inst|q~feeder_combout ;
wire \PCReg|inst_reg[4].reg_inst|q~q ;
wire \ALUUnit|comb~2_combout ;
wire \ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout ;
wire \muxMem|O[5]~5_combout ;
wire \RegUnit|regFile[0].reg_inst|inst_reg[5].reg_inst|q~q ;
wire \RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o~combout ;
wire \muxALUB|and2_inst|andInst[5].and_inst|o~combout ;
wire \ALUUnit|LU_inst|muxUnit|O[5]~5_combout ;
wire \ALUUnit|zero~0_combout ;
wire \PCReg|inst_reg[3].reg_inst|q~1_combout ;
wire \PCReg|inst_reg[3].reg_inst|q~2_combout ;
wire \PCReg|inst_reg[3].reg_inst|q~0_combout ;
wire \PCReg|inst_reg[3].reg_inst|q~feeder_combout ;
wire \PCReg|inst_reg[3].reg_inst|q~q ;
wire \JumpMux|O[2]~0_combout ;
wire \JumpMux|O[2]~1_combout ;
wire \JumpMux|O[2]~3_combout ;
wire \JumpMux|O[2]~2_combout ;
wire \JumpMux|O[2]~4_combout ;
wire \JumpMux|O[2]~5_combout ;
wire \JumpMux|O[2]~6_combout ;
wire \PCReg|inst_reg[2].reg_inst|q~q ;
wire \RegUnit|readData2Mux|and1_inst|andInst[0].and_inst|o~combout ;
wire \OutputMux|Out[0]~0_combout ;
wire \OutputMux|Out[0]~1_combout ;
wire \OutputMux|comb~3_combout ;
wire \OutputMux|Out[0]~2_combout ;
wire \OutputMux|Out[0]~3_combout ;
wire \OutputMux|Out[1]~4_combout ;
wire \RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o~combout ;
wire \OutputMux|comb~1_combout ;
wire \OutputMux|Out[1]~5_combout ;
wire \OutputMux|Out[1]~6_combout ;
wire \OutputMux|Out[1]~7_combout ;
wire \OutputMux|Out[2]~8_combout ;
wire \OutputMux|and1_inst|andInst[2].and_inst|o~combout ;
wire \OutputMux|Out[2]~9_combout ;
wire \OutputMux|Out[2]~10_combout ;
wire \OutputMux|Out[2]~11_combout ;
wire \OutputMux|Out[3]~15_combout ;
wire \OutputMux|Out[3]~16_combout ;
wire \RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o~combout ;
wire \OutputMux|Out[4]~17_combout ;
wire \OutputMux|comb~4_combout ;
wire \OutputMux|Out[4]~18_combout ;
wire \OutputMux|Out[4]~19_combout ;
wire \OutputMux|Out[4]~20_combout ;
wire \OutputMux|Out[5]~21_combout ;
wire \OutputMux|Out[5]~22_combout ;
wire \OutputMux|Out[5]~23_combout ;
wire \OutputMux|Out[5]~24_combout ;
wire \OutputMux|Out[6]~26_combout ;
wire \OutputMux|and2_inst|andInst[6].and_inst|o~combout ;
wire \OutputMux|Out[6]~27_combout ;
wire \OutputMux|Out~28_combout ;
wire \OutputMux|and1_inst|andInst[7].and_inst|o~combout ;
wire \OutputMux|Out~29_combout ;
wire \muxMem|O[7]~7_combout ;
wire \OutputMux|Out~30_combout ;
wire \ALUUnit|zero~2_combout ;
wire [31:0] \ROMUnit|altsyncram_component|auto_generated|q_a ;
wire [7:0] \RAMUnit|altsyncram_component|auto_generated|q_a ;

wire [17:0] \RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \RAMUnit|altsyncram_component|auto_generated|q_a [0] = \RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \RAMUnit|altsyncram_component|auto_generated|q_a [1] = \RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \RAMUnit|altsyncram_component|auto_generated|q_a [2] = \RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \RAMUnit|altsyncram_component|auto_generated|q_a [3] = \RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \RAMUnit|altsyncram_component|auto_generated|q_a [4] = \RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \RAMUnit|altsyncram_component|auto_generated|q_a [5] = \RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \RAMUnit|altsyncram_component|auto_generated|q_a [6] = \RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \RAMUnit|altsyncram_component|auto_generated|q_a [7] = \RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \ROMUnit|altsyncram_component|auto_generated|q_a [0] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [1] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [2] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [3] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [4] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [5] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [6] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [7] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [8] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [9] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [10] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [11] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [12] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [13] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [14] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [15] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [16] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [17] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [18] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [19] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [20] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [21] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [22] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [23] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [24] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [25] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [26] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [27] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [28] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [29] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [30] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \ROMUnit|altsyncram_component|auto_generated|q_a [31] = \ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ProcCntrlUnit|MemWrite~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GClock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o~combout ,\RegUnit|readData2Mux|and1_inst|andInst[6].and_inst|o~combout ,\RegUnit|readData2Mux|and1_inst|andInst[5].and_inst|o~combout ,
\RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o~combout ,\RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o~combout ,\RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o~combout ,\RegUnit|readData2Mux|and1_inst|andInst[1].and_inst|o~combout ,
\RegUnit|readData2Mux|and1_inst|andInst[0].and_inst|o~combout }),
	.portaaddr({\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~combout ,\ALUUnit|muxFinal|and1_inst|andInst[6].and_inst|o~combout ,\ALUUnit|muxFinal|and1_inst|andInst[5].and_inst|o~combout ,\ALUUnit|muxFinal|and1_inst|andInst[4].and_inst|o~combout ,
\ALUUnit|muxFinal|and1_inst|andInst[3].and_inst|o~combout ,\ALUUnit|muxFinal|and1_inst|andInst[2].and_inst|o~combout ,\ALUUnit|muxFinal|and1_inst|andInst[1].and_inst|o~combout ,\ALUUnit|muxFinal|O[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .init_file = "memory.mif";
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM1Port:RAMUnit|altsyncram:altsyncram_component|altsyncram_81h1:auto_generated|ALTSYNCRAM";
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAMUnit|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A80055;
// synopsys translate_on

// Location: FF_X30_Y11_N13
dffeas \RegUnit|regFile[0].reg_inst|inst_reg[7].reg_inst|q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\muxMem|O[7]~7_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ProcCntrlUnit|RegWrite~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnit|regFile[0].reg_inst|inst_reg[7].reg_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnit|regFile[0].reg_inst|inst_reg[7].reg_inst|q .is_wysiwyg = "true";
defparam \RegUnit|regFile[0].reg_inst|inst_reg[7].reg_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \muxALUB|O[5]~2 (
// Equation(s):
// \muxALUB|O[5]~2_combout  = (\ProcCntrlUnit|ALUSrc~combout  & ((\ROMUnit|altsyncram_component|auto_generated|q_a [5]))) # (!\ProcCntrlUnit|ALUSrc~combout  & (\RegUnit|readData2Mux|and1_inst|andInst[5].and_inst|o~combout ))

	.dataa(gnd),
	.datab(\RegUnit|readData2Mux|and1_inst|andInst[5].and_inst|o~combout ),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [5]),
	.datad(\ProcCntrlUnit|ALUSrc~combout ),
	.cin(gnd),
	.combout(\muxALUB|O[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|O[5]~2 .lut_mask = 16'hF0CC;
defparam \muxALUB|O[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \muxALUB|O[3]~4 (
// Equation(s):
// \muxALUB|O[3]~4_combout  = (\ProcCntrlUnit|ALUSrc~combout  & (\ROMUnit|altsyncram_component|auto_generated|q_a [3])) # (!\ProcCntrlUnit|ALUSrc~combout  & ((\RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o~combout )))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(\RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o~combout ),
	.datad(\ProcCntrlUnit|ALUSrc~combout ),
	.cin(gnd),
	.combout(\muxALUB|O[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|O[3]~4 .lut_mask = 16'hAAF0;
defparam \muxALUB|O[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \muxALUB|and2_inst|andInst[0].and_inst|o (
// Equation(s):
// \muxALUB|and2_inst|andInst[0].and_inst|o~combout  = (\ROMUnit|altsyncram_component|auto_generated|q_a [0] & ((\ProcCntrlUnit|MemWrite~combout ) # ((\ProcCntrlUnit|ALUSrc~0_combout ) # (\ProcCntrlUnit|MemRead~combout ))))

	.dataa(\ProcCntrlUnit|MemWrite~combout ),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [0]),
	.datac(\ProcCntrlUnit|ALUSrc~0_combout ),
	.datad(\ProcCntrlUnit|MemRead~combout ),
	.cin(gnd),
	.combout(\muxALUB|and2_inst|andInst[0].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|and2_inst|andInst[0].and_inst|o .lut_mask = 16'hCCC8;
defparam \muxALUB|and2_inst|andInst[0].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneive_lcell_comb \muxALUB|and1_inst|andInst[2].and_inst|o (
// Equation(s):
// \muxALUB|and1_inst|andInst[2].and_inst|o~combout  = (!\ProcCntrlUnit|MemWrite~combout  & (\RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o~combout  & (!\ProcCntrlUnit|ALUSrc~0_combout  & !\ProcCntrlUnit|MemRead~combout )))

	.dataa(\ProcCntrlUnit|MemWrite~combout ),
	.datab(\RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o~combout ),
	.datac(\ProcCntrlUnit|ALUSrc~0_combout ),
	.datad(\ProcCntrlUnit|MemRead~combout ),
	.cin(gnd),
	.combout(\muxALUB|and1_inst|andInst[2].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|and1_inst|andInst[2].and_inst|o .lut_mask = 16'h0004;
defparam \muxALUB|and1_inst|andInst[2].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N8
cycloneive_lcell_comb \OutputMux|Out[3]~12 (
// Equation(s):
// \OutputMux|Out[3]~12_combout  = (\ROMUnit|altsyncram_component|auto_generated|q_a [31] & (\ProcCntrlUnit|MemWrite~0_combout  & (\OutputMux|Out[0]~1_combout  & !\ROMUnit|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [31]),
	.datab(\ProcCntrlUnit|MemWrite~0_combout ),
	.datac(\OutputMux|Out[0]~1_combout ),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\OutputMux|Out[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[3]~12 .lut_mask = 16'h0080;
defparam \OutputMux|Out[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N6
cycloneive_lcell_comb \OutputMux|Out[3]~13 (
// Equation(s):
// \OutputMux|Out[3]~13_combout  = (\RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o~combout  & ((\OutputMux|comb~0_combout ) # ((\OutputMux|comb~1_combout  & \RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o~combout )))) # 
// (!\RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o~combout  & (\OutputMux|comb~1_combout  & ((\RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o~combout ))))

	.dataa(\RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o~combout ),
	.datab(\OutputMux|comb~1_combout ),
	.datac(\OutputMux|comb~0_combout ),
	.datad(\RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o~combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[3]~13 .lut_mask = 16'hECA0;
defparam \OutputMux|Out[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N14
cycloneive_lcell_comb \OutputMux|Out[3]~14 (
// Equation(s):
// \OutputMux|Out[3]~14_combout  = (\OutputMux|Out[3]~12_combout ) # ((\OutputMux|Out[3]~13_combout ) # ((!\OutputMux|comb~4_combout  & \PCReg|inst_reg[3].reg_inst|q~q )))

	.dataa(\OutputMux|Out[3]~12_combout ),
	.datab(\OutputMux|comb~4_combout ),
	.datac(\OutputMux|Out[3]~13_combout ),
	.datad(\PCReg|inst_reg[3].reg_inst|q~q ),
	.cin(gnd),
	.combout(\OutputMux|Out[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[3]~14 .lut_mask = 16'hFBFA;
defparam \OutputMux|Out[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneive_lcell_comb \muxALUB|and1_inst|andInst[5].and_inst|o (
// Equation(s):
// \muxALUB|and1_inst|andInst[5].and_inst|o~combout  = (!\ProcCntrlUnit|MemWrite~combout  & (!\ProcCntrlUnit|ALUSrc~0_combout  & (\RegUnit|readData2Mux|and1_inst|andInst[5].and_inst|o~combout  & !\ProcCntrlUnit|MemRead~combout )))

	.dataa(\ProcCntrlUnit|MemWrite~combout ),
	.datab(\ProcCntrlUnit|ALUSrc~0_combout ),
	.datac(\RegUnit|readData2Mux|and1_inst|andInst[5].and_inst|o~combout ),
	.datad(\ProcCntrlUnit|MemRead~combout ),
	.cin(gnd),
	.combout(\muxALUB|and1_inst|andInst[5].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|and1_inst|andInst[5].and_inst|o .lut_mask = 16'h0010;
defparam \muxALUB|and1_inst|andInst[5].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneive_lcell_comb \muxALUB|and2_inst|andInst[6].and_inst|o (
// Equation(s):
// \muxALUB|and2_inst|andInst[6].and_inst|o~combout  = (\ROMUnit|altsyncram_component|auto_generated|q_a [6] & ((\ProcCntrlUnit|ALUSrc~0_combout ) # ((\ProcCntrlUnit|MemWrite~combout ) # (\ProcCntrlUnit|MemRead~combout ))))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [6]),
	.datab(\ProcCntrlUnit|ALUSrc~0_combout ),
	.datac(\ProcCntrlUnit|MemWrite~combout ),
	.datad(\ProcCntrlUnit|MemRead~combout ),
	.cin(gnd),
	.combout(\muxALUB|and2_inst|andInst[6].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|and2_inst|andInst[6].and_inst|o .lut_mask = 16'hAAA8;
defparam \muxALUB|and2_inst|andInst[6].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \OutputMux|Out[6]~25 (
// Equation(s):
// \OutputMux|Out[6]~25_combout  = (\OutputMux|comb~0_combout  & ((\RegUnit|readData2Mux|and1_inst|andInst[6].and_inst|o~combout ) # ((\OutputMux|comb~1_combout  & \RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o~combout )))) # 
// (!\OutputMux|comb~0_combout  & (\OutputMux|comb~1_combout  & (\RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o~combout )))

	.dataa(\OutputMux|comb~0_combout ),
	.datab(\OutputMux|comb~1_combout ),
	.datac(\RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o~combout ),
	.datad(\RegUnit|readData2Mux|and1_inst|andInst[6].and_inst|o~combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[6]~25 .lut_mask = 16'hEAC0;
defparam \OutputMux|Out[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_lcell_comb \muxALUB|and2_inst|andInst[7].and_inst|o (
// Equation(s):
// \muxALUB|and2_inst|andInst[7].and_inst|o~combout  = (\ROMUnit|altsyncram_component|auto_generated|q_a [7] & ((\ProcCntrlUnit|ALUSrc~0_combout ) # ((\ProcCntrlUnit|MemWrite~combout ) # (\ProcCntrlUnit|MemRead~combout ))))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [7]),
	.datab(\ProcCntrlUnit|ALUSrc~0_combout ),
	.datac(\ProcCntrlUnit|MemWrite~combout ),
	.datad(\ProcCntrlUnit|MemRead~combout ),
	.cin(gnd),
	.combout(\muxALUB|and2_inst|andInst[7].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|and2_inst|andInst[7].and_inst|o .lut_mask = 16'hAAA8;
defparam \muxALUB|and2_inst|andInst[7].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
cycloneive_lcell_comb \PCReg|inst_reg[5].reg_inst|q~3 (
// Equation(s):
// \PCReg|inst_reg[5].reg_inst|q~3_combout  = ((!\PCReg|inst_reg[2].reg_inst|q~q ) # (!\PCReg|inst_reg[4].reg_inst|q~q )) # (!\PCReg|inst_reg[3].reg_inst|q~q )

	.dataa(\PCReg|inst_reg[3].reg_inst|q~q ),
	.datab(gnd),
	.datac(\PCReg|inst_reg[4].reg_inst|q~q ),
	.datad(\PCReg|inst_reg[2].reg_inst|q~q ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[5].reg_inst|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[5].reg_inst|q~3 .lut_mask = 16'h5FFF;
defparam \PCReg|inst_reg[5].reg_inst|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \PCReg|inst_reg[6].reg_inst|q~3 (
// Equation(s):
// \PCReg|inst_reg[6].reg_inst|q~3_combout  = \PCReg|inst_reg[6].reg_inst|q~q  $ (\Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PCReg|inst_reg[6].reg_inst|q~q ),
	.datad(\Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[6].reg_inst|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[6].reg_inst|q~3 .lut_mask = 16'h0FF0;
defparam \PCReg|inst_reg[6].reg_inst|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \PCReg|inst_reg[7].reg_inst|q~1 (
// Equation(s):
// \PCReg|inst_reg[7].reg_inst|q~1_combout  = \PCReg|inst_reg[7].reg_inst|q~q  $ (((\PCReg|inst_reg[6].reg_inst|q~q  & \Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout )))

	.dataa(\PCReg|inst_reg[6].reg_inst|q~q ),
	.datab(\PCReg|inst_reg[7].reg_inst|q~q ),
	.datac(gnd),
	.datad(\Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[7].reg_inst|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[7].reg_inst|q~1 .lut_mask = 16'h66CC;
defparam \PCReg|inst_reg[7].reg_inst|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N26
cycloneive_lcell_comb \PCReg|inst_reg[4].reg_inst|q~7 (
// Equation(s):
// \PCReg|inst_reg[4].reg_inst|q~7_combout  = \PCReg|inst_reg[4].reg_inst|q~q  $ (((\PCReg|inst_reg[3].reg_inst|q~q  & \PCReg|inst_reg[2].reg_inst|q~q )))

	.dataa(\PCReg|inst_reg[3].reg_inst|q~q ),
	.datab(gnd),
	.datac(\PCReg|inst_reg[4].reg_inst|q~q ),
	.datad(\PCReg|inst_reg[2].reg_inst|q~q ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[4].reg_inst|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[4].reg_inst|q~7 .lut_mask = 16'h5AF0;
defparam \PCReg|inst_reg[4].reg_inst|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \MuxOut[0]~output (
	.i(\OutputMux|Out[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[0]~output .bus_hold = "false";
defparam \MuxOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \MuxOut[1]~output (
	.i(\OutputMux|Out[1]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[1]~output .bus_hold = "false";
defparam \MuxOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \MuxOut[2]~output (
	.i(\OutputMux|Out[2]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[2]~output .bus_hold = "false";
defparam \MuxOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \MuxOut[3]~output (
	.i(\OutputMux|Out[3]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[3]~output .bus_hold = "false";
defparam \MuxOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \MuxOut[4]~output (
	.i(\OutputMux|Out[4]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[4]~output .bus_hold = "false";
defparam \MuxOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \MuxOut[5]~output (
	.i(\OutputMux|Out[5]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[5]~output .bus_hold = "false";
defparam \MuxOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \MuxOut[6]~output (
	.i(\OutputMux|Out[6]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[6]~output .bus_hold = "false";
defparam \MuxOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \MuxOut[7]~output (
	.i(\OutputMux|Out~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[7]~output .bus_hold = "false";
defparam \MuxOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \InstructionOut[0]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[0]~output .bus_hold = "false";
defparam \InstructionOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \InstructionOut[1]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[1]~output .bus_hold = "false";
defparam \InstructionOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \InstructionOut[2]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[2]~output .bus_hold = "false";
defparam \InstructionOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \InstructionOut[3]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[3]~output .bus_hold = "false";
defparam \InstructionOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \InstructionOut[4]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[4]~output .bus_hold = "false";
defparam \InstructionOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \InstructionOut[5]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[5]~output .bus_hold = "false";
defparam \InstructionOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \InstructionOut[6]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[6]~output .bus_hold = "false";
defparam \InstructionOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \InstructionOut[7]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[7]~output .bus_hold = "false";
defparam \InstructionOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \InstructionOut[8]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[8]~output .bus_hold = "false";
defparam \InstructionOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \InstructionOut[9]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[9]~output .bus_hold = "false";
defparam \InstructionOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \InstructionOut[10]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[10]~output .bus_hold = "false";
defparam \InstructionOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \InstructionOut[11]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[11]~output .bus_hold = "false";
defparam \InstructionOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \InstructionOut[12]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[12]~output .bus_hold = "false";
defparam \InstructionOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \InstructionOut[13]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[13]~output .bus_hold = "false";
defparam \InstructionOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \InstructionOut[14]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[14]~output .bus_hold = "false";
defparam \InstructionOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \InstructionOut[15]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[15]~output .bus_hold = "false";
defparam \InstructionOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \InstructionOut[16]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[16]~output .bus_hold = "false";
defparam \InstructionOut[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \InstructionOut[17]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[17]~output .bus_hold = "false";
defparam \InstructionOut[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \InstructionOut[18]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[18]~output .bus_hold = "false";
defparam \InstructionOut[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \InstructionOut[19]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[19]~output .bus_hold = "false";
defparam \InstructionOut[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \InstructionOut[20]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[20]~output .bus_hold = "false";
defparam \InstructionOut[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \InstructionOut[21]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[21]~output .bus_hold = "false";
defparam \InstructionOut[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \InstructionOut[22]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[22]~output .bus_hold = "false";
defparam \InstructionOut[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \InstructionOut[23]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[23]~output .bus_hold = "false";
defparam \InstructionOut[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \InstructionOut[24]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[24]~output .bus_hold = "false";
defparam \InstructionOut[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \InstructionOut[25]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[25]~output .bus_hold = "false";
defparam \InstructionOut[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \InstructionOut[26]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[26]~output .bus_hold = "false";
defparam \InstructionOut[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \InstructionOut[27]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[27]~output .bus_hold = "false";
defparam \InstructionOut[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \InstructionOut[28]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[28]~output .bus_hold = "false";
defparam \InstructionOut[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \InstructionOut[29]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[29]~output .bus_hold = "false";
defparam \InstructionOut[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \InstructionOut[30]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[30]~output .bus_hold = "false";
defparam \InstructionOut[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \InstructionOut[31]~output (
	.i(\ROMUnit|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[31]~output .bus_hold = "false";
defparam \InstructionOut[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \BranchOut~output (
	.i(\ProcCntrlUnit|ALUOp[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchOut~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchOut~output .bus_hold = "false";
defparam \BranchOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \ZeroOut~output (
	.i(!\ALUUnit|zero~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ZeroOut~output_o ),
	.obar());
// synopsys translate_off
defparam \ZeroOut~output .bus_hold = "false";
defparam \ZeroOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \MemWriteOut~output (
	.i(\ProcCntrlUnit|MemWrite~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemWriteOut~output_o ),
	.obar());
// synopsys translate_off
defparam \MemWriteOut~output .bus_hold = "false";
defparam \MemWriteOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \RegWriteOut~output (
	.i(\ProcCntrlUnit|RegWrite~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RegWriteOut~output_o ),
	.obar());
// synopsys translate_off
defparam \RegWriteOut~output .bus_hold = "false";
defparam \RegWriteOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N8
cycloneive_io_ibuf \ValueSelect[2]~input (
	.i(ValueSelect[2]),
	.ibar(gnd),
	.o(\ValueSelect[2]~input_o ));
// synopsys translate_off
defparam \ValueSelect[2]~input .bus_hold = "false";
defparam \ValueSelect[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N1
cycloneive_io_ibuf \ValueSelect[0]~input (
	.i(ValueSelect[0]),
	.ibar(gnd),
	.o(\ValueSelect[0]~input_o ));
// synopsys translate_off
defparam \ValueSelect[0]~input .bus_hold = "false";
defparam \ValueSelect[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N15
cycloneive_io_ibuf \ValueSelect[1]~input (
	.i(ValueSelect[1]),
	.ibar(gnd),
	.o(\ValueSelect[1]~input_o ));
// synopsys translate_off
defparam \ValueSelect[1]~input .bus_hold = "false";
defparam \ValueSelect[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cycloneive_lcell_comb \OutputMux|comb~2 (
// Equation(s):
// \OutputMux|comb~2_combout  = (\ValueSelect[2]~input_o  & (!\ValueSelect[0]~input_o  & !\ValueSelect[1]~input_o ))

	.dataa(gnd),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutputMux|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|comb~2 .lut_mask = 16'h000C;
defparam \OutputMux|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cycloneive_lcell_comb \OutputMux|comb~0 (
// Equation(s):
// \OutputMux|comb~0_combout  = (!\ValueSelect[2]~input_o  & (\ValueSelect[0]~input_o  & \ValueSelect[1]~input_o ))

	.dataa(gnd),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutputMux|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|comb~0 .lut_mask = 16'h3000;
defparam \OutputMux|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \GClock~input (
	.i(GClock),
	.ibar(gnd),
	.o(\GClock~input_o ));
// synopsys translate_off
defparam \GClock~input .bus_hold = "false";
defparam \GClock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \GClock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\GClock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\GClock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \GClock~inputclkctrl .clock_type = "global clock";
defparam \GClock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cycloneive_lcell_comb \PCReg|inst_reg[3].reg_inst|q~3 (
// Equation(s):
// \PCReg|inst_reg[3].reg_inst|q~3_combout  = \PCReg|inst_reg[3].reg_inst|q~q  $ (\PCReg|inst_reg[2].reg_inst|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PCReg|inst_reg[3].reg_inst|q~q ),
	.datad(\PCReg|inst_reg[2].reg_inst|q~q ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[3].reg_inst|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[3].reg_inst|q~3 .lut_mask = 16'h0FF0;
defparam \PCReg|inst_reg[3].reg_inst|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \PCReg|inst_reg[5].reg_inst|q~7 (
// Equation(s):
// \PCReg|inst_reg[5].reg_inst|q~7_combout  = \PCReg|inst_reg[5].reg_inst|q~q  $ (((\PCReg|inst_reg[4].reg_inst|q~q  & (\PCReg|inst_reg[2].reg_inst|q~q  & \PCReg|inst_reg[3].reg_inst|q~q ))))

	.dataa(\PCReg|inst_reg[4].reg_inst|q~q ),
	.datab(\PCReg|inst_reg[5].reg_inst|q~q ),
	.datac(\PCReg|inst_reg[2].reg_inst|q~q ),
	.datad(\PCReg|inst_reg[3].reg_inst|q~q ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[5].reg_inst|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[5].reg_inst|q~7 .lut_mask = 16'h6CCC;
defparam \PCReg|inst_reg[5].reg_inst|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GClock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\PCReg|inst_reg[7].reg_inst|q~q ,\PCReg|inst_reg[6].reg_inst|q~q ,\PCReg|inst_reg[5].reg_inst|q~q ,\PCReg|inst_reg[4].reg_inst|q~q ,\PCReg|inst_reg[3].reg_inst|q~q ,\PCReg|inst_reg[2].reg_inst|q~q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .init_file = "instruction.mif";
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ROM1Port:ROMUnit|altsyncram:altsyncram_component|altsyncram_4ia1:auto_generated|ALTSYNCRAM";
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROMUnit|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001021FFFA00000000000000000000000000001022FFFF0000000000000000000000000000AC01000300000000000000000000000000000043082000000000000000000000000000008C03000100000000000000000000000000008C020000;
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \ProcCntrlUnit|ALUOp[0]~0 (
// Equation(s):
// \ProcCntrlUnit|ALUOp[0]~0_combout  = (\ProcCntrlUnit|Jump~0_combout  & (\ROMUnit|altsyncram_component|auto_generated|q_a [28] & !\ROMUnit|altsyncram_component|auto_generated|q_a [27]))

	.dataa(\ProcCntrlUnit|Jump~0_combout ),
	.datab(gnd),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [28]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\ProcCntrlUnit|ALUOp[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProcCntrlUnit|ALUOp[0]~0 .lut_mask = 16'h00A0;
defparam \ProcCntrlUnit|ALUOp[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
cycloneive_lcell_comb \Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0 (
// Equation(s):
// \Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout  = (\PCReg|inst_reg[4].reg_inst|q~q  & (\PCReg|inst_reg[5].reg_inst|q~q  & (\PCReg|inst_reg[2].reg_inst|q~q  & \PCReg|inst_reg[3].reg_inst|q~q )))

	.dataa(\PCReg|inst_reg[4].reg_inst|q~q ),
	.datab(\PCReg|inst_reg[5].reg_inst|q~q ),
	.datac(\PCReg|inst_reg[2].reg_inst|q~q ),
	.datad(\PCReg|inst_reg[3].reg_inst|q~q ),
	.cin(gnd),
	.combout(\Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0 .lut_mask = 16'h8000;
defparam \Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N22
cycloneive_lcell_comb \Add4Unit|adder_inst|adderInst[4].adder_inst|Cout~0 (
// Equation(s):
// \Add4Unit|adder_inst|adderInst[4].adder_inst|Cout~0_combout  = (\PCReg|inst_reg[3].reg_inst|q~q  & (\PCReg|inst_reg[4].reg_inst|q~q  & \PCReg|inst_reg[2].reg_inst|q~q ))

	.dataa(\PCReg|inst_reg[3].reg_inst|q~q ),
	.datab(gnd),
	.datac(\PCReg|inst_reg[4].reg_inst|q~q ),
	.datad(\PCReg|inst_reg[2].reg_inst|q~q ),
	.cin(gnd),
	.combout(\Add4Unit|adder_inst|adderInst[4].adder_inst|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add4Unit|adder_inst|adderInst[4].adder_inst|Cout~0 .lut_mask = 16'hA000;
defparam \Add4Unit|adder_inst|adderInst[4].adder_inst|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N4
cycloneive_lcell_comb \Add4Unit|adder_inst|adderInst[3].adder_inst|Cout~0 (
// Equation(s):
// \Add4Unit|adder_inst|adderInst[3].adder_inst|Cout~0_combout  = (\PCReg|inst_reg[3].reg_inst|q~q  & \PCReg|inst_reg[2].reg_inst|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PCReg|inst_reg[3].reg_inst|q~q ),
	.datad(\PCReg|inst_reg[2].reg_inst|q~q ),
	.cin(gnd),
	.combout(\Add4Unit|adder_inst|adderInst[3].adder_inst|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add4Unit|adder_inst|adderInst[3].adder_inst|Cout~0 .lut_mask = 16'hF000;
defparam \Add4Unit|adder_inst|adderInst[3].adder_inst|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N2
cycloneive_lcell_comb \BranchCalc|adderInst[3].adder_inst|Cout~0 (
// Equation(s):
// \BranchCalc|adderInst[3].adder_inst|Cout~0_combout  = (\PCReg|inst_reg[3].reg_inst|q~q  & (!\PCReg|inst_reg[2].reg_inst|q~q  & ((\ROMUnit|altsyncram_component|auto_generated|q_a [3]) # (\ROMUnit|altsyncram_component|auto_generated|q_a [2])))) # 
// (!\PCReg|inst_reg[3].reg_inst|q~q  & (\ROMUnit|altsyncram_component|auto_generated|q_a [3] & ((\PCReg|inst_reg[2].reg_inst|q~q ) # (\ROMUnit|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\PCReg|inst_reg[3].reg_inst|q~q ),
	.datab(\PCReg|inst_reg[2].reg_inst|q~q ),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [3]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\BranchCalc|adderInst[3].adder_inst|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \BranchCalc|adderInst[3].adder_inst|Cout~0 .lut_mask = 16'h7260;
defparam \BranchCalc|adderInst[3].adder_inst|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N20
cycloneive_lcell_comb \BranchCalc|adderInst[4].adder_inst|Cout~0 (
// Equation(s):
// \BranchCalc|adderInst[4].adder_inst|Cout~0_combout  = (\ROMUnit|altsyncram_component|auto_generated|q_a [4] & ((\BranchCalc|adderInst[3].adder_inst|Cout~0_combout ) # (\PCReg|inst_reg[4].reg_inst|q~q  $ 
// (\Add4Unit|adder_inst|adderInst[3].adder_inst|Cout~0_combout )))) # (!\ROMUnit|altsyncram_component|auto_generated|q_a [4] & (\BranchCalc|adderInst[3].adder_inst|Cout~0_combout  & (\PCReg|inst_reg[4].reg_inst|q~q  $ 
// (\Add4Unit|adder_inst|adderInst[3].adder_inst|Cout~0_combout ))))

	.dataa(\PCReg|inst_reg[4].reg_inst|q~q ),
	.datab(\Add4Unit|adder_inst|adderInst[3].adder_inst|Cout~0_combout ),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [4]),
	.datad(\BranchCalc|adderInst[3].adder_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\BranchCalc|adderInst[4].adder_inst|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \BranchCalc|adderInst[4].adder_inst|Cout~0 .lut_mask = 16'hF660;
defparam \BranchCalc|adderInst[4].adder_inst|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N10
cycloneive_lcell_comb \BranchCalc|adderInst[5].adder_inst|Cout~0 (
// Equation(s):
// \BranchCalc|adderInst[5].adder_inst|Cout~0_combout  = (\ROMUnit|altsyncram_component|auto_generated|q_a [5] & ((\BranchCalc|adderInst[4].adder_inst|Cout~0_combout ) # (\PCReg|inst_reg[5].reg_inst|q~q  $ 
// (\Add4Unit|adder_inst|adderInst[4].adder_inst|Cout~0_combout )))) # (!\ROMUnit|altsyncram_component|auto_generated|q_a [5] & (\BranchCalc|adderInst[4].adder_inst|Cout~0_combout  & (\PCReg|inst_reg[5].reg_inst|q~q  $ 
// (\Add4Unit|adder_inst|adderInst[4].adder_inst|Cout~0_combout ))))

	.dataa(\PCReg|inst_reg[5].reg_inst|q~q ),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [5]),
	.datac(\Add4Unit|adder_inst|adderInst[4].adder_inst|Cout~0_combout ),
	.datad(\BranchCalc|adderInst[4].adder_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\BranchCalc|adderInst[5].adder_inst|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \BranchCalc|adderInst[5].adder_inst|Cout~0 .lut_mask = 16'hDE48;
defparam \BranchCalc|adderInst[5].adder_inst|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \PCReg|inst_reg[7].reg_inst|q~2 (
// Equation(s):
// \PCReg|inst_reg[7].reg_inst|q~2_combout  = (\PCReg|inst_reg[6].reg_inst|q~q  & ((\Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout  & ((!\ROMUnit|altsyncram_component|auto_generated|q_a [6]) # (!\BranchCalc|adderInst[5].adder_inst|Cout~0_combout 
// ))) # (!\Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout  & ((\BranchCalc|adderInst[5].adder_inst|Cout~0_combout ) # (\ROMUnit|altsyncram_component|auto_generated|q_a [6]))))) # (!\PCReg|inst_reg[6].reg_inst|q~q  & 
// ((\Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout  & ((\BranchCalc|adderInst[5].adder_inst|Cout~0_combout ) # (\ROMUnit|altsyncram_component|auto_generated|q_a [6]))) # (!\Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout  & 
// (\BranchCalc|adderInst[5].adder_inst|Cout~0_combout  & \ROMUnit|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\PCReg|inst_reg[6].reg_inst|q~q ),
	.datab(\Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout ),
	.datac(\BranchCalc|adderInst[5].adder_inst|Cout~0_combout ),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\PCReg|inst_reg[7].reg_inst|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[7].reg_inst|q~2 .lut_mask = 16'h7EE8;
defparam \PCReg|inst_reg[7].reg_inst|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneive_lcell_comb \PCReg|inst_reg[7].reg_inst|q~3 (
// Equation(s):
// \PCReg|inst_reg[7].reg_inst|q~3_combout  = \PCReg|inst_reg[7].reg_inst|q~q  $ (\ROMUnit|altsyncram_component|auto_generated|q_a [7] $ (\PCReg|inst_reg[7].reg_inst|q~2_combout ))

	.dataa(gnd),
	.datab(\PCReg|inst_reg[7].reg_inst|q~q ),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [7]),
	.datad(\PCReg|inst_reg[7].reg_inst|q~2_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[7].reg_inst|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[7].reg_inst|q~3 .lut_mask = 16'hC33C;
defparam \PCReg|inst_reg[7].reg_inst|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
cycloneive_lcell_comb \PCReg|inst_reg[7].reg_inst|q~4 (
// Equation(s):
// \PCReg|inst_reg[7].reg_inst|q~4_combout  = (\ProcCntrlUnit|ALUOp[0]~0_combout  & ((\ALUUnit|zero~0_combout  & (\PCReg|inst_reg[7].reg_inst|q~1_combout )) # (!\ALUUnit|zero~0_combout  & ((\PCReg|inst_reg[7].reg_inst|q~3_combout ))))) # 
// (!\ProcCntrlUnit|ALUOp[0]~0_combout  & (\PCReg|inst_reg[7].reg_inst|q~1_combout ))

	.dataa(\PCReg|inst_reg[7].reg_inst|q~1_combout ),
	.datab(\ProcCntrlUnit|ALUOp[0]~0_combout ),
	.datac(\PCReg|inst_reg[7].reg_inst|q~3_combout ),
	.datad(\ALUUnit|zero~0_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[7].reg_inst|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[7].reg_inst|q~4 .lut_mask = 16'hAAE2;
defparam \PCReg|inst_reg[7].reg_inst|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \PCReg|inst_reg[7].reg_inst|q~0 (
// Equation(s):
// \PCReg|inst_reg[7].reg_inst|q~0_combout  = (\ALUUnit|zero~1_combout  & (\PCReg|inst_reg[7].reg_inst|q~1_combout )) # (!\ALUUnit|zero~1_combout  & ((\ALUUnit|muxFinal|O[0]~1_combout  & (\PCReg|inst_reg[7].reg_inst|q~1_combout )) # 
// (!\ALUUnit|muxFinal|O[0]~1_combout  & ((\PCReg|inst_reg[7].reg_inst|q~4_combout )))))

	.dataa(\PCReg|inst_reg[7].reg_inst|q~1_combout ),
	.datab(\ALUUnit|zero~1_combout ),
	.datac(\ALUUnit|muxFinal|O[0]~1_combout ),
	.datad(\PCReg|inst_reg[7].reg_inst|q~4_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[7].reg_inst|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[7].reg_inst|q~0 .lut_mask = 16'hABA8;
defparam \PCReg|inst_reg[7].reg_inst|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \PCReg|inst_reg[7].reg_inst|q~feeder (
// Equation(s):
// \PCReg|inst_reg[7].reg_inst|q~feeder_combout  = \PCReg|inst_reg[7].reg_inst|q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCReg|inst_reg[7].reg_inst|q~0_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[7].reg_inst|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[7].reg_inst|q~feeder .lut_mask = 16'hFF00;
defparam \PCReg|inst_reg[7].reg_inst|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \GResetBar~input (
	.i(GResetBar),
	.ibar(gnd),
	.o(\GResetBar~input_o ));
// synopsys translate_off
defparam \GResetBar~input .bus_hold = "false";
defparam \GResetBar~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \GResetBar~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\GResetBar~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\GResetBar~inputclkctrl_outclk ));
// synopsys translate_off
defparam \GResetBar~inputclkctrl .clock_type = "global clock";
defparam \GResetBar~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \ProcCntrlUnit|Jump~0 (
// Equation(s):
// \ProcCntrlUnit|Jump~0_combout  = (!\ROMUnit|altsyncram_component|auto_generated|q_a [30] & (!\ROMUnit|altsyncram_component|auto_generated|q_a [29] & (!\ROMUnit|altsyncram_component|auto_generated|q_a [26] & 
// !\ROMUnit|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [30]),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [29]),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [26]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\ProcCntrlUnit|Jump~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProcCntrlUnit|Jump~0 .lut_mask = 16'h0001;
defparam \ProcCntrlUnit|Jump~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \ProcCntrlUnit|Jump (
// Equation(s):
// \ProcCntrlUnit|Jump~combout  = (!\ROMUnit|altsyncram_component|auto_generated|q_a [28] & (\ROMUnit|altsyncram_component|auto_generated|q_a [27] & \ProcCntrlUnit|Jump~0_combout ))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [27]),
	.datad(\ProcCntrlUnit|Jump~0_combout ),
	.cin(gnd),
	.combout(\ProcCntrlUnit|Jump~combout ),
	.cout());
// synopsys translate_off
defparam \ProcCntrlUnit|Jump .lut_mask = 16'h5000;
defparam \ProcCntrlUnit|Jump .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N25
dffeas \PCReg|inst_reg[7].reg_inst|q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\PCReg|inst_reg[7].reg_inst|q~feeder_combout ),
	.asdata(\ROMUnit|altsyncram_component|auto_generated|q_a [5]),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ProcCntrlUnit|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCReg|inst_reg[7].reg_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCReg|inst_reg[7].reg_inst|q .is_wysiwyg = "true";
defparam \PCReg|inst_reg[7].reg_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneive_lcell_comb \RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o (
// Equation(s):
// \RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o~combout  = (\RegUnit|regFile[0].reg_inst|inst_reg[0].reg_inst|q~q  & (!\ROMUnit|altsyncram_component|auto_generated|q_a [21] & (!\ROMUnit|altsyncram_component|auto_generated|q_a [22] & 
// !\ROMUnit|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\RegUnit|regFile[0].reg_inst|inst_reg[0].reg_inst|q~q ),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [21]),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [22]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o .lut_mask = 16'h0002;
defparam \RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \ProcCntrlUnit|ALUSrc~0 (
// Equation(s):
// \ProcCntrlUnit|ALUSrc~0_combout  = (\ProcCntrlUnit|Jump~0_combout  & (\ROMUnit|altsyncram_component|auto_generated|q_a [27] $ (\ROMUnit|altsyncram_component|auto_generated|q_a [28])))

	.dataa(gnd),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [27]),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [28]),
	.datad(\ProcCntrlUnit|Jump~0_combout ),
	.cin(gnd),
	.combout(\ProcCntrlUnit|ALUSrc~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProcCntrlUnit|ALUSrc~0 .lut_mask = 16'h3C00;
defparam \ProcCntrlUnit|ALUSrc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \ProcCntrlUnit|MemWrite~0 (
// Equation(s):
// \ProcCntrlUnit|MemWrite~0_combout  = (!\ROMUnit|altsyncram_component|auto_generated|q_a [30] & (!\ROMUnit|altsyncram_component|auto_generated|q_a [28] & (\ROMUnit|altsyncram_component|auto_generated|q_a [26] & 
// \ROMUnit|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [30]),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [28]),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [26]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\ProcCntrlUnit|MemWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProcCntrlUnit|MemWrite~0 .lut_mask = 16'h1000;
defparam \ProcCntrlUnit|MemWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \ProcCntrlUnit|MemRead (
// Equation(s):
// \ProcCntrlUnit|MemRead~combout  = (\ROMUnit|altsyncram_component|auto_generated|q_a [31] & (\ProcCntrlUnit|MemWrite~0_combout  & !\ROMUnit|altsyncram_component|auto_generated|q_a [29]))

	.dataa(gnd),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [31]),
	.datac(\ProcCntrlUnit|MemWrite~0_combout ),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\ProcCntrlUnit|MemRead~combout ),
	.cout());
// synopsys translate_off
defparam \ProcCntrlUnit|MemRead .lut_mask = 16'h00C0;
defparam \ProcCntrlUnit|MemRead .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \muxALUB|and1_inst|andInst[0].and_inst|o (
// Equation(s):
// \muxALUB|and1_inst|andInst[0].and_inst|o~combout  = (!\ProcCntrlUnit|MemWrite~combout  & (!\ProcCntrlUnit|ALUSrc~0_combout  & (\RegUnit|readData2Mux|and1_inst|andInst[0].and_inst|o~combout  & !\ProcCntrlUnit|MemRead~combout )))

	.dataa(\ProcCntrlUnit|MemWrite~combout ),
	.datab(\ProcCntrlUnit|ALUSrc~0_combout ),
	.datac(\RegUnit|readData2Mux|and1_inst|andInst[0].and_inst|o~combout ),
	.datad(\ProcCntrlUnit|MemRead~combout ),
	.cin(gnd),
	.combout(\muxALUB|and1_inst|andInst[0].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|and1_inst|andInst[0].and_inst|o .lut_mask = 16'h0010;
defparam \muxALUB|and1_inst|andInst[0].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cycloneive_lcell_comb \ALUUnit|LU_inst|muxUnit|O[0]~0 (
// Equation(s):
// \ALUUnit|LU_inst|muxUnit|O[0]~0_combout  = (\ALUCntrlUnit|ALUControl[0]~1_combout  & ((\muxALUB|and2_inst|andInst[0].and_inst|o~combout ) # ((\RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o~combout ) # 
// (\muxALUB|and1_inst|andInst[0].and_inst|o~combout )))) # (!\ALUCntrlUnit|ALUControl[0]~1_combout  & (\RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o~combout  & ((\muxALUB|and2_inst|andInst[0].and_inst|o~combout ) # 
// (\muxALUB|and1_inst|andInst[0].and_inst|o~combout ))))

	.dataa(\muxALUB|and2_inst|andInst[0].and_inst|o~combout ),
	.datab(\ALUCntrlUnit|ALUControl[0]~1_combout ),
	.datac(\RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o~combout ),
	.datad(\muxALUB|and1_inst|andInst[0].and_inst|o~combout ),
	.cin(gnd),
	.combout(\ALUUnit|LU_inst|muxUnit|O[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|LU_inst|muxUnit|O[0]~0 .lut_mask = 16'hFCE8;
defparam \ALUUnit|LU_inst|muxUnit|O[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \muxMem|O[0]~0 (
// Equation(s):
// \muxMem|O[0]~0_combout  = (\ProcCntrlUnit|MemRead~combout  & (\RAMUnit|altsyncram_component|auto_generated|q_a [0])) # (!\ProcCntrlUnit|MemRead~combout  & ((\ALUUnit|muxFinal|O[0]~1_combout )))

	.dataa(\RAMUnit|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ProcCntrlUnit|MemRead~combout ),
	.datac(gnd),
	.datad(\ALUUnit|muxFinal|O[0]~1_combout ),
	.cin(gnd),
	.combout(\muxMem|O[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxMem|O[0]~0 .lut_mask = 16'hBB88;
defparam \muxMem|O[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \ProcCntrlUnit|dec0~0 (
// Equation(s):
// \ProcCntrlUnit|dec0~0_combout  = (\ROMUnit|altsyncram_component|auto_generated|q_a [27]) # ((\ROMUnit|altsyncram_component|auto_generated|q_a [28]) # (!\ProcCntrlUnit|Jump~0_combout ))

	.dataa(gnd),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [27]),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [28]),
	.datad(\ProcCntrlUnit|Jump~0_combout ),
	.cin(gnd),
	.combout(\ProcCntrlUnit|dec0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProcCntrlUnit|dec0~0 .lut_mask = 16'hFCFF;
defparam \ProcCntrlUnit|dec0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N26
cycloneive_lcell_comb \ProcCntrlUnit|RegWrite (
// Equation(s):
// \ProcCntrlUnit|RegWrite~combout  = ((\ROMUnit|altsyncram_component|auto_generated|q_a [31] & (\ProcCntrlUnit|MemWrite~0_combout  & !\ROMUnit|altsyncram_component|auto_generated|q_a [29]))) # (!\ProcCntrlUnit|dec0~0_combout )

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [31]),
	.datab(\ProcCntrlUnit|MemWrite~0_combout ),
	.datac(\ProcCntrlUnit|dec0~0_combout ),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\ProcCntrlUnit|RegWrite~combout ),
	.cout());
// synopsys translate_off
defparam \ProcCntrlUnit|RegWrite .lut_mask = 16'h0F8F;
defparam \ProcCntrlUnit|RegWrite .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N17
dffeas \RegUnit|regFile[0].reg_inst|inst_reg[0].reg_inst|q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\muxMem|O[0]~0_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ProcCntrlUnit|RegWrite~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnit|regFile[0].reg_inst|inst_reg[0].reg_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnit|regFile[0].reg_inst|inst_reg[0].reg_inst|q .is_wysiwyg = "true";
defparam \RegUnit|regFile[0].reg_inst|inst_reg[0].reg_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \ProcCntrlUnit|ALUSrc (
// Equation(s):
// \ProcCntrlUnit|ALUSrc~combout  = (\ProcCntrlUnit|ALUSrc~0_combout ) # ((\ROMUnit|altsyncram_component|auto_generated|q_a [31] & \ProcCntrlUnit|MemWrite~0_combout ))

	.dataa(gnd),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [31]),
	.datac(\ProcCntrlUnit|MemWrite~0_combout ),
	.datad(\ProcCntrlUnit|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\ProcCntrlUnit|ALUSrc~combout ),
	.cout());
// synopsys translate_off
defparam \ProcCntrlUnit|ALUSrc .lut_mask = 16'hFFC0;
defparam \ProcCntrlUnit|ALUSrc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \muxALUB|O[0]~8 (
// Equation(s):
// \muxALUB|O[0]~8_combout  = (\ProcCntrlUnit|ALUSrc~combout  & (((\ROMUnit|altsyncram_component|auto_generated|q_a [0])))) # (!\ProcCntrlUnit|ALUSrc~combout  & (!\ROMUnit|altsyncram_component|auto_generated|q_a [18] & 
// (!\ROMUnit|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [17]),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [0]),
	.datad(\ProcCntrlUnit|ALUSrc~combout ),
	.cin(gnd),
	.combout(\muxALUB|O[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|O[0]~8 .lut_mask = 16'hF011;
defparam \muxALUB|O[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \muxALUB|O[0]~9 (
// Equation(s):
// \muxALUB|O[0]~9_combout  = (\muxALUB|O[0]~8_combout  & ((\ProcCntrlUnit|ALUSrc~combout ) # ((!\ROMUnit|altsyncram_component|auto_generated|q_a [16] & \RegUnit|regFile[0].reg_inst|inst_reg[0].reg_inst|q~q ))))

	.dataa(\ProcCntrlUnit|ALUSrc~combout ),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [16]),
	.datac(\RegUnit|regFile[0].reg_inst|inst_reg[0].reg_inst|q~q ),
	.datad(\muxALUB|O[0]~8_combout ),
	.cin(gnd),
	.combout(\muxALUB|O[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|O[0]~9 .lut_mask = 16'hBA00;
defparam \muxALUB|O[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
cycloneive_lcell_comb \ALUUnit|muxFinal|O[0]~0 (
// Equation(s):
// \ALUUnit|muxFinal|O[0]~0_combout  = (\ALUCntrlUnit|Mux1~0_combout  & ((\RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o~combout  $ (\muxALUB|O[0]~9_combout )))) # (!\ALUCntrlUnit|Mux1~0_combout  & (\ALUUnit|LU_inst|muxUnit|O[0]~0_combout ))

	.dataa(\ALUCntrlUnit|Mux1~0_combout ),
	.datab(\ALUUnit|LU_inst|muxUnit|O[0]~0_combout ),
	.datac(\RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o~combout ),
	.datad(\muxALUB|O[0]~9_combout ),
	.cin(gnd),
	.combout(\ALUUnit|muxFinal|O[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|muxFinal|O[0]~0 .lut_mask = 16'h4EE4;
defparam \ALUUnit|muxFinal|O[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneive_lcell_comb \RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o (
// Equation(s):
// \RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o~combout  = (\RegUnit|regFile[0].reg_inst|inst_reg[7].reg_inst|q~q  & (!\ROMUnit|altsyncram_component|auto_generated|q_a [18] & (!\ROMUnit|altsyncram_component|auto_generated|q_a [17] & 
// !\ROMUnit|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\RegUnit|regFile[0].reg_inst|inst_reg[7].reg_inst|q~q ),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [18]),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [17]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o .lut_mask = 16'h0002;
defparam \RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \muxALUB|O[7]~0 (
// Equation(s):
// \muxALUB|O[7]~0_combout  = (\ProcCntrlUnit|ALUSrc~combout  & (\ROMUnit|altsyncram_component|auto_generated|q_a [7])) # (!\ProcCntrlUnit|ALUSrc~combout  & ((\RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o~combout )))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\ProcCntrlUnit|ALUSrc~combout ),
	.datad(\RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o~combout ),
	.cin(gnd),
	.combout(\muxALUB|O[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|O[7]~0 .lut_mask = 16'hAFA0;
defparam \muxALUB|O[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \muxALUB|O[6]~1 (
// Equation(s):
// \muxALUB|O[6]~1_combout  = (\ProcCntrlUnit|ALUSrc~combout  & ((\ROMUnit|altsyncram_component|auto_generated|q_a [6]))) # (!\ProcCntrlUnit|ALUSrc~combout  & (\RegUnit|readData2Mux|and1_inst|andInst[6].and_inst|o~combout ))

	.dataa(\RegUnit|readData2Mux|and1_inst|andInst[6].and_inst|o~combout ),
	.datab(gnd),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [6]),
	.datad(\ProcCntrlUnit|ALUSrc~combout ),
	.cin(gnd),
	.combout(\muxALUB|O[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|O[6]~1 .lut_mask = 16'hF0AA;
defparam \muxALUB|O[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneive_lcell_comb \ALUCntrlUnit|WideOr0~0 (
// Equation(s):
// \ALUCntrlUnit|WideOr0~0_combout  = (\ROMUnit|altsyncram_component|auto_generated|q_a [2]) # ((\ROMUnit|altsyncram_component|auto_generated|q_a [0]) # ((!\ROMUnit|altsyncram_component|auto_generated|q_a [1] & 
// \ROMUnit|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [2]),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [1]),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [3]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\ALUCntrlUnit|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCntrlUnit|WideOr0~0 .lut_mask = 16'hFFBA;
defparam \ALUCntrlUnit|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N30
cycloneive_lcell_comb \ALUCntrlUnit|Mux1~0 (
// Equation(s):
// \ALUCntrlUnit|Mux1~0_combout  = (\ProcCntrlUnit|dec0~0_combout ) # ((!\ROMUnit|altsyncram_component|auto_generated|q_a [4] & (\ROMUnit|altsyncram_component|auto_generated|q_a [5] & !\ALUCntrlUnit|WideOr0~0_combout )))

	.dataa(\ProcCntrlUnit|dec0~0_combout ),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [4]),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [5]),
	.datad(\ALUCntrlUnit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\ALUCntrlUnit|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCntrlUnit|Mux1~0 .lut_mask = 16'hAABA;
defparam \ALUCntrlUnit|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \ProcCntrlUnit|MemWrite (
// Equation(s):
// \ProcCntrlUnit|MemWrite~combout  = (\ROMUnit|altsyncram_component|auto_generated|q_a [31] & (\ProcCntrlUnit|MemWrite~0_combout  & \ROMUnit|altsyncram_component|auto_generated|q_a [29]))

	.dataa(gnd),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [31]),
	.datac(\ProcCntrlUnit|MemWrite~0_combout ),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\ProcCntrlUnit|MemWrite~combout ),
	.cout());
// synopsys translate_off
defparam \ProcCntrlUnit|MemWrite .lut_mask = 16'hC000;
defparam \ProcCntrlUnit|MemWrite .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \muxALUB|and2_inst|andInst[4].and_inst|o (
// Equation(s):
// \muxALUB|and2_inst|andInst[4].and_inst|o~combout  = (\ROMUnit|altsyncram_component|auto_generated|q_a [4] & ((\ProcCntrlUnit|ALUSrc~0_combout ) # ((\ProcCntrlUnit|MemRead~combout ) # (\ProcCntrlUnit|MemWrite~combout ))))

	.dataa(\ProcCntrlUnit|ALUSrc~0_combout ),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [4]),
	.datac(\ProcCntrlUnit|MemRead~combout ),
	.datad(\ProcCntrlUnit|MemWrite~combout ),
	.cin(gnd),
	.combout(\muxALUB|and2_inst|andInst[4].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|and2_inst|andInst[4].and_inst|o .lut_mask = 16'hCCC8;
defparam \muxALUB|and2_inst|andInst[4].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \muxALUB|and1_inst|andInst[4].and_inst|o (
// Equation(s):
// \muxALUB|and1_inst|andInst[4].and_inst|o~combout  = (!\ProcCntrlUnit|MemRead~combout  & (!\ProcCntrlUnit|ALUSrc~0_combout  & (\RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o~combout  & !\ProcCntrlUnit|MemWrite~combout )))

	.dataa(\ProcCntrlUnit|MemRead~combout ),
	.datab(\ProcCntrlUnit|ALUSrc~0_combout ),
	.datac(\RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o~combout ),
	.datad(\ProcCntrlUnit|MemWrite~combout ),
	.cin(gnd),
	.combout(\muxALUB|and1_inst|andInst[4].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|and1_inst|andInst[4].and_inst|o .lut_mask = 16'h0010;
defparam \muxALUB|and1_inst|andInst[4].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \ALUUnit|LU_inst|muxUnit|O[4]~4 (
// Equation(s):
// \ALUUnit|LU_inst|muxUnit|O[4]~4_combout  = (\RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o~combout  & ((\ALUCntrlUnit|ALUControl[0]~1_combout ) # ((\muxALUB|and2_inst|andInst[4].and_inst|o~combout ) # 
// (\muxALUB|and1_inst|andInst[4].and_inst|o~combout )))) # (!\RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o~combout  & (\ALUCntrlUnit|ALUControl[0]~1_combout  & ((\muxALUB|and2_inst|andInst[4].and_inst|o~combout ) # 
// (\muxALUB|and1_inst|andInst[4].and_inst|o~combout ))))

	.dataa(\RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o~combout ),
	.datab(\ALUCntrlUnit|ALUControl[0]~1_combout ),
	.datac(\muxALUB|and2_inst|andInst[4].and_inst|o~combout ),
	.datad(\muxALUB|and1_inst|andInst[4].and_inst|o~combout ),
	.cin(gnd),
	.combout(\ALUUnit|LU_inst|muxUnit|O[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|LU_inst|muxUnit|O[4]~4 .lut_mask = 16'hEEE8;
defparam \ALUUnit|LU_inst|muxUnit|O[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \ALUUnit|muxFinal|and1_inst|andInst[4].and_inst|o (
// Equation(s):
// \ALUUnit|muxFinal|and1_inst|andInst[4].and_inst|o~combout  = (!\ALUCntrlUnit|Mux1~0_combout  & (\ALUUnit|LU_inst|muxUnit|O[4]~4_combout  & ((!\ALUUnit|comb~2_combout ) # (!\ALUCntrlUnit|ALUControl[0]~1_combout ))))

	.dataa(\ALUCntrlUnit|Mux1~0_combout ),
	.datab(\ALUCntrlUnit|ALUControl[0]~1_combout ),
	.datac(\ALUUnit|comb~2_combout ),
	.datad(\ALUUnit|LU_inst|muxUnit|O[4]~4_combout ),
	.cin(gnd),
	.combout(\ALUUnit|muxFinal|and1_inst|andInst[4].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|muxFinal|and1_inst|andInst[4].and_inst|o .lut_mask = 16'h1500;
defparam \ALUUnit|muxFinal|and1_inst|andInst[4].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \ALUUnit|muxFinal|and1_inst|andInst[5].and_inst|o (
// Equation(s):
// \ALUUnit|muxFinal|and1_inst|andInst[5].and_inst|o~combout  = (!\ALUCntrlUnit|Mux1~0_combout  & (\ALUUnit|LU_inst|muxUnit|O[5]~5_combout  & ((!\ALUCntrlUnit|ALUControl[0]~1_combout ) # (!\ALUUnit|comb~2_combout ))))

	.dataa(\ALUCntrlUnit|Mux1~0_combout ),
	.datab(\ALUUnit|LU_inst|muxUnit|O[5]~5_combout ),
	.datac(\ALUUnit|comb~2_combout ),
	.datad(\ALUCntrlUnit|ALUControl[0]~1_combout ),
	.cin(gnd),
	.combout(\ALUUnit|muxFinal|and1_inst|andInst[5].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|muxFinal|and1_inst|andInst[5].and_inst|o .lut_mask = 16'h0444;
defparam \ALUUnit|muxFinal|and1_inst|andInst[5].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N2
cycloneive_lcell_comb \RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o (
// Equation(s):
// \RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o~combout  = (\RegUnit|regFile[0].reg_inst|inst_reg[7].reg_inst|q~q  & (!\ROMUnit|altsyncram_component|auto_generated|q_a [21] & (!\ROMUnit|altsyncram_component|auto_generated|q_a [22] & 
// !\ROMUnit|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\RegUnit|regFile[0].reg_inst|inst_reg[7].reg_inst|q~q ),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [21]),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [22]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o .lut_mask = 16'h0002;
defparam \RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneive_lcell_comb \muxALUB|and1_inst|andInst[7].and_inst|o (
// Equation(s):
// \muxALUB|and1_inst|andInst[7].and_inst|o~combout  = (!\ProcCntrlUnit|MemRead~combout  & (!\ProcCntrlUnit|ALUSrc~0_combout  & (!\ProcCntrlUnit|MemWrite~combout  & \RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o~combout )))

	.dataa(\ProcCntrlUnit|MemRead~combout ),
	.datab(\ProcCntrlUnit|ALUSrc~0_combout ),
	.datac(\ProcCntrlUnit|MemWrite~combout ),
	.datad(\RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o~combout ),
	.cin(gnd),
	.combout(\muxALUB|and1_inst|andInst[7].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|and1_inst|andInst[7].and_inst|o .lut_mask = 16'h0100;
defparam \muxALUB|and1_inst|andInst[7].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_lcell_comb \ALUUnit|LU_inst|muxUnit|O[7]~7 (
// Equation(s):
// \ALUUnit|LU_inst|muxUnit|O[7]~7_combout  = (\RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o~combout  & ((\muxALUB|and2_inst|andInst[7].and_inst|o~combout ) # ((\muxALUB|and1_inst|andInst[7].and_inst|o~combout ) # 
// (\ALUCntrlUnit|ALUControl[0]~1_combout )))) # (!\RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o~combout  & (\ALUCntrlUnit|ALUControl[0]~1_combout  & ((\muxALUB|and2_inst|andInst[7].and_inst|o~combout ) # 
// (\muxALUB|and1_inst|andInst[7].and_inst|o~combout ))))

	.dataa(\muxALUB|and2_inst|andInst[7].and_inst|o~combout ),
	.datab(\RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o~combout ),
	.datac(\muxALUB|and1_inst|andInst[7].and_inst|o~combout ),
	.datad(\ALUCntrlUnit|ALUControl[0]~1_combout ),
	.cin(gnd),
	.combout(\ALUUnit|LU_inst|muxUnit|O[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|LU_inst|muxUnit|O[7]~7 .lut_mask = 16'hFEC8;
defparam \ALUUnit|LU_inst|muxUnit|O[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneive_lcell_comb \ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o (
// Equation(s):
// \ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~combout  = (!\ALUCntrlUnit|Mux1~0_combout  & (\ALUUnit|LU_inst|muxUnit|O[7]~7_combout  & ((!\ALUCntrlUnit|ALUControl[0]~1_combout ) # (!\ALUUnit|comb~2_combout ))))

	.dataa(\ALUUnit|comb~2_combout ),
	.datab(\ALUCntrlUnit|ALUControl[0]~1_combout ),
	.datac(\ALUCntrlUnit|Mux1~0_combout ),
	.datad(\ALUUnit|LU_inst|muxUnit|O[7]~7_combout ),
	.cin(gnd),
	.combout(\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o .lut_mask = 16'h0700;
defparam \ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o (
// Equation(s):
// \RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o~combout  = (!\ROMUnit|altsyncram_component|auto_generated|q_a [16] & (\RegUnit|regFile[0].reg_inst|inst_reg[2].reg_inst|q~q  & (!\ROMUnit|altsyncram_component|auto_generated|q_a [18] & 
// !\ROMUnit|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [16]),
	.datab(\RegUnit|regFile[0].reg_inst|inst_reg[2].reg_inst|q~q ),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [18]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o .lut_mask = 16'h0004;
defparam \RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneive_lcell_comb \RegUnit|readData2Mux|and1_inst|andInst[5].and_inst|o (
// Equation(s):
// \RegUnit|readData2Mux|and1_inst|andInst[5].and_inst|o~combout  = (!\ROMUnit|altsyncram_component|auto_generated|q_a [17] & (\RegUnit|regFile[0].reg_inst|inst_reg[5].reg_inst|q~q  & (!\ROMUnit|altsyncram_component|auto_generated|q_a [18] & 
// !\ROMUnit|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [17]),
	.datab(\RegUnit|regFile[0].reg_inst|inst_reg[5].reg_inst|q~q ),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [18]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\RegUnit|readData2Mux|and1_inst|andInst[5].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \RegUnit|readData2Mux|and1_inst|andInst[5].and_inst|o .lut_mask = 16'h0004;
defparam \RegUnit|readData2Mux|and1_inst|andInst[5].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
cycloneive_lcell_comb \muxALUB|and2_inst|andInst[1].and_inst|o (
// Equation(s):
// \muxALUB|and2_inst|andInst[1].and_inst|o~combout  = (\ROMUnit|altsyncram_component|auto_generated|q_a [1] & ((\ProcCntrlUnit|MemRead~combout ) # ((\ProcCntrlUnit|ALUSrc~0_combout ) # (\ProcCntrlUnit|MemWrite~combout ))))

	.dataa(\ProcCntrlUnit|MemRead~combout ),
	.datab(\ProcCntrlUnit|ALUSrc~0_combout ),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [1]),
	.datad(\ProcCntrlUnit|MemWrite~combout ),
	.cin(gnd),
	.combout(\muxALUB|and2_inst|andInst[1].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|and2_inst|andInst[1].and_inst|o .lut_mask = 16'hF0E0;
defparam \muxALUB|and2_inst|andInst[1].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N30
cycloneive_lcell_comb \muxALUB|and1_inst|andInst[1].and_inst|o (
// Equation(s):
// \muxALUB|and1_inst|andInst[1].and_inst|o~combout  = (!\ProcCntrlUnit|MemRead~combout  & (\RegUnit|readData2Mux|and1_inst|andInst[1].and_inst|o~combout  & (!\ProcCntrlUnit|ALUSrc~0_combout  & !\ProcCntrlUnit|MemWrite~combout )))

	.dataa(\ProcCntrlUnit|MemRead~combout ),
	.datab(\RegUnit|readData2Mux|and1_inst|andInst[1].and_inst|o~combout ),
	.datac(\ProcCntrlUnit|ALUSrc~0_combout ),
	.datad(\ProcCntrlUnit|MemWrite~combout ),
	.cin(gnd),
	.combout(\muxALUB|and1_inst|andInst[1].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|and1_inst|andInst[1].and_inst|o .lut_mask = 16'h0004;
defparam \muxALUB|and1_inst|andInst[1].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N20
cycloneive_lcell_comb \ALUUnit|LU_inst|muxUnit|O[1]~1 (
// Equation(s):
// \ALUUnit|LU_inst|muxUnit|O[1]~1_combout  = (\RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o~combout  & ((\muxALUB|and2_inst|andInst[1].and_inst|o~combout ) # ((\muxALUB|and1_inst|andInst[1].and_inst|o~combout ) # 
// (\ALUCntrlUnit|ALUControl[0]~1_combout )))) # (!\RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o~combout  & (\ALUCntrlUnit|ALUControl[0]~1_combout  & ((\muxALUB|and2_inst|andInst[1].and_inst|o~combout ) # 
// (\muxALUB|and1_inst|andInst[1].and_inst|o~combout ))))

	.dataa(\RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o~combout ),
	.datab(\muxALUB|and2_inst|andInst[1].and_inst|o~combout ),
	.datac(\muxALUB|and1_inst|andInst[1].and_inst|o~combout ),
	.datad(\ALUCntrlUnit|ALUControl[0]~1_combout ),
	.cin(gnd),
	.combout(\ALUUnit|LU_inst|muxUnit|O[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|LU_inst|muxUnit|O[1]~1 .lut_mask = 16'hFEA8;
defparam \ALUUnit|LU_inst|muxUnit|O[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N16
cycloneive_lcell_comb \muxMem|O[1]~1 (
// Equation(s):
// \muxMem|O[1]~1_combout  = (\ProcCntrlUnit|MemRead~combout  & (((\RAMUnit|altsyncram_component|auto_generated|q_a [1])))) # (!\ProcCntrlUnit|MemRead~combout  & (\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout  & 
// ((\ALUUnit|LU_inst|muxUnit|O[1]~1_combout ))))

	.dataa(\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout ),
	.datab(\RAMUnit|altsyncram_component|auto_generated|q_a [1]),
	.datac(\ProcCntrlUnit|MemRead~combout ),
	.datad(\ALUUnit|LU_inst|muxUnit|O[1]~1_combout ),
	.cin(gnd),
	.combout(\muxMem|O[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxMem|O[1]~1 .lut_mask = 16'hCAC0;
defparam \muxMem|O[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N17
dffeas \RegUnit|regFile[0].reg_inst|inst_reg[1].reg_inst|q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\muxMem|O[1]~1_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ProcCntrlUnit|RegWrite~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnit|regFile[0].reg_inst|inst_reg[1].reg_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnit|regFile[0].reg_inst|inst_reg[1].reg_inst|q .is_wysiwyg = "true";
defparam \RegUnit|regFile[0].reg_inst|inst_reg[1].reg_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
cycloneive_lcell_comb \RegUnit|readData2Mux|and1_inst|andInst[1].and_inst|o (
// Equation(s):
// \RegUnit|readData2Mux|and1_inst|andInst[1].and_inst|o~combout  = (!\ROMUnit|altsyncram_component|auto_generated|q_a [16] & (\RegUnit|regFile[0].reg_inst|inst_reg[1].reg_inst|q~q  & (!\ROMUnit|altsyncram_component|auto_generated|q_a [18] & 
// !\ROMUnit|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [16]),
	.datab(\RegUnit|regFile[0].reg_inst|inst_reg[1].reg_inst|q~q ),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [18]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\RegUnit|readData2Mux|and1_inst|andInst[1].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \RegUnit|readData2Mux|and1_inst|andInst[1].and_inst|o .lut_mask = 16'h0004;
defparam \RegUnit|readData2Mux|and1_inst|andInst[1].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N8
cycloneive_lcell_comb \muxMem|O[6]~6 (
// Equation(s):
// \muxMem|O[6]~6_combout  = (\ProcCntrlUnit|MemRead~combout  & (((\RAMUnit|altsyncram_component|auto_generated|q_a [6])))) # (!\ProcCntrlUnit|MemRead~combout  & (\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout  & 
// ((\ALUUnit|LU_inst|muxUnit|O[6]~6_combout ))))

	.dataa(\ProcCntrlUnit|MemRead~combout ),
	.datab(\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout ),
	.datac(\RAMUnit|altsyncram_component|auto_generated|q_a [6]),
	.datad(\ALUUnit|LU_inst|muxUnit|O[6]~6_combout ),
	.cin(gnd),
	.combout(\muxMem|O[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \muxMem|O[6]~6 .lut_mask = 16'hE4A0;
defparam \muxMem|O[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N1
dffeas \RegUnit|regFile[0].reg_inst|inst_reg[6].reg_inst|q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[6]~6_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ProcCntrlUnit|RegWrite~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnit|regFile[0].reg_inst|inst_reg[6].reg_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnit|regFile[0].reg_inst|inst_reg[6].reg_inst|q .is_wysiwyg = "true";
defparam \RegUnit|regFile[0].reg_inst|inst_reg[6].reg_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
cycloneive_lcell_comb \RegUnit|readData2Mux|and1_inst|andInst[6].and_inst|o (
// Equation(s):
// \RegUnit|readData2Mux|and1_inst|andInst[6].and_inst|o~combout  = (!\ROMUnit|altsyncram_component|auto_generated|q_a [17] & (\RegUnit|regFile[0].reg_inst|inst_reg[6].reg_inst|q~q  & (!\ROMUnit|altsyncram_component|auto_generated|q_a [18] & 
// !\ROMUnit|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [17]),
	.datab(\RegUnit|regFile[0].reg_inst|inst_reg[6].reg_inst|q~q ),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [18]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\RegUnit|readData2Mux|and1_inst|andInst[6].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \RegUnit|readData2Mux|and1_inst|andInst[6].and_inst|o .lut_mask = 16'h0004;
defparam \RegUnit|readData2Mux|and1_inst|andInst[6].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneive_lcell_comb \muxALUB|and1_inst|andInst[6].and_inst|o (
// Equation(s):
// \muxALUB|and1_inst|andInst[6].and_inst|o~combout  = (!\ProcCntrlUnit|MemWrite~combout  & (\RegUnit|readData2Mux|and1_inst|andInst[6].and_inst|o~combout  & (!\ProcCntrlUnit|ALUSrc~0_combout  & !\ProcCntrlUnit|MemRead~combout )))

	.dataa(\ProcCntrlUnit|MemWrite~combout ),
	.datab(\RegUnit|readData2Mux|and1_inst|andInst[6].and_inst|o~combout ),
	.datac(\ProcCntrlUnit|ALUSrc~0_combout ),
	.datad(\ProcCntrlUnit|MemRead~combout ),
	.cin(gnd),
	.combout(\muxALUB|and1_inst|andInst[6].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|and1_inst|andInst[6].and_inst|o .lut_mask = 16'h0004;
defparam \muxALUB|and1_inst|andInst[6].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneive_lcell_comb \RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o (
// Equation(s):
// \RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o~combout  = (!\ROMUnit|altsyncram_component|auto_generated|q_a [23] & (\RegUnit|regFile[0].reg_inst|inst_reg[6].reg_inst|q~q  & (!\ROMUnit|altsyncram_component|auto_generated|q_a [22] & 
// !\ROMUnit|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [23]),
	.datab(\RegUnit|regFile[0].reg_inst|inst_reg[6].reg_inst|q~q ),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [22]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o .lut_mask = 16'h0004;
defparam \RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneive_lcell_comb \ALUUnit|LU_inst|muxUnit|O[6]~6 (
// Equation(s):
// \ALUUnit|LU_inst|muxUnit|O[6]~6_combout  = (\RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o~combout  & ((\muxALUB|and2_inst|andInst[6].and_inst|o~combout ) # ((\muxALUB|and1_inst|andInst[6].and_inst|o~combout ) # 
// (\ALUCntrlUnit|ALUControl[0]~1_combout )))) # (!\RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o~combout  & (\ALUCntrlUnit|ALUControl[0]~1_combout  & ((\muxALUB|and2_inst|andInst[6].and_inst|o~combout ) # 
// (\muxALUB|and1_inst|andInst[6].and_inst|o~combout ))))

	.dataa(\muxALUB|and2_inst|andInst[6].and_inst|o~combout ),
	.datab(\muxALUB|and1_inst|andInst[6].and_inst|o~combout ),
	.datac(\RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o~combout ),
	.datad(\ALUCntrlUnit|ALUControl[0]~1_combout ),
	.cin(gnd),
	.combout(\ALUUnit|LU_inst|muxUnit|O[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|LU_inst|muxUnit|O[6]~6 .lut_mask = 16'hFEE0;
defparam \ALUUnit|LU_inst|muxUnit|O[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \ALUUnit|muxFinal|and1_inst|andInst[6].and_inst|o (
// Equation(s):
// \ALUUnit|muxFinal|and1_inst|andInst[6].and_inst|o~combout  = (!\ALUCntrlUnit|Mux1~0_combout  & (\ALUUnit|LU_inst|muxUnit|O[6]~6_combout  & ((!\ALUUnit|comb~2_combout ) # (!\ALUCntrlUnit|ALUControl[0]~1_combout ))))

	.dataa(\ALUCntrlUnit|Mux1~0_combout ),
	.datab(\ALUCntrlUnit|ALUControl[0]~1_combout ),
	.datac(\ALUUnit|LU_inst|muxUnit|O[6]~6_combout ),
	.datad(\ALUUnit|comb~2_combout ),
	.cin(gnd),
	.combout(\ALUUnit|muxFinal|and1_inst|andInst[6].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|muxFinal|and1_inst|andInst[6].and_inst|o .lut_mask = 16'h1050;
defparam \ALUUnit|muxFinal|and1_inst|andInst[6].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N12
cycloneive_lcell_comb \muxMem|O[3]~3 (
// Equation(s):
// \muxMem|O[3]~3_combout  = (\ProcCntrlUnit|MemRead~combout  & (((\RAMUnit|altsyncram_component|auto_generated|q_a [3])))) # (!\ProcCntrlUnit|MemRead~combout  & (\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout  & 
// ((\ALUUnit|LU_inst|muxUnit|O[3]~3_combout ))))

	.dataa(\ProcCntrlUnit|MemRead~combout ),
	.datab(\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout ),
	.datac(\RAMUnit|altsyncram_component|auto_generated|q_a [3]),
	.datad(\ALUUnit|LU_inst|muxUnit|O[3]~3_combout ),
	.cin(gnd),
	.combout(\muxMem|O[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxMem|O[3]~3 .lut_mask = 16'hE4A0;
defparam \muxMem|O[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N11
dffeas \RegUnit|regFile[0].reg_inst|inst_reg[3].reg_inst|q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[3]~3_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ProcCntrlUnit|RegWrite~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnit|regFile[0].reg_inst|inst_reg[3].reg_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnit|regFile[0].reg_inst|inst_reg[3].reg_inst|q .is_wysiwyg = "true";
defparam \RegUnit|regFile[0].reg_inst|inst_reg[3].reg_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
cycloneive_lcell_comb \RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o (
// Equation(s):
// \RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o~combout  = (!\ROMUnit|altsyncram_component|auto_generated|q_a [17] & (\RegUnit|regFile[0].reg_inst|inst_reg[3].reg_inst|q~q  & (!\ROMUnit|altsyncram_component|auto_generated|q_a [18] & 
// !\ROMUnit|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [17]),
	.datab(\RegUnit|regFile[0].reg_inst|inst_reg[3].reg_inst|q~q ),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [18]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o .lut_mask = 16'h0004;
defparam \RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N14
cycloneive_lcell_comb \muxALUB|and1_inst|andInst[3].and_inst|o (
// Equation(s):
// \muxALUB|and1_inst|andInst[3].and_inst|o~combout  = (!\ProcCntrlUnit|ALUSrc~0_combout  & (!\ProcCntrlUnit|MemRead~combout  & (\RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o~combout  & !\ProcCntrlUnit|MemWrite~combout )))

	.dataa(\ProcCntrlUnit|ALUSrc~0_combout ),
	.datab(\ProcCntrlUnit|MemRead~combout ),
	.datac(\RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o~combout ),
	.datad(\ProcCntrlUnit|MemWrite~combout ),
	.cin(gnd),
	.combout(\muxALUB|and1_inst|andInst[3].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|and1_inst|andInst[3].and_inst|o .lut_mask = 16'h0010;
defparam \muxALUB|and1_inst|andInst[3].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
cycloneive_lcell_comb \muxALUB|and2_inst|andInst[3].and_inst|o (
// Equation(s):
// \muxALUB|and2_inst|andInst[3].and_inst|o~combout  = (\ROMUnit|altsyncram_component|auto_generated|q_a [3] & ((\ProcCntrlUnit|ALUSrc~0_combout ) # ((\ProcCntrlUnit|MemRead~combout ) # (\ProcCntrlUnit|MemWrite~combout ))))

	.dataa(\ProcCntrlUnit|ALUSrc~0_combout ),
	.datab(\ProcCntrlUnit|MemRead~combout ),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [3]),
	.datad(\ProcCntrlUnit|MemWrite~combout ),
	.cin(gnd),
	.combout(\muxALUB|and2_inst|andInst[3].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|and2_inst|andInst[3].and_inst|o .lut_mask = 16'hF0E0;
defparam \muxALUB|and2_inst|andInst[3].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N28
cycloneive_lcell_comb \ALUUnit|LU_inst|muxUnit|O[3]~3 (
// Equation(s):
// \ALUUnit|LU_inst|muxUnit|O[3]~3_combout  = (\RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o~combout  & ((\muxALUB|and1_inst|andInst[3].and_inst|o~combout ) # ((\muxALUB|and2_inst|andInst[3].and_inst|o~combout ) # 
// (\ALUCntrlUnit|ALUControl[0]~1_combout )))) # (!\RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o~combout  & (\ALUCntrlUnit|ALUControl[0]~1_combout  & ((\muxALUB|and1_inst|andInst[3].and_inst|o~combout ) # 
// (\muxALUB|and2_inst|andInst[3].and_inst|o~combout ))))

	.dataa(\RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o~combout ),
	.datab(\muxALUB|and1_inst|andInst[3].and_inst|o~combout ),
	.datac(\muxALUB|and2_inst|andInst[3].and_inst|o~combout ),
	.datad(\ALUCntrlUnit|ALUControl[0]~1_combout ),
	.cin(gnd),
	.combout(\ALUUnit|LU_inst|muxUnit|O[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|LU_inst|muxUnit|O[3]~3 .lut_mask = 16'hFEA8;
defparam \ALUUnit|LU_inst|muxUnit|O[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N12
cycloneive_lcell_comb \ALUUnit|muxFinal|and1_inst|andInst[3].and_inst|o (
// Equation(s):
// \ALUUnit|muxFinal|and1_inst|andInst[3].and_inst|o~combout  = (!\ALUCntrlUnit|Mux1~0_combout  & (\ALUUnit|LU_inst|muxUnit|O[3]~3_combout  & ((!\ALUUnit|comb~2_combout ) # (!\ALUCntrlUnit|ALUControl[0]~1_combout ))))

	.dataa(\ALUCntrlUnit|Mux1~0_combout ),
	.datab(\ALUCntrlUnit|ALUControl[0]~1_combout ),
	.datac(\ALUUnit|comb~2_combout ),
	.datad(\ALUUnit|LU_inst|muxUnit|O[3]~3_combout ),
	.cin(gnd),
	.combout(\ALUUnit|muxFinal|and1_inst|andInst[3].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|muxFinal|and1_inst|andInst[3].and_inst|o .lut_mask = 16'h1500;
defparam \ALUUnit|muxFinal|and1_inst|andInst[3].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N16
cycloneive_lcell_comb \muxMem|O[2]~2 (
// Equation(s):
// \muxMem|O[2]~2_combout  = (\ProcCntrlUnit|MemRead~combout  & (\RAMUnit|altsyncram_component|auto_generated|q_a [2])) # (!\ProcCntrlUnit|MemRead~combout  & (((\ALUUnit|LU_inst|muxUnit|O[2]~2_combout  & 
// \ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout ))))

	.dataa(\ProcCntrlUnit|MemRead~combout ),
	.datab(\RAMUnit|altsyncram_component|auto_generated|q_a [2]),
	.datac(\ALUUnit|LU_inst|muxUnit|O[2]~2_combout ),
	.datad(\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout ),
	.cin(gnd),
	.combout(\muxMem|O[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxMem|O[2]~2 .lut_mask = 16'hD888;
defparam \muxMem|O[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N25
dffeas \RegUnit|regFile[0].reg_inst|inst_reg[2].reg_inst|q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[2]~2_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ProcCntrlUnit|RegWrite~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnit|regFile[0].reg_inst|inst_reg[2].reg_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnit|regFile[0].reg_inst|inst_reg[2].reg_inst|q .is_wysiwyg = "true";
defparam \RegUnit|regFile[0].reg_inst|inst_reg[2].reg_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N30
cycloneive_lcell_comb \RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o (
// Equation(s):
// \RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o~combout  = (!\ROMUnit|altsyncram_component|auto_generated|q_a [23] & (\RegUnit|regFile[0].reg_inst|inst_reg[2].reg_inst|q~q  & (!\ROMUnit|altsyncram_component|auto_generated|q_a [22] & 
// !\ROMUnit|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [23]),
	.datab(\RegUnit|regFile[0].reg_inst|inst_reg[2].reg_inst|q~q ),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [22]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o .lut_mask = 16'h0004;
defparam \RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \muxALUB|and2_inst|andInst[2].and_inst|o (
// Equation(s):
// \muxALUB|and2_inst|andInst[2].and_inst|o~combout  = (\ROMUnit|altsyncram_component|auto_generated|q_a [2] & ((\ProcCntrlUnit|ALUSrc~0_combout ) # ((\ProcCntrlUnit|MemWrite~combout ) # (\ProcCntrlUnit|MemRead~combout ))))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [2]),
	.datab(\ProcCntrlUnit|ALUSrc~0_combout ),
	.datac(\ProcCntrlUnit|MemWrite~combout ),
	.datad(\ProcCntrlUnit|MemRead~combout ),
	.cin(gnd),
	.combout(\muxALUB|and2_inst|andInst[2].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|and2_inst|andInst[2].and_inst|o .lut_mask = 16'hAAA8;
defparam \muxALUB|and2_inst|andInst[2].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \ALUUnit|LU_inst|muxUnit|O[2]~2 (
// Equation(s):
// \ALUUnit|LU_inst|muxUnit|O[2]~2_combout  = (\RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o~combout  & ((\muxALUB|and1_inst|andInst[2].and_inst|o~combout ) # ((\muxALUB|and2_inst|andInst[2].and_inst|o~combout ) # 
// (\ALUCntrlUnit|ALUControl[0]~1_combout )))) # (!\RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o~combout  & (\ALUCntrlUnit|ALUControl[0]~1_combout  & ((\muxALUB|and1_inst|andInst[2].and_inst|o~combout ) # 
// (\muxALUB|and2_inst|andInst[2].and_inst|o~combout ))))

	.dataa(\muxALUB|and1_inst|andInst[2].and_inst|o~combout ),
	.datab(\RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o~combout ),
	.datac(\muxALUB|and2_inst|andInst[2].and_inst|o~combout ),
	.datad(\ALUCntrlUnit|ALUControl[0]~1_combout ),
	.cin(gnd),
	.combout(\ALUUnit|LU_inst|muxUnit|O[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|LU_inst|muxUnit|O[2]~2 .lut_mask = 16'hFEC8;
defparam \ALUUnit|LU_inst|muxUnit|O[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneive_lcell_comb \ALUUnit|muxFinal|and1_inst|andInst[2].and_inst|o (
// Equation(s):
// \ALUUnit|muxFinal|and1_inst|andInst[2].and_inst|o~combout  = (!\ALUCntrlUnit|Mux1~0_combout  & (\ALUUnit|LU_inst|muxUnit|O[2]~2_combout  & ((!\ALUCntrlUnit|ALUControl[0]~1_combout ) # (!\ALUUnit|comb~2_combout ))))

	.dataa(\ALUUnit|comb~2_combout ),
	.datab(\ALUCntrlUnit|ALUControl[0]~1_combout ),
	.datac(\ALUCntrlUnit|Mux1~0_combout ),
	.datad(\ALUUnit|LU_inst|muxUnit|O[2]~2_combout ),
	.cin(gnd),
	.combout(\ALUUnit|muxFinal|and1_inst|andInst[2].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|muxFinal|and1_inst|andInst[2].and_inst|o .lut_mask = 16'h0700;
defparam \ALUUnit|muxFinal|and1_inst|andInst[2].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N4
cycloneive_lcell_comb \muxMem|O[4]~4 (
// Equation(s):
// \muxMem|O[4]~4_combout  = (\ProcCntrlUnit|MemRead~combout  & (\RAMUnit|altsyncram_component|auto_generated|q_a [4])) # (!\ProcCntrlUnit|MemRead~combout  & (((\ALUUnit|LU_inst|muxUnit|O[4]~4_combout  & 
// \ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout ))))

	.dataa(\ProcCntrlUnit|MemRead~combout ),
	.datab(\RAMUnit|altsyncram_component|auto_generated|q_a [4]),
	.datac(\ALUUnit|LU_inst|muxUnit|O[4]~4_combout ),
	.datad(\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout ),
	.cin(gnd),
	.combout(\muxMem|O[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxMem|O[4]~4 .lut_mask = 16'hD888;
defparam \muxMem|O[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N21
dffeas \RegUnit|regFile[0].reg_inst|inst_reg[4].reg_inst|q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[4]~4_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ProcCntrlUnit|RegWrite~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnit|regFile[0].reg_inst|inst_reg[4].reg_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnit|regFile[0].reg_inst|inst_reg[4].reg_inst|q .is_wysiwyg = "true";
defparam \RegUnit|regFile[0].reg_inst|inst_reg[4].reg_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
cycloneive_lcell_comb \RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o (
// Equation(s):
// \RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o~combout  = (!\ROMUnit|altsyncram_component|auto_generated|q_a [17] & (\RegUnit|regFile[0].reg_inst|inst_reg[4].reg_inst|q~q  & (!\ROMUnit|altsyncram_component|auto_generated|q_a [18] & 
// !\ROMUnit|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [17]),
	.datab(\RegUnit|regFile[0].reg_inst|inst_reg[4].reg_inst|q~q ),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [18]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o .lut_mask = 16'h0004;
defparam \RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \muxALUB|O[4]~3 (
// Equation(s):
// \muxALUB|O[4]~3_combout  = (\ProcCntrlUnit|ALUSrc~combout  & (\ROMUnit|altsyncram_component|auto_generated|q_a [4])) # (!\ProcCntrlUnit|ALUSrc~combout  & ((\RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o~combout )))

	.dataa(\ProcCntrlUnit|ALUSrc~combout ),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o~combout ),
	.cin(gnd),
	.combout(\muxALUB|O[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|O[4]~3 .lut_mask = 16'hDD88;
defparam \muxALUB|O[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N22
cycloneive_lcell_comb \RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o (
// Equation(s):
// \RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o~combout  = (!\ROMUnit|altsyncram_component|auto_generated|q_a [23] & (\RegUnit|regFile[0].reg_inst|inst_reg[3].reg_inst|q~q  & (!\ROMUnit|altsyncram_component|auto_generated|q_a [22] & 
// !\ROMUnit|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [23]),
	.datab(\RegUnit|regFile[0].reg_inst|inst_reg[3].reg_inst|q~q ),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [22]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o .lut_mask = 16'h0004;
defparam \RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \muxALUB|O[2]~5 (
// Equation(s):
// \muxALUB|O[2]~5_combout  = (\ProcCntrlUnit|ALUSrc~combout  & ((\ROMUnit|altsyncram_component|auto_generated|q_a [2]))) # (!\ProcCntrlUnit|ALUSrc~combout  & (\RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o~combout ))

	.dataa(\RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o~combout ),
	.datab(gnd),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [2]),
	.datad(\ProcCntrlUnit|ALUSrc~combout ),
	.cin(gnd),
	.combout(\muxALUB|O[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|O[2]~5 .lut_mask = 16'hF0AA;
defparam \muxALUB|O[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \muxALUB|O[1]~6 (
// Equation(s):
// \muxALUB|O[1]~6_combout  = (\ProcCntrlUnit|ALUSrc~combout  & (\ROMUnit|altsyncram_component|auto_generated|q_a [1])) # (!\ProcCntrlUnit|ALUSrc~combout  & (((!\ROMUnit|altsyncram_component|auto_generated|q_a [17] & 
// !\ROMUnit|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [1]),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [17]),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [18]),
	.datad(\ProcCntrlUnit|ALUSrc~combout ),
	.cin(gnd),
	.combout(\muxALUB|O[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|O[1]~6 .lut_mask = 16'hAA03;
defparam \muxALUB|O[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \muxALUB|O[1]~7 (
// Equation(s):
// \muxALUB|O[1]~7_combout  = (\muxALUB|O[1]~6_combout  & ((\ProcCntrlUnit|ALUSrc~combout ) # ((!\ROMUnit|altsyncram_component|auto_generated|q_a [16] & \RegUnit|regFile[0].reg_inst|inst_reg[1].reg_inst|q~q ))))

	.dataa(\ProcCntrlUnit|ALUSrc~combout ),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [16]),
	.datac(\RegUnit|regFile[0].reg_inst|inst_reg[1].reg_inst|q~q ),
	.datad(\muxALUB|O[1]~6_combout ),
	.cin(gnd),
	.combout(\muxALUB|O[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|O[1]~7 .lut_mask = 16'hBA00;
defparam \muxALUB|O[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \ALUUnit|SLT_inst|LessThan0~1 (
// Equation(s):
// \ALUUnit|SLT_inst|LessThan0~1_cout  = CARRY((\muxALUB|O[0]~9_combout  & !\RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o~combout ))

	.dataa(\muxALUB|O[0]~9_combout ),
	.datab(\RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALUUnit|SLT_inst|LessThan0~1_cout ));
// synopsys translate_off
defparam \ALUUnit|SLT_inst|LessThan0~1 .lut_mask = 16'h0022;
defparam \ALUUnit|SLT_inst|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \ALUUnit|SLT_inst|LessThan0~3 (
// Equation(s):
// \ALUUnit|SLT_inst|LessThan0~3_cout  = CARRY((\RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o~combout  & ((!\ALUUnit|SLT_inst|LessThan0~1_cout ) # (!\muxALUB|O[1]~7_combout ))) # (!\RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o~combout  & 
// (!\muxALUB|O[1]~7_combout  & !\ALUUnit|SLT_inst|LessThan0~1_cout )))

	.dataa(\RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o~combout ),
	.datab(\muxALUB|O[1]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALUUnit|SLT_inst|LessThan0~1_cout ),
	.combout(),
	.cout(\ALUUnit|SLT_inst|LessThan0~3_cout ));
// synopsys translate_off
defparam \ALUUnit|SLT_inst|LessThan0~3 .lut_mask = 16'h002B;
defparam \ALUUnit|SLT_inst|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \ALUUnit|SLT_inst|LessThan0~5 (
// Equation(s):
// \ALUUnit|SLT_inst|LessThan0~5_cout  = CARRY((\RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o~combout  & (\muxALUB|O[2]~5_combout  & !\ALUUnit|SLT_inst|LessThan0~3_cout )) # (!\RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o~combout  & 
// ((\muxALUB|O[2]~5_combout ) # (!\ALUUnit|SLT_inst|LessThan0~3_cout ))))

	.dataa(\RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o~combout ),
	.datab(\muxALUB|O[2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALUUnit|SLT_inst|LessThan0~3_cout ),
	.combout(),
	.cout(\ALUUnit|SLT_inst|LessThan0~5_cout ));
// synopsys translate_off
defparam \ALUUnit|SLT_inst|LessThan0~5 .lut_mask = 16'h004D;
defparam \ALUUnit|SLT_inst|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \ALUUnit|SLT_inst|LessThan0~7 (
// Equation(s):
// \ALUUnit|SLT_inst|LessThan0~7_cout  = CARRY((\muxALUB|O[3]~4_combout  & (\RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o~combout  & !\ALUUnit|SLT_inst|LessThan0~5_cout )) # (!\muxALUB|O[3]~4_combout  & 
// ((\RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o~combout ) # (!\ALUUnit|SLT_inst|LessThan0~5_cout ))))

	.dataa(\muxALUB|O[3]~4_combout ),
	.datab(\RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALUUnit|SLT_inst|LessThan0~5_cout ),
	.combout(),
	.cout(\ALUUnit|SLT_inst|LessThan0~7_cout ));
// synopsys translate_off
defparam \ALUUnit|SLT_inst|LessThan0~7 .lut_mask = 16'h004D;
defparam \ALUUnit|SLT_inst|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \ALUUnit|SLT_inst|LessThan0~9 (
// Equation(s):
// \ALUUnit|SLT_inst|LessThan0~9_cout  = CARRY((\RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o~combout  & (\muxALUB|O[4]~3_combout  & !\ALUUnit|SLT_inst|LessThan0~7_cout )) # (!\RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o~combout  & 
// ((\muxALUB|O[4]~3_combout ) # (!\ALUUnit|SLT_inst|LessThan0~7_cout ))))

	.dataa(\RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o~combout ),
	.datab(\muxALUB|O[4]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALUUnit|SLT_inst|LessThan0~7_cout ),
	.combout(),
	.cout(\ALUUnit|SLT_inst|LessThan0~9_cout ));
// synopsys translate_off
defparam \ALUUnit|SLT_inst|LessThan0~9 .lut_mask = 16'h004D;
defparam \ALUUnit|SLT_inst|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \ALUUnit|SLT_inst|LessThan0~11 (
// Equation(s):
// \ALUUnit|SLT_inst|LessThan0~11_cout  = CARRY((\muxALUB|O[5]~2_combout  & (\RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o~combout  & !\ALUUnit|SLT_inst|LessThan0~9_cout )) # (!\muxALUB|O[5]~2_combout  & 
// ((\RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o~combout ) # (!\ALUUnit|SLT_inst|LessThan0~9_cout ))))

	.dataa(\muxALUB|O[5]~2_combout ),
	.datab(\RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALUUnit|SLT_inst|LessThan0~9_cout ),
	.combout(),
	.cout(\ALUUnit|SLT_inst|LessThan0~11_cout ));
// synopsys translate_off
defparam \ALUUnit|SLT_inst|LessThan0~11 .lut_mask = 16'h004D;
defparam \ALUUnit|SLT_inst|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \ALUUnit|SLT_inst|LessThan0~13 (
// Equation(s):
// \ALUUnit|SLT_inst|LessThan0~13_cout  = CARRY((\RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o~combout  & (\muxALUB|O[6]~1_combout  & !\ALUUnit|SLT_inst|LessThan0~11_cout )) # (!\RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o~combout  & 
// ((\muxALUB|O[6]~1_combout ) # (!\ALUUnit|SLT_inst|LessThan0~11_cout ))))

	.dataa(\RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o~combout ),
	.datab(\muxALUB|O[6]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALUUnit|SLT_inst|LessThan0~11_cout ),
	.combout(),
	.cout(\ALUUnit|SLT_inst|LessThan0~13_cout ));
// synopsys translate_off
defparam \ALUUnit|SLT_inst|LessThan0~13 .lut_mask = 16'h004D;
defparam \ALUUnit|SLT_inst|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \ALUUnit|SLT_inst|LessThan0~14 (
// Equation(s):
// \ALUUnit|SLT_inst|LessThan0~14_combout  = (\RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o~combout  & (\ALUUnit|SLT_inst|LessThan0~13_cout  & \muxALUB|O[7]~0_combout )) # (!\RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o~combout  & 
// ((\ALUUnit|SLT_inst|LessThan0~13_cout ) # (\muxALUB|O[7]~0_combout )))

	.dataa(\RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxALUB|O[7]~0_combout ),
	.cin(\ALUUnit|SLT_inst|LessThan0~13_cout ),
	.combout(\ALUUnit|SLT_inst|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|SLT_inst|LessThan0~14 .lut_mask = 16'hF550;
defparam \ALUUnit|SLT_inst|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cycloneive_lcell_comb \ALUUnit|muxFinal|O[0]~1 (
// Equation(s):
// \ALUUnit|muxFinal|O[0]~1_combout  = (\ALUUnit|comb~2_combout  & ((\ALUCntrlUnit|ALUControl[0]~1_combout  & ((\ALUUnit|SLT_inst|LessThan0~14_combout ))) # (!\ALUCntrlUnit|ALUControl[0]~1_combout  & (\ALUUnit|muxFinal|O[0]~0_combout )))) # 
// (!\ALUUnit|comb~2_combout  & (((\ALUUnit|muxFinal|O[0]~0_combout ))))

	.dataa(\ALUUnit|comb~2_combout ),
	.datab(\ALUCntrlUnit|ALUControl[0]~1_combout ),
	.datac(\ALUUnit|muxFinal|O[0]~0_combout ),
	.datad(\ALUUnit|SLT_inst|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\ALUUnit|muxFinal|O[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|muxFinal|O[0]~1 .lut_mask = 16'hF870;
defparam \ALUUnit|muxFinal|O[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneive_lcell_comb \PCReg|inst_reg[6].reg_inst|q~1 (
// Equation(s):
// \PCReg|inst_reg[6].reg_inst|q~1_combout  = \Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout  $ (((\ROMUnit|altsyncram_component|auto_generated|q_a [6] $ (!\BranchCalc|adderInst[5].adder_inst|Cout~0_combout )) # 
// (!\ProcCntrlUnit|ALUOp[0]~0_combout )))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [6]),
	.datab(\Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout ),
	.datac(\BranchCalc|adderInst[5].adder_inst|Cout~0_combout ),
	.datad(\ProcCntrlUnit|ALUOp[0]~0_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[6].reg_inst|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[6].reg_inst|q~1 .lut_mask = 16'h6933;
defparam \PCReg|inst_reg[6].reg_inst|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \PCReg|inst_reg[6].reg_inst|q~2 (
// Equation(s):
// \PCReg|inst_reg[6].reg_inst|q~2_combout  = \PCReg|inst_reg[6].reg_inst|q~q  $ (((\ALUUnit|zero~0_combout  & (\Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout )) # (!\ALUUnit|zero~0_combout  & ((!\PCReg|inst_reg[6].reg_inst|q~1_combout )))))

	.dataa(\PCReg|inst_reg[6].reg_inst|q~q ),
	.datab(\Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout ),
	.datac(\PCReg|inst_reg[6].reg_inst|q~1_combout ),
	.datad(\ALUUnit|zero~0_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[6].reg_inst|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[6].reg_inst|q~2 .lut_mask = 16'h66A5;
defparam \PCReg|inst_reg[6].reg_inst|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \PCReg|inst_reg[6].reg_inst|q~0 (
// Equation(s):
// \PCReg|inst_reg[6].reg_inst|q~0_combout  = (\ALUUnit|zero~1_combout  & (\PCReg|inst_reg[6].reg_inst|q~3_combout )) # (!\ALUUnit|zero~1_combout  & ((\ALUUnit|muxFinal|O[0]~1_combout  & (\PCReg|inst_reg[6].reg_inst|q~3_combout )) # 
// (!\ALUUnit|muxFinal|O[0]~1_combout  & ((\PCReg|inst_reg[6].reg_inst|q~2_combout )))))

	.dataa(\PCReg|inst_reg[6].reg_inst|q~3_combout ),
	.datab(\ALUUnit|zero~1_combout ),
	.datac(\ALUUnit|muxFinal|O[0]~1_combout ),
	.datad(\PCReg|inst_reg[6].reg_inst|q~2_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[6].reg_inst|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[6].reg_inst|q~0 .lut_mask = 16'hABA8;
defparam \PCReg|inst_reg[6].reg_inst|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \PCReg|inst_reg[6].reg_inst|q~feeder (
// Equation(s):
// \PCReg|inst_reg[6].reg_inst|q~feeder_combout  = \PCReg|inst_reg[6].reg_inst|q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCReg|inst_reg[6].reg_inst|q~0_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[6].reg_inst|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[6].reg_inst|q~feeder .lut_mask = 16'hFF00;
defparam \PCReg|inst_reg[6].reg_inst|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N23
dffeas \PCReg|inst_reg[6].reg_inst|q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\PCReg|inst_reg[6].reg_inst|q~feeder_combout ),
	.asdata(\ROMUnit|altsyncram_component|auto_generated|q_a [4]),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ProcCntrlUnit|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCReg|inst_reg[6].reg_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCReg|inst_reg[6].reg_inst|q .is_wysiwyg = "true";
defparam \PCReg|inst_reg[6].reg_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N14
cycloneive_lcell_comb \PCReg|inst_reg[5].reg_inst|q~4 (
// Equation(s):
// \PCReg|inst_reg[5].reg_inst|q~4_combout  = \ROMUnit|altsyncram_component|auto_generated|q_a [5] $ (\Add4Unit|adder_inst|adderInst[4].adder_inst|Cout~0_combout  $ (!\BranchCalc|adderInst[4].adder_inst|Cout~0_combout ))

	.dataa(gnd),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [5]),
	.datac(\Add4Unit|adder_inst|adderInst[4].adder_inst|Cout~0_combout ),
	.datad(\BranchCalc|adderInst[4].adder_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[5].reg_inst|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[5].reg_inst|q~4 .lut_mask = 16'h3CC3;
defparam \PCReg|inst_reg[5].reg_inst|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneive_lcell_comb \PCReg|inst_reg[5].reg_inst|q~5 (
// Equation(s):
// \PCReg|inst_reg[5].reg_inst|q~5_combout  = \PCReg|inst_reg[5].reg_inst|q~q  $ (((\ProcCntrlUnit|ALUOp[0]~0_combout  & ((!\PCReg|inst_reg[5].reg_inst|q~4_combout ))) # (!\ProcCntrlUnit|ALUOp[0]~0_combout  & (!\PCReg|inst_reg[5].reg_inst|q~3_combout ))))

	.dataa(\PCReg|inst_reg[5].reg_inst|q~3_combout ),
	.datab(\PCReg|inst_reg[5].reg_inst|q~q ),
	.datac(\PCReg|inst_reg[5].reg_inst|q~4_combout ),
	.datad(\ProcCntrlUnit|ALUOp[0]~0_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[5].reg_inst|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[5].reg_inst|q~5 .lut_mask = 16'hC399;
defparam \PCReg|inst_reg[5].reg_inst|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneive_lcell_comb \PCReg|inst_reg[5].reg_inst|q~6 (
// Equation(s):
// \PCReg|inst_reg[5].reg_inst|q~6_combout  = (\ALUUnit|zero~0_combout  & (\PCReg|inst_reg[5].reg_inst|q~7_combout )) # (!\ALUUnit|zero~0_combout  & ((\PCReg|inst_reg[5].reg_inst|q~5_combout )))

	.dataa(gnd),
	.datab(\PCReg|inst_reg[5].reg_inst|q~7_combout ),
	.datac(\PCReg|inst_reg[5].reg_inst|q~5_combout ),
	.datad(\ALUUnit|zero~0_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[5].reg_inst|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[5].reg_inst|q~6 .lut_mask = 16'hCCF0;
defparam \PCReg|inst_reg[5].reg_inst|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
cycloneive_lcell_comb \PCReg|inst_reg[5].reg_inst|q~0 (
// Equation(s):
// \PCReg|inst_reg[5].reg_inst|q~0_combout  = (\ALUUnit|zero~1_combout  & (\PCReg|inst_reg[5].reg_inst|q~7_combout )) # (!\ALUUnit|zero~1_combout  & ((\ALUUnit|muxFinal|O[0]~1_combout  & (\PCReg|inst_reg[5].reg_inst|q~7_combout )) # 
// (!\ALUUnit|muxFinal|O[0]~1_combout  & ((\PCReg|inst_reg[5].reg_inst|q~6_combout )))))

	.dataa(\ALUUnit|zero~1_combout ),
	.datab(\PCReg|inst_reg[5].reg_inst|q~7_combout ),
	.datac(\PCReg|inst_reg[5].reg_inst|q~6_combout ),
	.datad(\ALUUnit|muxFinal|O[0]~1_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[5].reg_inst|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[5].reg_inst|q~0 .lut_mask = 16'hCCD8;
defparam \PCReg|inst_reg[5].reg_inst|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneive_lcell_comb \PCReg|inst_reg[5].reg_inst|q~feeder (
// Equation(s):
// \PCReg|inst_reg[5].reg_inst|q~feeder_combout  = \PCReg|inst_reg[5].reg_inst|q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCReg|inst_reg[5].reg_inst|q~0_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[5].reg_inst|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[5].reg_inst|q~feeder .lut_mask = 16'hFF00;
defparam \PCReg|inst_reg[5].reg_inst|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N29
dffeas \PCReg|inst_reg[5].reg_inst|q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\PCReg|inst_reg[5].reg_inst|q~feeder_combout ),
	.asdata(\ROMUnit|altsyncram_component|auto_generated|q_a [3]),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ProcCntrlUnit|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCReg|inst_reg[5].reg_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCReg|inst_reg[5].reg_inst|q .is_wysiwyg = "true";
defparam \PCReg|inst_reg[5].reg_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cycloneive_lcell_comb \ALUCntrlUnit|ALUControl~0 (
// Equation(s):
// \ALUCntrlUnit|ALUControl~0_combout  = (\ROMUnit|altsyncram_component|auto_generated|q_a [2] & (\ROMUnit|altsyncram_component|auto_generated|q_a [0] & (!\ROMUnit|altsyncram_component|auto_generated|q_a [3] & 
// !\ROMUnit|altsyncram_component|auto_generated|q_a [1]))) # (!\ROMUnit|altsyncram_component|auto_generated|q_a [2] & (!\ROMUnit|altsyncram_component|auto_generated|q_a [0] & (\ROMUnit|altsyncram_component|auto_generated|q_a [3] & 
// \ROMUnit|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [2]),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [0]),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [3]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\ALUCntrlUnit|ALUControl~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCntrlUnit|ALUControl~0 .lut_mask = 16'h1008;
defparam \ALUCntrlUnit|ALUControl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneive_lcell_comb \ALUCntrlUnit|ALUControl[0]~1 (
// Equation(s):
// \ALUCntrlUnit|ALUControl[0]~1_combout  = (!\ProcCntrlUnit|dec0~0_combout  & (!\ROMUnit|altsyncram_component|auto_generated|q_a [4] & (\ROMUnit|altsyncram_component|auto_generated|q_a [5] & \ALUCntrlUnit|ALUControl~0_combout )))

	.dataa(\ProcCntrlUnit|dec0~0_combout ),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [4]),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [5]),
	.datad(\ALUCntrlUnit|ALUControl~0_combout ),
	.cin(gnd),
	.combout(\ALUCntrlUnit|ALUControl[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCntrlUnit|ALUControl[0]~1 .lut_mask = 16'h1000;
defparam \ALUCntrlUnit|ALUControl[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N2
cycloneive_lcell_comb \ALUUnit|muxFinal|and1_inst|andInst[1].and_inst|o (
// Equation(s):
// \ALUUnit|muxFinal|and1_inst|andInst[1].and_inst|o~combout  = (!\ALUCntrlUnit|Mux1~0_combout  & (\ALUUnit|LU_inst|muxUnit|O[1]~1_combout  & ((!\ALUUnit|comb~2_combout ) # (!\ALUCntrlUnit|ALUControl[0]~1_combout ))))

	.dataa(\ALUCntrlUnit|Mux1~0_combout ),
	.datab(\ALUCntrlUnit|ALUControl[0]~1_combout ),
	.datac(\ALUUnit|comb~2_combout ),
	.datad(\ALUUnit|LU_inst|muxUnit|O[1]~1_combout ),
	.cin(gnd),
	.combout(\ALUUnit|muxFinal|and1_inst|andInst[1].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|muxFinal|and1_inst|andInst[1].and_inst|o .lut_mask = 16'h1500;
defparam \ALUUnit|muxFinal|and1_inst|andInst[1].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cycloneive_lcell_comb \ALUUnit|zero~1 (
// Equation(s):
// \ALUUnit|zero~1_combout  = (\ALUUnit|muxFinal|and1_inst|andInst[3].and_inst|o~combout ) # ((\ALUUnit|muxFinal|and1_inst|andInst[1].and_inst|o~combout ) # ((\ALUUnit|muxFinal|and1_inst|andInst[4].and_inst|o~combout ) # 
// (\ALUUnit|muxFinal|and1_inst|andInst[2].and_inst|o~combout )))

	.dataa(\ALUUnit|muxFinal|and1_inst|andInst[3].and_inst|o~combout ),
	.datab(\ALUUnit|muxFinal|and1_inst|andInst[1].and_inst|o~combout ),
	.datac(\ALUUnit|muxFinal|and1_inst|andInst[4].and_inst|o~combout ),
	.datad(\ALUUnit|muxFinal|and1_inst|andInst[2].and_inst|o~combout ),
	.cin(gnd),
	.combout(\ALUUnit|zero~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|zero~1 .lut_mask = 16'hFFFE;
defparam \ALUUnit|zero~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N0
cycloneive_lcell_comb \PCReg|inst_reg[4].reg_inst|q~6 (
// Equation(s):
// \PCReg|inst_reg[4].reg_inst|q~6_combout  = \PCReg|inst_reg[4].reg_inst|q~q  $ (((\PCReg|inst_reg[2].reg_inst|q~q  & \PCReg|inst_reg[3].reg_inst|q~q )))

	.dataa(\PCReg|inst_reg[4].reg_inst|q~q ),
	.datab(\PCReg|inst_reg[2].reg_inst|q~q ),
	.datac(gnd),
	.datad(\PCReg|inst_reg[3].reg_inst|q~q ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[4].reg_inst|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[4].reg_inst|q~6 .lut_mask = 16'h66AA;
defparam \PCReg|inst_reg[4].reg_inst|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N0
cycloneive_lcell_comb \PCReg|inst_reg[4].reg_inst|q~8 (
// Equation(s):
// \PCReg|inst_reg[4].reg_inst|q~8_combout  = \PCReg|inst_reg[4].reg_inst|q~7_combout  $ (((\ProcCntrlUnit|ALUOp[0]~0_combout  & (\BranchCalc|adderInst[3].adder_inst|Cout~0_combout  $ (\ROMUnit|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\PCReg|inst_reg[4].reg_inst|q~7_combout ),
	.datab(\BranchCalc|adderInst[3].adder_inst|Cout~0_combout ),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ProcCntrlUnit|ALUOp[0]~0_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[4].reg_inst|q~8_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[4].reg_inst|q~8 .lut_mask = 16'h96AA;
defparam \PCReg|inst_reg[4].reg_inst|q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneive_lcell_comb \PCReg|inst_reg[4].reg_inst|q~5 (
// Equation(s):
// \PCReg|inst_reg[4].reg_inst|q~5_combout  = (\ALUUnit|zero~0_combout  & (\PCReg|inst_reg[4].reg_inst|q~6_combout )) # (!\ALUUnit|zero~0_combout  & ((\PCReg|inst_reg[4].reg_inst|q~8_combout )))

	.dataa(gnd),
	.datab(\PCReg|inst_reg[4].reg_inst|q~6_combout ),
	.datac(\PCReg|inst_reg[4].reg_inst|q~8_combout ),
	.datad(\ALUUnit|zero~0_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[4].reg_inst|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[4].reg_inst|q~5 .lut_mask = 16'hCCF0;
defparam \PCReg|inst_reg[4].reg_inst|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneive_lcell_comb \PCReg|inst_reg[4].reg_inst|q~0 (
// Equation(s):
// \PCReg|inst_reg[4].reg_inst|q~0_combout  = (\ALUUnit|zero~1_combout  & (\PCReg|inst_reg[4].reg_inst|q~6_combout )) # (!\ALUUnit|zero~1_combout  & ((\ALUUnit|muxFinal|O[0]~1_combout  & (\PCReg|inst_reg[4].reg_inst|q~6_combout )) # 
// (!\ALUUnit|muxFinal|O[0]~1_combout  & ((\PCReg|inst_reg[4].reg_inst|q~5_combout )))))

	.dataa(\PCReg|inst_reg[4].reg_inst|q~6_combout ),
	.datab(\ALUUnit|zero~1_combout ),
	.datac(\ALUUnit|muxFinal|O[0]~1_combout ),
	.datad(\PCReg|inst_reg[4].reg_inst|q~5_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[4].reg_inst|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[4].reg_inst|q~0 .lut_mask = 16'hABA8;
defparam \PCReg|inst_reg[4].reg_inst|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneive_lcell_comb \PCReg|inst_reg[4].reg_inst|q~feeder (
// Equation(s):
// \PCReg|inst_reg[4].reg_inst|q~feeder_combout  = \PCReg|inst_reg[4].reg_inst|q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCReg|inst_reg[4].reg_inst|q~0_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[4].reg_inst|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[4].reg_inst|q~feeder .lut_mask = 16'hFF00;
defparam \PCReg|inst_reg[4].reg_inst|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N17
dffeas \PCReg|inst_reg[4].reg_inst|q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\PCReg|inst_reg[4].reg_inst|q~feeder_combout ),
	.asdata(\ROMUnit|altsyncram_component|auto_generated|q_a [2]),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ProcCntrlUnit|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCReg|inst_reg[4].reg_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCReg|inst_reg[4].reg_inst|q .is_wysiwyg = "true";
defparam \PCReg|inst_reg[4].reg_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \ALUUnit|comb~2 (
// Equation(s):
// \ALUUnit|comb~2_combout  = (!\ROMUnit|altsyncram_component|auto_generated|q_a [0] & (!\ROMUnit|altsyncram_component|auto_generated|q_a [2] & \ROMUnit|altsyncram_component|auto_generated|q_a [1]))

	.dataa(gnd),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [0]),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [2]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\ALUUnit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|comb~2 .lut_mask = 16'h0300;
defparam \ALUUnit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N22
cycloneive_lcell_comb \ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2 (
// Equation(s):
// \ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout  = (!\ALUCntrlUnit|Mux1~0_combout  & ((!\ALUCntrlUnit|ALUControl[0]~1_combout ) # (!\ALUUnit|comb~2_combout )))

	.dataa(gnd),
	.datab(\ALUUnit|comb~2_combout ),
	.datac(\ALUCntrlUnit|Mux1~0_combout ),
	.datad(\ALUCntrlUnit|ALUControl[0]~1_combout ),
	.cin(gnd),
	.combout(\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2 .lut_mask = 16'h030F;
defparam \ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N22
cycloneive_lcell_comb \muxMem|O[5]~5 (
// Equation(s):
// \muxMem|O[5]~5_combout  = (\ProcCntrlUnit|MemRead~combout  & (\RAMUnit|altsyncram_component|auto_generated|q_a [5])) # (!\ProcCntrlUnit|MemRead~combout  & (((\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout  & 
// \ALUUnit|LU_inst|muxUnit|O[5]~5_combout ))))

	.dataa(\RAMUnit|altsyncram_component|auto_generated|q_a [5]),
	.datab(\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout ),
	.datac(\ALUUnit|LU_inst|muxUnit|O[5]~5_combout ),
	.datad(\ProcCntrlUnit|MemRead~combout ),
	.cin(gnd),
	.combout(\muxMem|O[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \muxMem|O[5]~5 .lut_mask = 16'hAAC0;
defparam \muxMem|O[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N7
dffeas \RegUnit|regFile[0].reg_inst|inst_reg[5].reg_inst|q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[5]~5_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ProcCntrlUnit|RegWrite~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnit|regFile[0].reg_inst|inst_reg[5].reg_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnit|regFile[0].reg_inst|inst_reg[5].reg_inst|q .is_wysiwyg = "true";
defparam \RegUnit|regFile[0].reg_inst|inst_reg[5].reg_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneive_lcell_comb \RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o (
// Equation(s):
// \RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o~combout  = (!\ROMUnit|altsyncram_component|auto_generated|q_a [23] & (\RegUnit|regFile[0].reg_inst|inst_reg[5].reg_inst|q~q  & (!\ROMUnit|altsyncram_component|auto_generated|q_a [22] & 
// !\ROMUnit|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [23]),
	.datab(\RegUnit|regFile[0].reg_inst|inst_reg[5].reg_inst|q~q ),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [22]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o .lut_mask = 16'h0004;
defparam \RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneive_lcell_comb \muxALUB|and2_inst|andInst[5].and_inst|o (
// Equation(s):
// \muxALUB|and2_inst|andInst[5].and_inst|o~combout  = (\ROMUnit|altsyncram_component|auto_generated|q_a [5] & ((\ProcCntrlUnit|ALUSrc~0_combout ) # ((\ProcCntrlUnit|MemWrite~combout ) # (\ProcCntrlUnit|MemRead~combout ))))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [5]),
	.datab(\ProcCntrlUnit|ALUSrc~0_combout ),
	.datac(\ProcCntrlUnit|MemWrite~combout ),
	.datad(\ProcCntrlUnit|MemRead~combout ),
	.cin(gnd),
	.combout(\muxALUB|and2_inst|andInst[5].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|and2_inst|andInst[5].and_inst|o .lut_mask = 16'hAAA8;
defparam \muxALUB|and2_inst|andInst[5].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneive_lcell_comb \ALUUnit|LU_inst|muxUnit|O[5]~5 (
// Equation(s):
// \ALUUnit|LU_inst|muxUnit|O[5]~5_combout  = (\RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o~combout  & ((\muxALUB|and1_inst|andInst[5].and_inst|o~combout ) # ((\muxALUB|and2_inst|andInst[5].and_inst|o~combout ) # 
// (\ALUCntrlUnit|ALUControl[0]~1_combout )))) # (!\RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o~combout  & (\ALUCntrlUnit|ALUControl[0]~1_combout  & ((\muxALUB|and1_inst|andInst[5].and_inst|o~combout ) # 
// (\muxALUB|and2_inst|andInst[5].and_inst|o~combout ))))

	.dataa(\muxALUB|and1_inst|andInst[5].and_inst|o~combout ),
	.datab(\RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o~combout ),
	.datac(\muxALUB|and2_inst|andInst[5].and_inst|o~combout ),
	.datad(\ALUCntrlUnit|ALUControl[0]~1_combout ),
	.cin(gnd),
	.combout(\ALUUnit|LU_inst|muxUnit|O[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|LU_inst|muxUnit|O[5]~5 .lut_mask = 16'hFEC8;
defparam \ALUUnit|LU_inst|muxUnit|O[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneive_lcell_comb \ALUUnit|zero~0 (
// Equation(s):
// \ALUUnit|zero~0_combout  = (\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout  & ((\ALUUnit|LU_inst|muxUnit|O[6]~6_combout ) # ((\ALUUnit|LU_inst|muxUnit|O[5]~5_combout ) # (\ALUUnit|LU_inst|muxUnit|O[7]~7_combout ))))

	.dataa(\ALUUnit|LU_inst|muxUnit|O[6]~6_combout ),
	.datab(\ALUUnit|LU_inst|muxUnit|O[5]~5_combout ),
	.datac(\ALUUnit|LU_inst|muxUnit|O[7]~7_combout ),
	.datad(\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout ),
	.cin(gnd),
	.combout(\ALUUnit|zero~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|zero~0 .lut_mask = 16'hFE00;
defparam \ALUUnit|zero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \PCReg|inst_reg[3].reg_inst|q~1 (
// Equation(s):
// \PCReg|inst_reg[3].reg_inst|q~1_combout  = (\ProcCntrlUnit|ALUOp[0]~0_combout  & (\ROMUnit|altsyncram_component|auto_generated|q_a [3] $ (((!\PCReg|inst_reg[2].reg_inst|q~q  & !\ROMUnit|altsyncram_component|auto_generated|q_a [2]))))) # 
// (!\ProcCntrlUnit|ALUOp[0]~0_combout  & (!\PCReg|inst_reg[2].reg_inst|q~q ))

	.dataa(\PCReg|inst_reg[2].reg_inst|q~q ),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [3]),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [2]),
	.datad(\ProcCntrlUnit|ALUOp[0]~0_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[3].reg_inst|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[3].reg_inst|q~1 .lut_mask = 16'hC955;
defparam \PCReg|inst_reg[3].reg_inst|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cycloneive_lcell_comb \PCReg|inst_reg[3].reg_inst|q~2 (
// Equation(s):
// \PCReg|inst_reg[3].reg_inst|q~2_combout  = \PCReg|inst_reg[3].reg_inst|q~q  $ (((\ALUUnit|zero~0_combout  & (\PCReg|inst_reg[2].reg_inst|q~q )) # (!\ALUUnit|zero~0_combout  & ((!\PCReg|inst_reg[3].reg_inst|q~1_combout )))))

	.dataa(\PCReg|inst_reg[2].reg_inst|q~q ),
	.datab(\PCReg|inst_reg[3].reg_inst|q~q ),
	.datac(\ALUUnit|zero~0_combout ),
	.datad(\PCReg|inst_reg[3].reg_inst|q~1_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[3].reg_inst|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[3].reg_inst|q~2 .lut_mask = 16'h6C63;
defparam \PCReg|inst_reg[3].reg_inst|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \PCReg|inst_reg[3].reg_inst|q~0 (
// Equation(s):
// \PCReg|inst_reg[3].reg_inst|q~0_combout  = (\ALUUnit|zero~1_combout  & (\PCReg|inst_reg[3].reg_inst|q~3_combout )) # (!\ALUUnit|zero~1_combout  & ((\ALUUnit|muxFinal|O[0]~1_combout  & (\PCReg|inst_reg[3].reg_inst|q~3_combout )) # 
// (!\ALUUnit|muxFinal|O[0]~1_combout  & ((\PCReg|inst_reg[3].reg_inst|q~2_combout )))))

	.dataa(\ALUUnit|zero~1_combout ),
	.datab(\PCReg|inst_reg[3].reg_inst|q~3_combout ),
	.datac(\PCReg|inst_reg[3].reg_inst|q~2_combout ),
	.datad(\ALUUnit|muxFinal|O[0]~1_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[3].reg_inst|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[3].reg_inst|q~0 .lut_mask = 16'hCCD8;
defparam \PCReg|inst_reg[3].reg_inst|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \PCReg|inst_reg[3].reg_inst|q~feeder (
// Equation(s):
// \PCReg|inst_reg[3].reg_inst|q~feeder_combout  = \PCReg|inst_reg[3].reg_inst|q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCReg|inst_reg[3].reg_inst|q~0_combout ),
	.cin(gnd),
	.combout(\PCReg|inst_reg[3].reg_inst|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|inst_reg[3].reg_inst|q~feeder .lut_mask = 16'hFF00;
defparam \PCReg|inst_reg[3].reg_inst|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N25
dffeas \PCReg|inst_reg[3].reg_inst|q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\PCReg|inst_reg[3].reg_inst|q~feeder_combout ),
	.asdata(\ROMUnit|altsyncram_component|auto_generated|q_a [1]),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ProcCntrlUnit|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCReg|inst_reg[3].reg_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCReg|inst_reg[3].reg_inst|q .is_wysiwyg = "true";
defparam \PCReg|inst_reg[3].reg_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \JumpMux|O[2]~0 (
// Equation(s):
// \JumpMux|O[2]~0_combout  = (\ROMUnit|altsyncram_component|auto_generated|q_a [27] & ((\ProcCntrlUnit|Jump~0_combout  & ((\ROMUnit|altsyncram_component|auto_generated|q_a [0]))) # (!\ProcCntrlUnit|Jump~0_combout  & (!\PCReg|inst_reg[2].reg_inst|q~q )))) # 
// (!\ROMUnit|altsyncram_component|auto_generated|q_a [27] & (!\PCReg|inst_reg[2].reg_inst|q~q ))

	.dataa(\PCReg|inst_reg[2].reg_inst|q~q ),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [0]),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [27]),
	.datad(\ProcCntrlUnit|Jump~0_combout ),
	.cin(gnd),
	.combout(\JumpMux|O[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \JumpMux|O[2]~0 .lut_mask = 16'hC555;
defparam \JumpMux|O[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \JumpMux|O[2]~1 (
// Equation(s):
// \JumpMux|O[2]~1_combout  = (\ROMUnit|altsyncram_component|auto_generated|q_a [28] & (!\PCReg|inst_reg[2].reg_inst|q~q )) # (!\ROMUnit|altsyncram_component|auto_generated|q_a [28] & ((\JumpMux|O[2]~0_combout )))

	.dataa(\PCReg|inst_reg[2].reg_inst|q~q ),
	.datab(\JumpMux|O[2]~0_combout ),
	.datac(gnd),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\JumpMux|O[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \JumpMux|O[2]~1 .lut_mask = 16'h55CC;
defparam \JumpMux|O[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \JumpMux|O[2]~3 (
// Equation(s):
// \JumpMux|O[2]~3_combout  = (\ProcCntrlUnit|ALUOp[0]~0_combout  & ((\ProcCntrlUnit|Jump~combout ) # (\PCReg|inst_reg[2].reg_inst|q~q  $ (\ROMUnit|altsyncram_component|auto_generated|q_a [2])))) # (!\ProcCntrlUnit|ALUOp[0]~0_combout  & 
// (\PCReg|inst_reg[2].reg_inst|q~q ))

	.dataa(\PCReg|inst_reg[2].reg_inst|q~q ),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [2]),
	.datac(\ProcCntrlUnit|Jump~combout ),
	.datad(\ProcCntrlUnit|ALUOp[0]~0_combout ),
	.cin(gnd),
	.combout(\JumpMux|O[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \JumpMux|O[2]~3 .lut_mask = 16'hF6AA;
defparam \JumpMux|O[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \JumpMux|O[2]~2 (
// Equation(s):
// \JumpMux|O[2]~2_combout  = (!\ROMUnit|altsyncram_component|auto_generated|q_a [28] & (\ROMUnit|altsyncram_component|auto_generated|q_a [27] & \ProcCntrlUnit|Jump~0_combout ))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [27]),
	.datad(\ProcCntrlUnit|Jump~0_combout ),
	.cin(gnd),
	.combout(\JumpMux|O[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \JumpMux|O[2]~2 .lut_mask = 16'h5000;
defparam \JumpMux|O[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \JumpMux|O[2]~4 (
// Equation(s):
// \JumpMux|O[2]~4_combout  = (\JumpMux|O[2]~2_combout  & ((\ROMUnit|altsyncram_component|auto_generated|q_a [0]) # ((\ProcCntrlUnit|ALUOp[0]~0_combout  & !\JumpMux|O[2]~3_combout )))) # (!\JumpMux|O[2]~2_combout  & (((!\JumpMux|O[2]~3_combout ))))

	.dataa(\ProcCntrlUnit|ALUOp[0]~0_combout ),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [0]),
	.datac(\JumpMux|O[2]~3_combout ),
	.datad(\JumpMux|O[2]~2_combout ),
	.cin(gnd),
	.combout(\JumpMux|O[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \JumpMux|O[2]~4 .lut_mask = 16'hCE0F;
defparam \JumpMux|O[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \JumpMux|O[2]~5 (
// Equation(s):
// \JumpMux|O[2]~5_combout  = (\ALUUnit|zero~0_combout  & (\JumpMux|O[2]~1_combout )) # (!\ALUUnit|zero~0_combout  & ((\JumpMux|O[2]~4_combout )))

	.dataa(\JumpMux|O[2]~1_combout ),
	.datab(gnd),
	.datac(\JumpMux|O[2]~4_combout ),
	.datad(\ALUUnit|zero~0_combout ),
	.cin(gnd),
	.combout(\JumpMux|O[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \JumpMux|O[2]~5 .lut_mask = 16'hAAF0;
defparam \JumpMux|O[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \JumpMux|O[2]~6 (
// Equation(s):
// \JumpMux|O[2]~6_combout  = (\ALUUnit|zero~1_combout  & (\JumpMux|O[2]~1_combout )) # (!\ALUUnit|zero~1_combout  & ((\ALUUnit|muxFinal|O[0]~1_combout  & (\JumpMux|O[2]~1_combout )) # (!\ALUUnit|muxFinal|O[0]~1_combout  & ((\JumpMux|O[2]~5_combout )))))

	.dataa(\ALUUnit|zero~1_combout ),
	.datab(\JumpMux|O[2]~1_combout ),
	.datac(\JumpMux|O[2]~5_combout ),
	.datad(\ALUUnit|muxFinal|O[0]~1_combout ),
	.cin(gnd),
	.combout(\JumpMux|O[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \JumpMux|O[2]~6 .lut_mask = 16'hCCD8;
defparam \JumpMux|O[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N9
dffeas \PCReg|inst_reg[2].reg_inst|q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\JumpMux|O[2]~6_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCReg|inst_reg[2].reg_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCReg|inst_reg[2].reg_inst|q .is_wysiwyg = "true";
defparam \PCReg|inst_reg[2].reg_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
cycloneive_lcell_comb \RegUnit|readData2Mux|and1_inst|andInst[0].and_inst|o (
// Equation(s):
// \RegUnit|readData2Mux|and1_inst|andInst[0].and_inst|o~combout  = (\RegUnit|regFile[0].reg_inst|inst_reg[0].reg_inst|q~q  & (!\ROMUnit|altsyncram_component|auto_generated|q_a [16] & (!\ROMUnit|altsyncram_component|auto_generated|q_a [17] & 
// !\ROMUnit|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\RegUnit|regFile[0].reg_inst|inst_reg[0].reg_inst|q~q ),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [16]),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [17]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\RegUnit|readData2Mux|and1_inst|andInst[0].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \RegUnit|readData2Mux|and1_inst|andInst[0].and_inst|o .lut_mask = 16'h0002;
defparam \RegUnit|readData2Mux|and1_inst|andInst[0].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \OutputMux|Out[0]~0 (
// Equation(s):
// \OutputMux|Out[0]~0_combout  = (\OutputMux|comb~1_combout  & ((\RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o~combout ) # ((\OutputMux|comb~0_combout  & \RegUnit|readData2Mux|and1_inst|andInst[0].and_inst|o~combout )))) # 
// (!\OutputMux|comb~1_combout  & (\OutputMux|comb~0_combout  & (\RegUnit|readData2Mux|and1_inst|andInst[0].and_inst|o~combout )))

	.dataa(\OutputMux|comb~1_combout ),
	.datab(\OutputMux|comb~0_combout ),
	.datac(\RegUnit|readData2Mux|and1_inst|andInst[0].and_inst|o~combout ),
	.datad(\RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o~combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[0]~0 .lut_mask = 16'hEAC0;
defparam \OutputMux|Out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cycloneive_lcell_comb \OutputMux|Out[0]~1 (
// Equation(s):
// \OutputMux|Out[0]~1_combout  = (\ValueSelect[2]~input_o  & ((\ValueSelect[0]~input_o ) # (\ValueSelect[1]~input_o )))

	.dataa(gnd),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutputMux|Out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[0]~1 .lut_mask = 16'hCCC0;
defparam \OutputMux|Out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N24
cycloneive_lcell_comb \OutputMux|comb~3 (
// Equation(s):
// \OutputMux|comb~3_combout  = (\ValueSelect[0]~input_o  & (!\ValueSelect[2]~input_o  & !\ValueSelect[1]~input_o ))

	.dataa(\ValueSelect[0]~input_o ),
	.datab(\ValueSelect[2]~input_o ),
	.datac(gnd),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutputMux|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|comb~3 .lut_mask = 16'h0022;
defparam \OutputMux|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N6
cycloneive_lcell_comb \OutputMux|Out[0]~2 (
// Equation(s):
// \OutputMux|Out[0]~2_combout  = (\ALUUnit|muxFinal|O[0]~1_combout  & ((\OutputMux|comb~3_combout ) # ((\OutputMux|Out[0]~1_combout  & \ProcCntrlUnit|ALUOp[0]~0_combout )))) # (!\ALUUnit|muxFinal|O[0]~1_combout  & (\OutputMux|Out[0]~1_combout  & 
// ((\ProcCntrlUnit|ALUOp[0]~0_combout ))))

	.dataa(\ALUUnit|muxFinal|O[0]~1_combout ),
	.datab(\OutputMux|Out[0]~1_combout ),
	.datac(\OutputMux|comb~3_combout ),
	.datad(\ProcCntrlUnit|ALUOp[0]~0_combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[0]~2 .lut_mask = 16'hECA0;
defparam \OutputMux|Out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cycloneive_lcell_comb \OutputMux|Out[0]~3 (
// Equation(s):
// \OutputMux|Out[0]~3_combout  = (\OutputMux|Out[0]~0_combout ) # ((\OutputMux|Out[0]~2_combout ) # ((\OutputMux|comb~2_combout  & \muxMem|O[0]~0_combout )))

	.dataa(\OutputMux|comb~2_combout ),
	.datab(\OutputMux|Out[0]~0_combout ),
	.datac(\muxMem|O[0]~0_combout ),
	.datad(\OutputMux|Out[0]~2_combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[0]~3 .lut_mask = 16'hFFEC;
defparam \OutputMux|Out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \OutputMux|Out[1]~4 (
// Equation(s):
// \OutputMux|Out[1]~4_combout  = (!\ROMUnit|altsyncram_component|auto_generated|q_a [28] & (!\ROMUnit|altsyncram_component|auto_generated|q_a [27] & (\OutputMux|Out[0]~1_combout  & \ProcCntrlUnit|Jump~0_combout )))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [28]),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [27]),
	.datac(\OutputMux|Out[0]~1_combout ),
	.datad(\ProcCntrlUnit|Jump~0_combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[1]~4 .lut_mask = 16'h1000;
defparam \OutputMux|Out[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneive_lcell_comb \RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o (
// Equation(s):
// \RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o~combout  = (\RegUnit|regFile[0].reg_inst|inst_reg[1].reg_inst|q~q  & (!\ROMUnit|altsyncram_component|auto_generated|q_a [21] & (!\ROMUnit|altsyncram_component|auto_generated|q_a [22] & 
// !\ROMUnit|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\RegUnit|regFile[0].reg_inst|inst_reg[1].reg_inst|q~q ),
	.datab(\ROMUnit|altsyncram_component|auto_generated|q_a [21]),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [22]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o .lut_mask = 16'h0002;
defparam \RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cycloneive_lcell_comb \OutputMux|comb~1 (
// Equation(s):
// \OutputMux|comb~1_combout  = (!\ValueSelect[2]~input_o  & (!\ValueSelect[0]~input_o  & \ValueSelect[1]~input_o ))

	.dataa(gnd),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutputMux|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|comb~1 .lut_mask = 16'h0300;
defparam \OutputMux|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
cycloneive_lcell_comb \OutputMux|Out[1]~5 (
// Equation(s):
// \OutputMux|Out[1]~5_combout  = (\RegUnit|readData2Mux|and1_inst|andInst[1].and_inst|o~combout  & ((\OutputMux|comb~0_combout ) # ((\RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o~combout  & \OutputMux|comb~1_combout )))) # 
// (!\RegUnit|readData2Mux|and1_inst|andInst[1].and_inst|o~combout  & (\RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o~combout  & (\OutputMux|comb~1_combout )))

	.dataa(\RegUnit|readData2Mux|and1_inst|andInst[1].and_inst|o~combout ),
	.datab(\RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o~combout ),
	.datac(\OutputMux|comb~1_combout ),
	.datad(\OutputMux|comb~0_combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[1]~5 .lut_mask = 16'hEAC0;
defparam \OutputMux|Out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \OutputMux|Out[1]~6 (
// Equation(s):
// \OutputMux|Out[1]~6_combout  = (\OutputMux|Out[1]~4_combout ) # ((\OutputMux|Out[1]~5_combout ) # ((\ALUUnit|muxFinal|and1_inst|andInst[1].and_inst|o~combout  & \OutputMux|comb~3_combout )))

	.dataa(\ALUUnit|muxFinal|and1_inst|andInst[1].and_inst|o~combout ),
	.datab(\OutputMux|Out[1]~4_combout ),
	.datac(\OutputMux|comb~3_combout ),
	.datad(\OutputMux|Out[1]~5_combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[1]~6 .lut_mask = 16'hFFEC;
defparam \OutputMux|Out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \OutputMux|Out[1]~7 (
// Equation(s):
// \OutputMux|Out[1]~7_combout  = (\OutputMux|Out[1]~6_combout ) # ((\OutputMux|comb~2_combout  & \muxMem|O[1]~1_combout ))

	.dataa(\OutputMux|Out[1]~6_combout ),
	.datab(gnd),
	.datac(\OutputMux|comb~2_combout ),
	.datad(\muxMem|O[1]~1_combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[1]~7 .lut_mask = 16'hFAAA;
defparam \OutputMux|Out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \OutputMux|Out[2]~8 (
// Equation(s):
// \OutputMux|Out[2]~8_combout  = (\RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o~combout  & ((\OutputMux|comb~1_combout ) # ((\RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o~combout  & \OutputMux|comb~0_combout )))) # 
// (!\RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o~combout  & (((\RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o~combout  & \OutputMux|comb~0_combout ))))

	.dataa(\RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o~combout ),
	.datab(\OutputMux|comb~1_combout ),
	.datac(\RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o~combout ),
	.datad(\OutputMux|comb~0_combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[2]~8 .lut_mask = 16'hF888;
defparam \OutputMux|Out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneive_lcell_comb \OutputMux|and1_inst|andInst[2].and_inst|o (
// Equation(s):
// \OutputMux|and1_inst|andInst[2].and_inst|o~combout  = (!\ValueSelect[0]~input_o  & (\PCReg|inst_reg[2].reg_inst|q~q  & (!\ValueSelect[2]~input_o  & !\ValueSelect[1]~input_o )))

	.dataa(\ValueSelect[0]~input_o ),
	.datab(\PCReg|inst_reg[2].reg_inst|q~q ),
	.datac(\ValueSelect[2]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutputMux|and1_inst|andInst[2].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|and1_inst|andInst[2].and_inst|o .lut_mask = 16'h0004;
defparam \OutputMux|and1_inst|andInst[2].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneive_lcell_comb \OutputMux|Out[2]~9 (
// Equation(s):
// \OutputMux|Out[2]~9_combout  = (\OutputMux|Out[2]~8_combout ) # ((\OutputMux|and1_inst|andInst[2].and_inst|o~combout ) # ((\ProcCntrlUnit|ALUSrc~combout  & \OutputMux|Out[0]~1_combout )))

	.dataa(\ProcCntrlUnit|ALUSrc~combout ),
	.datab(\OutputMux|Out[0]~1_combout ),
	.datac(\OutputMux|Out[2]~8_combout ),
	.datad(\OutputMux|and1_inst|andInst[2].and_inst|o~combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[2]~9 .lut_mask = 16'hFFF8;
defparam \OutputMux|Out[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N18
cycloneive_lcell_comb \OutputMux|Out[2]~10 (
// Equation(s):
// \OutputMux|Out[2]~10_combout  = (\OutputMux|Out[2]~9_combout ) # ((\ALUUnit|LU_inst|muxUnit|O[2]~2_combout  & (\OutputMux|comb~3_combout  & \ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout )))

	.dataa(\ALUUnit|LU_inst|muxUnit|O[2]~2_combout ),
	.datab(\OutputMux|comb~3_combout ),
	.datac(\OutputMux|Out[2]~9_combout ),
	.datad(\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[2]~10 .lut_mask = 16'hF8F0;
defparam \OutputMux|Out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N10
cycloneive_lcell_comb \OutputMux|Out[2]~11 (
// Equation(s):
// \OutputMux|Out[2]~11_combout  = (\OutputMux|Out[2]~10_combout ) # ((\OutputMux|comb~2_combout  & \muxMem|O[2]~2_combout ))

	.dataa(\OutputMux|comb~2_combout ),
	.datab(\OutputMux|Out[2]~10_combout ),
	.datac(gnd),
	.datad(\muxMem|O[2]~2_combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[2]~11 .lut_mask = 16'hEECC;
defparam \OutputMux|Out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N10
cycloneive_lcell_comb \OutputMux|Out[3]~15 (
// Equation(s):
// \OutputMux|Out[3]~15_combout  = (\OutputMux|Out[3]~14_combout ) # ((\ALUUnit|LU_inst|muxUnit|O[3]~3_combout  & (\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout  & \OutputMux|comb~3_combout )))

	.dataa(\OutputMux|Out[3]~14_combout ),
	.datab(\ALUUnit|LU_inst|muxUnit|O[3]~3_combout ),
	.datac(\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout ),
	.datad(\OutputMux|comb~3_combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[3]~15 .lut_mask = 16'hEAAA;
defparam \OutputMux|Out[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N20
cycloneive_lcell_comb \OutputMux|Out[3]~16 (
// Equation(s):
// \OutputMux|Out[3]~16_combout  = (\OutputMux|Out[3]~15_combout ) # ((\OutputMux|comb~2_combout  & \muxMem|O[3]~3_combout ))

	.dataa(\OutputMux|comb~2_combout ),
	.datab(\muxMem|O[3]~3_combout ),
	.datac(gnd),
	.datad(\OutputMux|Out[3]~15_combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[3]~16 .lut_mask = 16'hFF88;
defparam \OutputMux|Out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N14
cycloneive_lcell_comb \RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o (
// Equation(s):
// \RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o~combout  = (!\ROMUnit|altsyncram_component|auto_generated|q_a [21] & (\RegUnit|regFile[0].reg_inst|inst_reg[4].reg_inst|q~q  & (!\ROMUnit|altsyncram_component|auto_generated|q_a [22] & 
// !\ROMUnit|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\ROMUnit|altsyncram_component|auto_generated|q_a [21]),
	.datab(\RegUnit|regFile[0].reg_inst|inst_reg[4].reg_inst|q~q ),
	.datac(\ROMUnit|altsyncram_component|auto_generated|q_a [22]),
	.datad(\ROMUnit|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o .lut_mask = 16'h0004;
defparam \RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N2
cycloneive_lcell_comb \OutputMux|Out[4]~17 (
// Equation(s):
// \OutputMux|Out[4]~17_combout  = (\RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o~combout  & ((\OutputMux|comb~0_combout ) # ((\RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o~combout  & \OutputMux|comb~1_combout )))) # 
// (!\RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o~combout  & (((\RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o~combout  & \OutputMux|comb~1_combout ))))

	.dataa(\RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o~combout ),
	.datab(\OutputMux|comb~0_combout ),
	.datac(\RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o~combout ),
	.datad(\OutputMux|comb~1_combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[4]~17 .lut_mask = 16'hF888;
defparam \OutputMux|Out[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cycloneive_lcell_comb \OutputMux|comb~4 (
// Equation(s):
// \OutputMux|comb~4_combout  = (\ValueSelect[2]~input_o ) # ((\ValueSelect[0]~input_o ) # (\ValueSelect[1]~input_o ))

	.dataa(gnd),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutputMux|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|comb~4 .lut_mask = 16'hFFFC;
defparam \OutputMux|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N28
cycloneive_lcell_comb \OutputMux|Out[4]~18 (
// Equation(s):
// \OutputMux|Out[4]~18_combout  = (\OutputMux|Out[3]~12_combout ) # ((\OutputMux|Out[4]~17_combout ) # ((\PCReg|inst_reg[4].reg_inst|q~q  & !\OutputMux|comb~4_combout )))

	.dataa(\OutputMux|Out[3]~12_combout ),
	.datab(\OutputMux|Out[4]~17_combout ),
	.datac(\PCReg|inst_reg[4].reg_inst|q~q ),
	.datad(\OutputMux|comb~4_combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[4]~18 .lut_mask = 16'hEEFE;
defparam \OutputMux|Out[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N30
cycloneive_lcell_comb \OutputMux|Out[4]~19 (
// Equation(s):
// \OutputMux|Out[4]~19_combout  = (\OutputMux|Out[4]~18_combout ) # ((\OutputMux|comb~3_combout  & (\ALUUnit|LU_inst|muxUnit|O[4]~4_combout  & \ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout )))

	.dataa(\OutputMux|comb~3_combout ),
	.datab(\OutputMux|Out[4]~18_combout ),
	.datac(\ALUUnit|LU_inst|muxUnit|O[4]~4_combout ),
	.datad(\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[4]~19 .lut_mask = 16'hECCC;
defparam \OutputMux|Out[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneive_lcell_comb \OutputMux|Out[4]~20 (
// Equation(s):
// \OutputMux|Out[4]~20_combout  = (\OutputMux|Out[4]~19_combout ) # ((\OutputMux|comb~2_combout  & \muxMem|O[4]~4_combout ))

	.dataa(\OutputMux|comb~2_combout ),
	.datab(gnd),
	.datac(\muxMem|O[4]~4_combout ),
	.datad(\OutputMux|Out[4]~19_combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[4]~20 .lut_mask = 16'hFFA0;
defparam \OutputMux|Out[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cycloneive_lcell_comb \OutputMux|Out[5]~21 (
// Equation(s):
// \OutputMux|Out[5]~21_combout  = (\OutputMux|comb~4_combout  & (\OutputMux|Out[0]~1_combout  & (\ProcCntrlUnit|Jump~combout ))) # (!\OutputMux|comb~4_combout  & ((\PCReg|inst_reg[5].reg_inst|q~q ) # ((\OutputMux|Out[0]~1_combout  & 
// \ProcCntrlUnit|Jump~combout ))))

	.dataa(\OutputMux|comb~4_combout ),
	.datab(\OutputMux|Out[0]~1_combout ),
	.datac(\ProcCntrlUnit|Jump~combout ),
	.datad(\PCReg|inst_reg[5].reg_inst|q~q ),
	.cin(gnd),
	.combout(\OutputMux|Out[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[5]~21 .lut_mask = 16'hD5C0;
defparam \OutputMux|Out[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneive_lcell_comb \OutputMux|Out[5]~22 (
// Equation(s):
// \OutputMux|Out[5]~22_combout  = (\OutputMux|comb~0_combout  & ((\RegUnit|readData2Mux|and1_inst|andInst[5].and_inst|o~combout ) # ((\OutputMux|comb~1_combout  & \RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o~combout )))) # 
// (!\OutputMux|comb~0_combout  & (((\OutputMux|comb~1_combout  & \RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o~combout ))))

	.dataa(\OutputMux|comb~0_combout ),
	.datab(\RegUnit|readData2Mux|and1_inst|andInst[5].and_inst|o~combout ),
	.datac(\OutputMux|comb~1_combout ),
	.datad(\RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o~combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[5]~22 .lut_mask = 16'hF888;
defparam \OutputMux|Out[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneive_lcell_comb \OutputMux|Out[5]~23 (
// Equation(s):
// \OutputMux|Out[5]~23_combout  = (\OutputMux|Out[5]~21_combout ) # ((\OutputMux|Out[5]~22_combout ) # ((\ALUUnit|muxFinal|and1_inst|andInst[5].and_inst|o~combout  & \OutputMux|comb~3_combout )))

	.dataa(\ALUUnit|muxFinal|and1_inst|andInst[5].and_inst|o~combout ),
	.datab(\OutputMux|Out[5]~21_combout ),
	.datac(\OutputMux|comb~3_combout ),
	.datad(\OutputMux|Out[5]~22_combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[5]~23 .lut_mask = 16'hFFEC;
defparam \OutputMux|Out[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N6
cycloneive_lcell_comb \OutputMux|Out[5]~24 (
// Equation(s):
// \OutputMux|Out[5]~24_combout  = (\OutputMux|Out[5]~23_combout ) # ((\muxMem|O[5]~5_combout  & \OutputMux|comb~2_combout ))

	.dataa(\OutputMux|Out[5]~23_combout ),
	.datab(gnd),
	.datac(\muxMem|O[5]~5_combout ),
	.datad(\OutputMux|comb~2_combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[5]~24 .lut_mask = 16'hFAAA;
defparam \OutputMux|Out[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \OutputMux|Out[6]~26 (
// Equation(s):
// \OutputMux|Out[6]~26_combout  = (\OutputMux|Out[6]~25_combout ) # ((\OutputMux|Out[1]~4_combout ) # ((!\OutputMux|comb~4_combout  & \PCReg|inst_reg[6].reg_inst|q~q )))

	.dataa(\OutputMux|Out[6]~25_combout ),
	.datab(\OutputMux|comb~4_combout ),
	.datac(\PCReg|inst_reg[6].reg_inst|q~q ),
	.datad(\OutputMux|Out[1]~4_combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[6]~26 .lut_mask = 16'hFFBA;
defparam \OutputMux|Out[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneive_lcell_comb \OutputMux|and2_inst|andInst[6].and_inst|o (
// Equation(s):
// \OutputMux|and2_inst|andInst[6].and_inst|o~combout  = (\OutputMux|comb~3_combout  & (\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout  & \ALUUnit|LU_inst|muxUnit|O[6]~6_combout ))

	.dataa(gnd),
	.datab(\OutputMux|comb~3_combout ),
	.datac(\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout ),
	.datad(\ALUUnit|LU_inst|muxUnit|O[6]~6_combout ),
	.cin(gnd),
	.combout(\OutputMux|and2_inst|andInst[6].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|and2_inst|andInst[6].and_inst|o .lut_mask = 16'hC000;
defparam \OutputMux|and2_inst|andInst[6].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \OutputMux|Out[6]~27 (
// Equation(s):
// \OutputMux|Out[6]~27_combout  = (\OutputMux|Out[6]~26_combout ) # ((\OutputMux|and2_inst|andInst[6].and_inst|o~combout ) # ((\OutputMux|comb~2_combout  & \muxMem|O[6]~6_combout )))

	.dataa(\OutputMux|comb~2_combout ),
	.datab(\OutputMux|Out[6]~26_combout ),
	.datac(\muxMem|O[6]~6_combout ),
	.datad(\OutputMux|and2_inst|andInst[6].and_inst|o~combout ),
	.cin(gnd),
	.combout(\OutputMux|Out[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out[6]~27 .lut_mask = 16'hFFEC;
defparam \OutputMux|Out[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cycloneive_lcell_comb \OutputMux|Out~28 (
// Equation(s):
// \OutputMux|Out~28_combout  = (\RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o~combout  & ((\OutputMux|comb~0_combout ) # ((\OutputMux|comb~1_combout  & \RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o~combout )))) # 
// (!\RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o~combout  & (((\OutputMux|comb~1_combout  & \RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o~combout ))))

	.dataa(\RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o~combout ),
	.datab(\OutputMux|comb~0_combout ),
	.datac(\OutputMux|comb~1_combout ),
	.datad(\RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o~combout ),
	.cin(gnd),
	.combout(\OutputMux|Out~28_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out~28 .lut_mask = 16'hF888;
defparam \OutputMux|Out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneive_lcell_comb \OutputMux|and1_inst|andInst[7].and_inst|o (
// Equation(s):
// \OutputMux|and1_inst|andInst[7].and_inst|o~combout  = (\PCReg|inst_reg[7].reg_inst|q~q  & (!\ValueSelect[2]~input_o  & (!\ValueSelect[0]~input_o  & !\ValueSelect[1]~input_o )))

	.dataa(\PCReg|inst_reg[7].reg_inst|q~q ),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutputMux|and1_inst|andInst[7].and_inst|o~combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|and1_inst|andInst[7].and_inst|o .lut_mask = 16'h0002;
defparam \OutputMux|and1_inst|andInst[7].and_inst|o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cycloneive_lcell_comb \OutputMux|Out~29 (
// Equation(s):
// \OutputMux|Out~29_combout  = (\OutputMux|Out~28_combout ) # ((\OutputMux|and1_inst|andInst[7].and_inst|o~combout ) # ((\OutputMux|comb~3_combout  & \ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~combout )))

	.dataa(\OutputMux|comb~3_combout ),
	.datab(\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~combout ),
	.datac(\OutputMux|Out~28_combout ),
	.datad(\OutputMux|and1_inst|andInst[7].and_inst|o~combout ),
	.cin(gnd),
	.combout(\OutputMux|Out~29_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out~29 .lut_mask = 16'hFFF8;
defparam \OutputMux|Out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
cycloneive_lcell_comb \muxMem|O[7]~7 (
// Equation(s):
// \muxMem|O[7]~7_combout  = (\ProcCntrlUnit|MemRead~combout  & (((\RAMUnit|altsyncram_component|auto_generated|q_a [7])))) # (!\ProcCntrlUnit|MemRead~combout  & (\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout  & 
// (\ALUUnit|LU_inst|muxUnit|O[7]~7_combout )))

	.dataa(\ProcCntrlUnit|MemRead~combout ),
	.datab(\ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout ),
	.datac(\ALUUnit|LU_inst|muxUnit|O[7]~7_combout ),
	.datad(\RAMUnit|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\muxMem|O[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \muxMem|O[7]~7 .lut_mask = 16'hEA40;
defparam \muxMem|O[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N26
cycloneive_lcell_comb \OutputMux|Out~30 (
// Equation(s):
// \OutputMux|Out~30_combout  = (\OutputMux|Out~29_combout ) # ((\OutputMux|comb~2_combout  & \muxMem|O[7]~7_combout ))

	.dataa(\OutputMux|comb~2_combout ),
	.datab(\OutputMux|Out~29_combout ),
	.datac(gnd),
	.datad(\muxMem|O[7]~7_combout ),
	.cin(gnd),
	.combout(\OutputMux|Out~30_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|Out~30 .lut_mask = 16'hEECC;
defparam \OutputMux|Out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneive_lcell_comb \ALUUnit|zero~2 (
// Equation(s):
// \ALUUnit|zero~2_combout  = (\ALUUnit|zero~0_combout ) # ((\ALUUnit|muxFinal|O[0]~1_combout ) # (\ALUUnit|zero~1_combout ))

	.dataa(\ALUUnit|zero~0_combout ),
	.datab(gnd),
	.datac(\ALUUnit|muxFinal|O[0]~1_combout ),
	.datad(\ALUUnit|zero~1_combout ),
	.cin(gnd),
	.combout(\ALUUnit|zero~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUUnit|zero~2 .lut_mask = 16'hFFFA;
defparam \ALUUnit|zero~2 .sum_lutc_input = "datac";
// synopsys translate_on

assign MuxOut[0] = \MuxOut[0]~output_o ;

assign MuxOut[1] = \MuxOut[1]~output_o ;

assign MuxOut[2] = \MuxOut[2]~output_o ;

assign MuxOut[3] = \MuxOut[3]~output_o ;

assign MuxOut[4] = \MuxOut[4]~output_o ;

assign MuxOut[5] = \MuxOut[5]~output_o ;

assign MuxOut[6] = \MuxOut[6]~output_o ;

assign MuxOut[7] = \MuxOut[7]~output_o ;

assign InstructionOut[0] = \InstructionOut[0]~output_o ;

assign InstructionOut[1] = \InstructionOut[1]~output_o ;

assign InstructionOut[2] = \InstructionOut[2]~output_o ;

assign InstructionOut[3] = \InstructionOut[3]~output_o ;

assign InstructionOut[4] = \InstructionOut[4]~output_o ;

assign InstructionOut[5] = \InstructionOut[5]~output_o ;

assign InstructionOut[6] = \InstructionOut[6]~output_o ;

assign InstructionOut[7] = \InstructionOut[7]~output_o ;

assign InstructionOut[8] = \InstructionOut[8]~output_o ;

assign InstructionOut[9] = \InstructionOut[9]~output_o ;

assign InstructionOut[10] = \InstructionOut[10]~output_o ;

assign InstructionOut[11] = \InstructionOut[11]~output_o ;

assign InstructionOut[12] = \InstructionOut[12]~output_o ;

assign InstructionOut[13] = \InstructionOut[13]~output_o ;

assign InstructionOut[14] = \InstructionOut[14]~output_o ;

assign InstructionOut[15] = \InstructionOut[15]~output_o ;

assign InstructionOut[16] = \InstructionOut[16]~output_o ;

assign InstructionOut[17] = \InstructionOut[17]~output_o ;

assign InstructionOut[18] = \InstructionOut[18]~output_o ;

assign InstructionOut[19] = \InstructionOut[19]~output_o ;

assign InstructionOut[20] = \InstructionOut[20]~output_o ;

assign InstructionOut[21] = \InstructionOut[21]~output_o ;

assign InstructionOut[22] = \InstructionOut[22]~output_o ;

assign InstructionOut[23] = \InstructionOut[23]~output_o ;

assign InstructionOut[24] = \InstructionOut[24]~output_o ;

assign InstructionOut[25] = \InstructionOut[25]~output_o ;

assign InstructionOut[26] = \InstructionOut[26]~output_o ;

assign InstructionOut[27] = \InstructionOut[27]~output_o ;

assign InstructionOut[28] = \InstructionOut[28]~output_o ;

assign InstructionOut[29] = \InstructionOut[29]~output_o ;

assign InstructionOut[30] = \InstructionOut[30]~output_o ;

assign InstructionOut[31] = \InstructionOut[31]~output_o ;

assign BranchOut = \BranchOut~output_o ;

assign ZeroOut = \ZeroOut~output_o ;

assign MemWriteOut = \MemWriteOut~output_o ;

assign RegWriteOut = \RegWriteOut~output_o ;

endmodule
