[2025-09-17 02:05:41] START suite=qualcomm_srv trace=srv437_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv437_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2785406 heartbeat IPC: 3.59 cumulative IPC: 3.59 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5353622 cumulative IPC: 3.736 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5353622 cumulative IPC: 3.736 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5353623 heartbeat IPC: 3.894 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14563356 heartbeat IPC: 1.086 cumulative IPC: 1.086 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 23787091 heartbeat IPC: 1.084 cumulative IPC: 1.085 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 32898159 heartbeat IPC: 1.098 cumulative IPC: 1.089 (Simulation time: 00 hr 04 min 45 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv437_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000008 cycles: 41952967 heartbeat IPC: 1.104 cumulative IPC: 1.093 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 50906737 heartbeat IPC: 1.117 cumulative IPC: 1.098 (Simulation time: 00 hr 06 min 52 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 59904084 heartbeat IPC: 1.111 cumulative IPC: 1.1 (Simulation time: 00 hr 08 min 03 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 68969281 heartbeat IPC: 1.103 cumulative IPC: 1.1 (Simulation time: 00 hr 09 min 10 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 77968576 heartbeat IPC: 1.111 cumulative IPC: 1.102 (Simulation time: 00 hr 10 min 19 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv437_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 86988059 heartbeat IPC: 1.109 cumulative IPC: 1.102 (Simulation time: 00 hr 11 min 26 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 90562722 cumulative IPC: 1.104 (Simulation time: 00 hr 12 min 38 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 90562722 cumulative IPC: 1.104 (Simulation time: 00 hr 12 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv437_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.104 instructions: 100000000 cycles: 90562722
CPU 0 Branch Prediction Accuracy: 92.51% MPKI: 13.55 Average ROB Occupancy at Mispredict: 29.91
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06868
BRANCH_INDIRECT: 0.3271
BRANCH_CONDITIONAL: 11.92
BRANCH_DIRECT_CALL: 0.3951
BRANCH_INDIRECT_CALL: 0.47
BRANCH_RETURN: 0.3718


====Backend Stall Breakdown====
ROB_STALL: 142427
LQ_STALL: 0
SQ_STALL: 694634


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 118.50165
REPLAY_LOAD: 59.79941
NON_REPLAY_LOAD: 11.628556

== Total ==
ADDR_TRANS: 35906
REPLAY_LOAD: 20272
NON_REPLAY_LOAD: 86249

== Counts ==
ADDR_TRANS: 303
REPLAY_LOAD: 339
NON_REPLAY_LOAD: 7417

cpu0->cpu0_STLB TOTAL        ACCESS:    2041862 HIT:    2017339 MISS:      24523 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2041862 HIT:    2017339 MISS:      24523 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 149.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9644818 HIT:    8628738 MISS:    1016080 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7837336 HIT:    6980736 MISS:     856600 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     598137 HIT:     498473 MISS:      99664 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1152854 HIT:    1138701 MISS:      14153 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      56491 HIT:      10828 MISS:      45663 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.26 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14782648 HIT:    7411348 MISS:    7371300 MSHR_MERGE:    1808342
cpu0->cpu0_L1I LOAD         ACCESS:   14782648 HIT:    7411348 MISS:    7371300 MSHR_MERGE:    1808342
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.26 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29448296 HIT:   24804394 MISS:    4643902 MSHR_MERGE:    1714892
cpu0->cpu0_L1D LOAD         ACCESS:   16427507 HIT:   13631622 MISS:    2795885 MSHR_MERGE:     521505
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12960093 HIT:   11168735 MISS:    1791358 MSHR_MERGE:    1193219
cpu0->cpu0_L1D TRANSLATION  ACCESS:      60696 HIT:       4037 MISS:      56659 MSHR_MERGE:        168
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.08 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12137635 HIT:   10085995 MISS:    2051640 MSHR_MERGE:    1031429
cpu0->cpu0_ITLB LOAD         ACCESS:   12137635 HIT:   10085995 MISS:    2051640 MSHR_MERGE:    1031429
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.246 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27971182 HIT:   26564397 MISS:    1406785 MSHR_MERGE:     385134
cpu0->cpu0_DTLB LOAD         ACCESS:   27971182 HIT:   26564397 MISS:    1406785 MSHR_MERGE:     385134
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.299 cycles
cpu0->LLC TOTAL        ACCESS:    1176563 HIT:    1099094 MISS:      77469 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     856600 HIT:     802285 MISS:      54315 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      99664 HIT:      92370 MISS:       7294 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     174636 HIT:     174204 MISS:        432 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      45663 HIT:      30235 MISS:      15428 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.76 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1990
  ROW_BUFFER_MISS:      75045
  AVG DBUS CONGESTED CYCLE: 4.503
Channel 0 WQ ROW_BUFFER_HIT:        843
  ROW_BUFFER_MISS:       6123
  FULL:          0
Channel 0 REFRESHES ISSUED:       7547

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       465971       610507        73050         8966
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7         1165         3283         1672
  STLB miss resolved @ L2C                0          303         2370         5877         3822
  STLB miss resolved @ LLC                0          106         5338        16496        10752
  STLB miss resolved @ MEM                0            0         2130         9150        11626

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             187872        52925      1380980       128414          343
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          578          575           36
  STLB miss resolved @ L2C                0          141         1524         1066           30
  STLB miss resolved @ LLC                0           33         1852         2374          117
  STLB miss resolved @ MEM                0            0          335          450          125
[2025-09-17 02:18:20] END   suite=qualcomm_srv trace=srv437_ap (rc=0)
