/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [5:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  reg [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire [13:0] celloutsig_0_36z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire [11:0] celloutsig_0_52z;
  reg [15:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire [51:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  reg [12:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = ~(celloutsig_0_40z & celloutsig_0_8z);
  assign celloutsig_1_15z = ~(celloutsig_1_10z[1] & celloutsig_1_6z);
  assign celloutsig_0_42z = ~(celloutsig_0_23z | celloutsig_0_0z[1]);
  assign celloutsig_0_4z = ~(celloutsig_0_3z | celloutsig_0_3z);
  assign celloutsig_0_1z = ~(in_data[87] | celloutsig_0_0z[3]);
  assign celloutsig_0_14z = ~(celloutsig_0_2z[5] | celloutsig_0_6z[1]);
  assign celloutsig_0_15z = ~(celloutsig_0_9z[0] | celloutsig_0_1z);
  assign celloutsig_0_21z = ~(celloutsig_0_12z | celloutsig_0_16z);
  assign celloutsig_0_23z = ~(celloutsig_0_22z[5] | celloutsig_0_1z);
  assign celloutsig_0_3z = ~celloutsig_0_1z;
  assign celloutsig_1_6z = ~((celloutsig_1_0z[5] | celloutsig_1_4z) & (celloutsig_1_5z | celloutsig_1_2z[3]));
  assign celloutsig_0_8z = ~((celloutsig_0_7z | celloutsig_0_6z[0]) & (celloutsig_0_3z | celloutsig_0_3z));
  assign celloutsig_0_40z = celloutsig_0_36z[12] ^ celloutsig_0_25z[7];
  assign celloutsig_0_27z = celloutsig_0_4z ^ celloutsig_0_9z[0];
  assign celloutsig_1_8z = { celloutsig_1_0z[0], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z } + { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_51z = { celloutsig_0_25z[5], celloutsig_0_42z, celloutsig_0_21z } & celloutsig_0_0z[4:2];
  assign celloutsig_1_2z = celloutsig_1_0z[3:0] & { celloutsig_1_0z[5:4], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = { celloutsig_1_0z[2:0], celloutsig_1_1z } & celloutsig_1_2z;
  assign celloutsig_1_10z = celloutsig_1_2z[3:1] & in_data[179:177];
  assign celloutsig_0_6z = { celloutsig_0_5z[5], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z } & { celloutsig_0_0z[3:1], celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_2z[9:2], celloutsig_0_15z } & { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_0z[5:1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } > { celloutsig_1_3z[2:0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_12z = { in_data[80:76], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z } > { celloutsig_0_2z[12:6], celloutsig_0_7z };
  assign celloutsig_0_17z = celloutsig_0_11z < celloutsig_0_11z;
  assign celloutsig_0_30z = celloutsig_0_20z[2:0] < { celloutsig_0_20z[1:0], celloutsig_0_28z };
  assign celloutsig_0_0z = in_data[49:43] % { 1'h1, in_data[21:16] };
  assign celloutsig_0_13z = in_data[16:12] % { 1'h1, celloutsig_0_0z[3:0] };
  assign celloutsig_0_52z = { celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_38z, celloutsig_0_7z, celloutsig_0_43z } * celloutsig_0_2z[11:0];
  assign celloutsig_1_0z = in_data[177:172] * in_data[182:177];
  assign celloutsig_1_11z = { celloutsig_1_2z, celloutsig_1_4z } * in_data[100:96];
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z } * { celloutsig_0_5z[12:5], celloutsig_0_7z };
  assign celloutsig_0_16z = & { celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_2z[5:0] };
  assign celloutsig_0_28z = & { celloutsig_0_20z, celloutsig_0_13z };
  assign celloutsig_0_34z = | { celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_19z };
  assign celloutsig_1_4z = | { celloutsig_1_2z[2], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_19z = | celloutsig_1_16z[9:1];
  assign celloutsig_0_7z = | celloutsig_0_5z[3:1];
  assign celloutsig_1_1z = celloutsig_1_0z[5] & in_data[104];
  assign celloutsig_0_36z = { celloutsig_0_22z, celloutsig_0_30z, celloutsig_0_34z, celloutsig_0_6z } - in_data[45:32];
  assign celloutsig_1_13z = { celloutsig_1_8z[14:7], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_6z } - { in_data[180:140], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_11z = { in_data[74], celloutsig_0_6z } - celloutsig_0_9z[6:2];
  assign celloutsig_0_22z = in_data[68:61] - { celloutsig_0_2z[7:1], celloutsig_0_1z };
  assign celloutsig_1_7z = in_data[185:180] ~^ { celloutsig_1_2z[2], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_8z[1], celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_6z } ~^ { in_data[115:113], celloutsig_1_5z };
  assign celloutsig_0_38z = { celloutsig_0_5z[3:2], celloutsig_0_8z } ^ celloutsig_0_20z[2:0];
  assign celloutsig_1_12z = { celloutsig_1_8z[15:9], celloutsig_1_4z } ^ { celloutsig_1_2z, celloutsig_1_2z };
  always_latch
    if (clkin_data[96]) celloutsig_0_5z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_5z = in_data[15:0];
  always_latch
    if (clkin_data[128]) celloutsig_1_16z = 13'h0000;
    else if (clkin_data[32]) celloutsig_1_16z = celloutsig_1_13z[23:11];
  always_latch
    if (!clkin_data[96]) celloutsig_0_19z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_19z = { celloutsig_0_13z[2:0], celloutsig_0_16z };
  always_latch
    if (clkin_data[96]) celloutsig_0_20z = 4'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_20z = { celloutsig_0_5z[15:13], celloutsig_0_14z };
  always_latch
    if (clkin_data[96]) celloutsig_0_2z = 13'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_2z = in_data[12:0];
  always_latch
    if (!clkin_data[96]) celloutsig_0_24z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_24z = celloutsig_0_2z[9:4];
  assign { out_data[131:128], out_data[96], out_data[34:32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
