INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/ip/axi_ram/sim/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/cpu_axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_axi_interface
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/cpu_axi_interface.v:156]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/cpu_axi_interface.v:169]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/hikari_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hikari_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/hikari_mips_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hikari_mips_sopc
