# Awesome AI for EDA

## Table of Contents

## Survey

* Machine learning and pattern matching in physical design [[pdf]](https://www.cerc.utexas.edu/utda/publications/C168.pdf) [[slide]](https://pdfs.semanticscholar.org/0aa7/4e0b0a1fad300e45e5354450908229212e24.pdf)
  * *Bei Yu, David Z. Pan, Tetsuaki Matsunawa, Xuan Zeng. ASP-DAC 2015*
* Accelerating chip design with machine learning: From pre-silicon to post-silicon
  * *Cheng Zhuo, Bei Yu, Di Gao. SOCC 2017*
* Machine Learning Applications in Physical Design : Recent Results and Directions [[pdf]](https://vlsicad.ucsd.edu/Publications/Conferences/356/c356.pdf) [[slide]](http://www.ispd.cc/slides/2018/s4_1.pdf)
  * *Andrew B. Kahng. ISPD 2018*
* Opportunities for Machine Learning in Electronic Design Automation
  * *Peter Beerel, Massoud Pedram. ISCAS 2018*
* Machine Learning and Systems for Building the Next Generation of EDA tools
  * *Manish Pandey. ASP-DAC 2018*
* New directions for learning-based IC design tools and methodologies [[pdf]](https://vlsicad.ucsd.edu/Publications/Conferences/352/c352.pdf)
  * *Andrew B. Kahng. ASP-DAC 2018*


## Papers
### High Level Synthesis
* On learning-based methods for design-space exploration with high-level synthesis [[pdf]](https://dl.acm.org/doi/pdf/10.1145/2463209.2488795)
  * *Hung-Yi Liu and Luca P. Carloni. DAC 2013*
* Active learning for multi-objective optimization [[pdf]](http://proceedings.mlr.press/v28/zuluaga13.pdf)
  * *Marcela Zuluaga, Andreas Krause, Guillaume Sergent and Markus P¨uschel. ICML 2013*
* Machine-learning based simulated annealer method for high level synthesis design space exploration [[pdf]](https://ieeexplore.ieee.org/iel7/6842515/6850372/06850383.pdf)
  * *Anushree Mahapatra and Benjamin Carrion Schafer. ESLsyn 2014*
* Efficient and reliable high-level synthesis design space explorer for fpgas [[pdf]](https://ieeexplore.ieee.org/iel7/7573873/7577295/07577370.pdf)
  * *Dong Liu and Benjamin Carrion Schafer. FPL 2015*
* Adaptive Threshold Non-Pareto Elimination: Re-thinking machine learning for system level design space exploration on FPGAs [[pdf]](https://ieeexplore.ieee.org/iel7/7454909/7459269/07459439.pdf)
  * *Pingfan Meng, Alric Althoff, Quentin Gautier, Ryan Kastner. DATE 2016*
* Fast and Accurate Estimation of Quality of Results in High-Level Synthesis with Machine Learning [[pdf]](https://ieeexplore.ieee.org/iel7/8457441/8457615/08457644.pdf)
  * *Steve Dai, Yuan Zhou, Hang Zhang, Ecenur Ustun, Evangeline F.Y. Young, Zhiru Zhang. FCCM 2018*
* Machine Learning for Design Space Exploration and Optimization of Manycore Systems [[pdf]](https://dl.acm.org/doi/pdf/10.1145/3240765.3243483)
  * *Ryan Gary Kim, Janardhan Rao Doppa and Partha Pratim Pande. ICCAD'18*
* HLSPredict: Cross Platform Performance Prediction for FPGA High-Level Synthesis [[pdf]](https://ieeexplore.ieee.org/iel7/8572681/8587609/08587690.pdf)
  * *Kenneth O’Neal, Mitch Liu, Hans Tang, Amin Kalantar, Kennen DeRenard, Philip Brisk. ICCAD 2018*
* Pyramid: Machine Learning Framework to Estimate the Optimal Timing and Resource Usage of a High-Level Synthesis Design [[pdf]](https://ieeexplore.ieee.org/iel7/8890609/8891988/08892009.pdf)
  * *Hosein Mohammadi Makrani, Farnoud Farahmand, Hossein Sayadi, Sara Bondi, Sai Manoj Pudukotai Dinakarrao, Houman Homayoun, Setareh Rafatirad. FPL 2019*
* XPPE: Cross-Platform Performance Estimation of Hardware Accelerators Using Machine Learning [[pdf]](https://dl.acm.org/doi/pdf/10.1145/3287624.3288756)
  * *Hosein Mohammadi Makrani, Hossein Sayadi, Tinoosh Mohsenin, Setareh rafatirad, Avesta Sasan, Houman Homayoun. ASPDAC 2019*
* A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS [[pdf]](https://ieeexplore.ieee.org/iel7/8931666/8942037/08942126.pdf)
  * *Hongzheng Chen and Minghua Shen. ICCAD 2019*
### Logic Synthesis

* Accurate Wirelength Prediction for Placement-Aware Synthesis through Machine Learning [[pdf]](https://ieeexplore.ieee.org/abstract/document/8715016/)
  * *Daijoon Hyun, Yuepeng Fan, Youngsoo Shin. DATE 2019*
* Digital Compatible Synthesis, Placement and Implementation of Mixed-Signal Time-Domain Computing [[pdf]](https://ieeexplore.ieee.org/abstract/document/8806926)
  * *Zhengyu Chen, Hai Zhou, Jie Gu. DAC 2019*
* Template-based PDN Synthesis in Floorplan and Placement Using Classifier and CNN Techniques [[pdf]](https://ieeexplore.ieee.org/abstract/document/9045303)
  * *Vidya A. Chhabria, Andrew B. Kahng, Minsoo Kim, Uday Mallappa, Sachin S. Sapatnekar, Bangqi Xu. ASPDAC 2020*
* LSOracle: a Logic Synthesis Framework Driven by AI 
  * *Walter Lau Neto, Max Austin, Scott Temple, Luca Amaru, Xifan Tang, Pierre-Emmanuel Gaillardon. ICCAD 2019*

### FloorPlanning & Placement

#### prediction + search
* Chip Placement with Deep Reinforcement Learning [[pdf]](https://arxiv.org/abs/2004.10746) [[blog]](https://ai.googleblog.com/2020/04/chip-design-with-deep-reinforcement.html)
  * *Azalia Mirhoseini, Anna Goldie, et. al. ISPD 2020*
* PADE: A High-Performance Placer with Automatic Datapath Extraction and Evaluation through High-Dimensional Data Learning [[pdf]](https://ieeexplore.ieee.org/abstract/document/6241590)
  * *Samuel Ward, Duo Ding, David Z. Pan. DAC 2012*

#### prediction

* Evaluation of routability-driven macro placement with machine-learning technique [[pdf]](https://ieeexplore.ieee.org/abstract/document/8394712)
  * *Wei-Kai Cheng, Yu-Yin Guo, Chih-Shuan Wu. 2018 7th International Symposium on Next Generation Electronics (ISNE)*
* Accurate Wirelength Prediction for Placement-Aware Synthesis through Machine Learning [[pdf]](https://ieeexplore.ieee.org/abstract/document/8715016/)
  * *Daijoon Hyun, Yuepeng Fan, Youngsoo Shin. DATE 2019*
* Template-based PDN Synthesis in Floorplan and Placement Using Classifier and CNN Techniques [[pdf]](https://ieeexplore.ieee.org/abstract/document/9045303)
  * *Vidya A. Chhabria, Andrew B. Kahng, Minsoo Kim, Uday Mallappa, Sachin S. Sapatnekar, Bangqi Xu. ASPDAC 2020*
* Learning-Based Prediction of Embedded Memory Timing Failures During Initial Floorplan Design [[pdf]](https://ieeexplore.ieee.org/abstract/document/7428008)
  * *Wei-Ting J. Chan, Kun Young Chung, Andrew B. Kahng, Nancy D. MacDonald, Siddhartha Nath. ASPDAC 2016*
* Device Placement Optimization with Reinforcement Learning [[pdf]](https://dl.acm.org/doi/10.5555/3305890.3305932)
  * *Azalia Mirhoseini, Hieu Pham, Quoc V. Le et al. ICML 2017*

#### MISC

* Placement and routing for 3D-FPGAs using reinforcement learning and support vector machines [[pdf]](https://ieeexplore.ieee.org/abstract/document/1383317)
  * *R. Manimegalai, E. Siva Soumya, V. Muralidharan, B. Ravindran, V. Kamakoti, D. Bhatia. VLSID 2005*

### Routing

* Routability Optimization for Industrial Designs at Sub-14nm Process Nodes Using Machine Learning [[pdf]](https://dl.acm.org/doi/abs/10.1145/3036669.3036681)
  * *Wei-Ting J. Chan, Pei-Hsin Ho, Andrew B. Kahng and Prashant Saxena3. ISPD 2017*
* Accurate Machine-Learning-Based On-Chip Router Modeling [[pdf]](https://ieeexplore.ieee.org/abstract/document/5473105/)
  * *Kwangok Jeong, Andrew B. Kahng, Bill Lin, Kambiz Samadi. IEEE Embedded Systems Letters (Volume: 2 , Issue: 3 , Sept. 2010)*
* Placement and routing for 3D-FPGAs using reinforcement learning and support vector machines [[pdf]](https://ieeexplore.ieee.org/abstract/document/1383317)
  * *R. Manimegalai, E. Siva Soumya, V. Muralidharan, B. Ravindran, V. Kamakoti, D. Bhatia. VLSID 2005*
* AENEID: A Generic Lithography-Friendly Detailed Router Based on Post-RET Data Learning and Hotspot Detection [[pdf]](https://dl.acm.org/doi/abs/10.1145/2024724.2024902)
  * *Duo Ding, Jhih-Rong Gao, Kun Yuan and David Z. Pan. DAC 2011*
* Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis [[pdf]](https://ieeexplore.ieee.org/abstract/document/8714724)
  * *Jieru Zhao, Tingyuan Liang, Sharad Sinha, Wei Zhang. DATE 2019*
* RouteNet: Routability prediction for Mixed-Size Designs Using Convolutional Neural Network [[pdf]](https://ieeexplore.ieee.org/abstract/document/8587655)
  * *Zhiyao Xie, Yu-Hung Huang, Guan-Qi Fang, Haoxing Ren, Shao-Yun Fang, Yiran Chen, Jiang Hu. ICCAD 2018*
* High-Definition Routing Congestion Prediction for Large-Scale FPGAs [[pdf]](https://ieeexplore.ieee.org/abstract/document/9045178)
  * *Mohamed Baker Alawieh, Wuxi Li, Yibo Lin, Love Singhal, Mahesh A. Iyer, David Z. Pan. ASPDAC 2020*
* Machine Learning-Based Pre-Routing Timing Prediction with Reduced Pessimism [[pdf]](https://ieeexplore.ieee.org/abstract/document/8807063)
  * *Erick Carvajal Barboza, Nishchal Shukla, Yiran Chen, Jiang Hu. DAC 2019*
* Novel Congestion-estimation and Routability-prediction Methods based on Machine Learning for Modern FPGAs [[pdf]](https://dl.acm.org/doi/abs/10.1145/3337930)
  * *Abeer Al-Hyari, Ziad  Abuowaimer, Timothy Martin, Gary William Gréwal, Shawki Areibi, Anthony Vannelli. ACM Transactions on Reconfigurable Technology and Systems, August 2019* 

### Testing and Verification
* Error moderation in low-cost machine-learning-based analog/RF testing [[pdf]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4358314)
  * *Stratigopoulos, Haralampos-G., and Yiorgos Makris. IEEE TCAD of integrated CAS 2008*
* HFMV: hybridizing formal methods and machine learning for verification of analog and mixed-signal circuits [[pdf]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8465826)
  * *Hu, Hanbin, et al. DAC 2018*
* High performance graph convolutional networks with applications in testability analysis [[pdf]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8807085)
  * *Ma, Yuzhe, et al. DAC 2019*
* RF specification test compaction using learning machines [[pdf]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5169847)
  * *Stratigopoulos, Haralampos-G., et al. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2010*
* Exploring Graphical Models with Bayesian Learning and MCMC for Failure Diagnosis [[pdf]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9045154)
  * *Hongfei Wang, Wenjie Cai, Jianwen Li, and Kun He. ASPDAC 2020*
* Learning to produce direct tests for security verification using constrained process discovery [[pdf]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8060318)
  * *Kuo-Kai Hsieh, L. Wang, Wen Chen and J. Bhadra. DAC 2017*
* Improving Test Chip Design Efficiency via Machine Learning [[pdf]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9000131)
  * *Z. Liu, Q. Huang, C. Fang and R. D. Blanton. ITC 2019*
* Machine learning for performance and power modeling of heterogeneous systems [[pdf]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8587737)
  * *Greathouse, Joseph L., and Gabriel H. Loh. ICCAD 2018*
* Low-cost high-accuracy variation characterization for nanoscale IC technologies via novel learning-based techniques [[pdf]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8342115)
  * *Z. Pan et al. DATE 2018*
* Learning-based approximation of interconnect delay and slew in signoff timing tools [[pdf]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6681682)
  * *A. B. Kahng, S. Kang, H. Lee, S. Nath and J. Wadhwani. SLIP 2013*
* LithoGAN: End-to-End Lithography Modeling with Generative Adversarial Networks [[pdf]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8806997)
  * *W. Ye, M. B. Alawieh, Y. Lin and D. Z. Pan. DAC 2019*
* Machine-Learning Based Congestion Estimation for Modern FPGAs [[pdf]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8533535)
  * *D. Maarouf et al. FPL 2018*
* System-level hardware failure prediction using deep learning [[pdf]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8806998)
  * *X. Sun et al. DAC 2019* 
### Machine learning for SAT Solver

### Acceleration with Deep Learning Engine
* DREAMPlace: Deep learning toolkit-enabled GPU acceleration for modern VLSI placement [[pdf]](https://dl.acm.org/doi/pdf/10.1145/3316781.3317803)
  * *Yibo Lin, Shounak Dhar, Wuxi Li, Haoxing Ren, Brucek Khailany, David Z. Pan. DAC 2019*

## Other resources




-------------

Collected by students in the course **Computer-Aided Design of Digital Circuits and Systems** (2020 Spring) of Tsinghua University (alphabetically ordered): **Guyue Huang, Jingbo Hu, Yifan He, Jialong Liu, Mingyuan Ma, Chaoyang Shen, Juejian Wu, Yuanfan Xu, Hengrui Zhang, Kai Zhong**

Instructor: [**Prof. Yu Wang**](http://nicsefc.ee.tsinghua.edu.cn/people/yu-wang/)     &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;  Teaching Assistant: **Xuefei Ning**

Any advice is appreciated, you can provide your suggestions by creating issues, or email nicsefc@gmail.com.
