Timing Analyzer report for ex1
Wed Jan 25 09:59:21 2006
Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                    ;
+------------------------------+-------+---------------+-------------+---------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.840 ns   ; SWITCH4 ; LED7 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1C12F256C7       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+---------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To   ;
+-------+-------------------+-----------------+---------+------+
; N/A   ; None              ; 10.840 ns       ; SWITCH4 ; LED7 ;
; N/A   ; None              ; 10.553 ns       ; SWITCH3 ; LED7 ;
; N/A   ; None              ; 10.398 ns       ; SWITCH1 ; LED7 ;
; N/A   ; None              ; 10.281 ns       ; SWITCH2 ; LED7 ;
; N/A   ; None              ; 9.897 ns        ; SWITCH4 ; LED5 ;
; N/A   ; None              ; 9.629 ns        ; SWITCH4 ; LED6 ;
; N/A   ; None              ; 9.614 ns        ; SWITCH3 ; LED5 ;
; N/A   ; None              ; 9.466 ns        ; SWITCH1 ; LED5 ;
; N/A   ; None              ; 9.455 ns        ; SWITCH1 ; LED3 ;
; N/A   ; None              ; 9.342 ns        ; SWITCH3 ; LED6 ;
; N/A   ; None              ; 9.338 ns        ; SWITCH2 ; LED5 ;
; N/A   ; None              ; 9.331 ns        ; SWITCH2 ; LED3 ;
; N/A   ; None              ; 9.187 ns        ; SWITCH1 ; LED6 ;
; N/A   ; None              ; 9.172 ns        ; SWITCH1 ; LED4 ;
; N/A   ; None              ; 9.070 ns        ; SWITCH2 ; LED6 ;
; N/A   ; None              ; 9.058 ns        ; SWITCH2 ; LED4 ;
; N/A   ; None              ; 8.589 ns        ; SWITCH2 ; LED2 ;
; N/A   ; None              ; 7.959 ns        ; SWITCH1 ; LED1 ;
+-------+-------------------+-----------------+---------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition
    Info: Processing started: Wed Jan 25 09:59:21 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex1 -c ex1 --timing_analysis_only
Info: Longest tpd from source pin "SWITCH4" to destination pin "LED7" is 10.840 ns
    Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M14; Fanout = 2; PIN Node = 'SWITCH4'
    Info: 2: + IC(4.824 ns) + CELL(0.522 ns) = 6.645 ns; Loc. = LC_X48_Y1_N6; Fanout = 2; COMB Node = 'inst8~11'
    Info: 3: + IC(2.330 ns) + CELL(1.865 ns) = 10.840 ns; Loc. = PIN_T11; Fanout = 0; PIN Node = 'LED7'
    Info: Total cell delay = 3.686 ns ( 34.00 % )
    Info: Total interconnect delay = 7.154 ns ( 66.00 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Processing ended: Wed Jan 25 09:59:21 2006
    Info: Elapsed time: 00:00:00


