{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511730155204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511730155205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 13:02:35 2017 " "Processing started: Sun Nov 26 13:02:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511730155205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511730155205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp_finalProject_kk_gq -c e155_pacman " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp_finalProject_kk_gq -c e155_pacman" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511730155205 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1511730155380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix " "Found entity 1: matrix" {  } { { "matrix.sv" "" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/matrix.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511730155410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511730155410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e155_pacman.sv 1 1 " "Found 1 design units, including 1 entities, in source file e155_pacman.sv" { { "Info" "ISGN_ENTITY_NAME" "1 e155_pacman " "Found entity 1: e155_pacman" {  } { { "e155_pacman.sv" "" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/e155_pacman.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511730155412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511730155412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_pi_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_pi_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_pi_fpga " "Found entity 1: spi_pi_fpga" {  } { { "spi_pi_fpga.sv" "" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/spi_pi_fpga.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511730155414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511730155414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.sv 3 3 " "Found 3 design units, including 3 entities, in source file keypad.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.sv" "" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/keypad.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511730155416 ""} { "Info" "ISGN_ENTITY_NAME" "2 flopenr " "Found entity 2: flopenr" {  } { { "keypad.sv" "" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/keypad.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511730155416 ""} { "Info" "ISGN_ENTITY_NAME" "3 oscillator " "Found entity 3: oscillator" {  } { { "keypad.sv" "" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/keypad.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511730155416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511730155416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.sv" "" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mem.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511730155418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511730155418 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "e155_pacman " "Elaborating entity \"e155_pacman\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511730155444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 e155_pacman.sv(33) " "Verilog HDL assignment warning at e155_pacman.sv(33): truncated value with size 32 to match size of target (9)" {  } { { "e155_pacman.sv" "" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/e155_pacman.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511730155445 "|e155_pacman"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:keypad " "Elaborating entity \"keypad\" for hierarchy \"keypad:keypad\"" {  } { { "e155_pacman.sv" "keypad" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/e155_pacman.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511730155446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator keypad:keypad\|oscillator:slw " "Elaborating entity \"oscillator\" for hierarchy \"keypad:keypad\|oscillator:slw\"" {  } { { "keypad.sv" "slw" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/keypad.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511730155447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr keypad:keypad\|flopenr:flop1 " "Elaborating entity \"flopenr\" for hierarchy \"keypad:keypad\|flopenr:flop1\"" {  } { { "keypad.sv" "flop1" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/keypad.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511730155449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_pi_fpga spi_pi_fpga:spi_pi_fpga " "Elaborating entity \"spi_pi_fpga\" for hierarchy \"spi_pi_fpga:spi_pi_fpga\"" {  } { { "e155_pacman.sv" "spi_pi_fpga" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/e155_pacman.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511730155450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:memory " "Elaborating entity \"mem\" for hierarchy \"mem:memory\"" {  } { { "e155_pacman.sv" "memory" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/e155_pacman.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511730155451 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mem.sv(26) " "Verilog HDL assignment warning at mem.sv(26): truncated value with size 32 to match size of target (9)" {  } { { "mem.sv" "" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mem.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511730155485 "|e155_pacman|mem:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix matrix:matrix " "Elaborating entity \"matrix\" for hierarchy \"matrix:matrix\"" {  } { { "e155_pacman.sv" "matrix" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/e155_pacman.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511730155836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 matrix.sv(25) " "Verilog HDL assignment warning at matrix.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "matrix.sv" "" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/matrix.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511730155837 "|e155_pacman|matrix:matrix"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1511730164301 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1511730165483 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1511730168574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511730169236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511730169236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8876 " "Implemented 8876 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511730169712 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511730169712 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8844 " "Implemented 8844 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511730169712 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511730169712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511730169948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 13:02:49 2017 " "Processing ended: Sun Nov 26 13:02:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511730169948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511730169948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511730169948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511730169948 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511730170782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511730170783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 13:02:50 2017 " "Processing started: Sun Nov 26 13:02:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511730170783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1511730170783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mp_finalProject_kk_gq -c e155_pacman " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mp_finalProject_kk_gq -c e155_pacman" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1511730170783 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1511730170824 ""}
{ "Info" "0" "" "Project  = mp_finalProject_kk_gq" {  } {  } 0 0 "Project  = mp_finalProject_kk_gq" 0 0 "Fitter" 0 0 1511730170825 ""}
{ "Info" "0" "" "Revision = e155_pacman" {  } {  } 0 0 "Revision = e155_pacman" 0 0 "Fitter" 0 0 1511730170825 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1511730170924 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "e155_pacman EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"e155_pacman\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511730170961 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511730170997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511730170997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511730170998 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511730171098 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1511730171106 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511730171257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511730171257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511730171257 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1511730171257 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/" { { 0 { 0 ""} 0 10143 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511730171268 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/" { { 0 { 0 ""} 0 10145 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511730171268 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/" { { 0 { 0 ""} 0 10147 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511730171268 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/" { { 0 { 0 ""} 0 10149 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511730171268 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/" { { 0 { 0 ""} 0 10151 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511730171268 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1511730171268 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1511730171270 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 32 " "No exact pin location assignment(s) for 1 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memoryclock " "Pin memoryclock not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { memoryclock } } } { "e155_pacman.sv" "" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/e155_pacman.sv" 13 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoryclock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511730171574 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1511730171574 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "e155_pacman.sdc " "Synopsys Design Constraints File file not found: 'e155_pacman.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1511730172008 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1511730172009 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1511730172068 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1511730172069 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1511730172070 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511730172390 ""}  } { { "e155_pacman.sv" "" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/e155_pacman.sv" 6 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/" { { 0 { 0 ""} 0 10137 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511730172390 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideAnd0  " "Automatically promoted node WideAnd0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511730172390 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq1~output " "Destination node freq1~output" {  } { { "e155_pacman.sv" "" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/e155_pacman.sv" 11 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq1~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/" { { 0 { 0 ""} 0 10120 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1511730172390 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1511730172390 ""}  } { { "e155_pacman.sv" "" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/e155_pacman.sv" 23 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideAnd0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/" { { 0 { 0 ""} 0 7361 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511730172390 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keypad:keypad\|oscillator:slw\|k\[31\]  " "Automatically promoted node keypad:keypad\|oscillator:slw\|k\[31\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511730172391 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:keypad\|oscillator:slw\|k\[31\]~93 " "Destination node keypad:keypad\|oscillator:slw\|k\[31\]~93" {  } { { "keypad.sv" "" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/keypad.sv" 127 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:keypad|oscillator:slw|k[31]~93 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/" { { 0 { 0 ""} 0 7460 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1511730172391 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1511730172391 ""}  } { { "keypad.sv" "" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/keypad.sv" 127 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:keypad|oscillator:slw|k[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/" { { 0 { 0 ""} 0 7327 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511730172391 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511730172391 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "enable~output " "Destination node enable~output" {  } { { "e155_pacman.sv" "" { Text "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/e155_pacman.sv" 13 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/" { { 0 { 0 ""} 0 10129 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1511730172391 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1511730172391 ""}  } { { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/" { { 0 { 0 ""} 0 7371 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511730172391 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511730173046 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511730173055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511730173056 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511730173066 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511730173081 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1511730173091 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1511730173091 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511730173099 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511730173412 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1511730173423 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511730173423 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1511730173428 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1511730173428 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1511730173428 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 8 3 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511730173428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 6 2 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511730173428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 7 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511730173428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 8 6 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511730173428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511730173428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 2 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511730173428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 12 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511730173428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511730173428 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1511730173428 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1511730173428 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CE " "Node \"CE\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1511730173493 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RGB1bus\[0\] " "Node \"RGB1bus\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB1bus\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1511730173493 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RGB1bus\[1\] " "Node \"RGB1bus\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB1bus\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1511730173493 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RGB1bus\[2\] " "Node \"RGB1bus\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB1bus\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1511730173493 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data\[0\] " "Node \"data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1511730173493 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data\[1\] " "Node \"data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1511730173493 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data\[2\] " "Node \"data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1511730173493 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "done " "Node \"done\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "done" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1511730173493 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "finished " "Node \"finished\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "finished" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1511730173493 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "start " "Node \"start\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1511730173493 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1511730173493 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511730173494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1511730174369 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_CBES" "467 392 " "Fitter requires 467 LABs to implement the project, but the device contains only 392 LABs" {  } { { "f:/altera/13.0sp1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/" "LE" } }  } 0 170012 "Fitter requires %1!d! LABs to implement the project, but the device contains only %2!d! LABs" 0 0 "Fitter" 0 -1 1511730181904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511730181908 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1511730181909 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1511730183158 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1511730183164 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/output_files/e155_pacman.fit.smsg " "Generated suppressed messages file C:/Users/kkaneshina/Desktop/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/mp_finalProject_kk_gq/output_files/e155_pacman.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1511730183390 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "764 " "Peak virtual memory: 764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511730183592 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 26 13:03:03 2017 " "Processing ended: Sun Nov 26 13:03:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511730183592 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511730183592 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511730183592 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511730183592 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 22 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 22 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511730184193 ""}
