// Seed: 3787752874
program module_0 (
    output wand id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    output wire id_6,
    input wire id_7,
    output tri1 id_8,
    output wor id_9,
    output supply1 id_10,
    output wire id_11,
    input wor id_12,
    output supply0 id_13
);
endprogram
module module_1 (
    input wor id_0,
    input wor id_1,
    output supply0 id_2
    , id_6,
    input tri1 id_3,
    input supply1 id_4
);
  reg id_7;
  assign id_2 = 1;
  wire id_8;
  reg  id_9 = id_9;
  assign id_7 = id_9;
  module_0(
      id_2, id_1, id_1, id_0, id_3, id_3, id_2, id_1, id_2, id_2, id_2, id_2, id_0, id_2
  );
  always id_7 <= 1;
endmodule
