# Wed Mar 11 16:59:47 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1521R, Built Jan  8 2020 10:08:17


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: D:\proj\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\temp\MIPI_Rx\rev_1\DPHY_RX_TOP_scck.rpt 
See clock summary report "D:\proj\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\temp\MIPI_Rx\rev_1\DPHY_RX_TOP_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 129MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 222MB peak: 222MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 222MB peak: 222MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 222MB peak: 222MB)

@W: BN117 :|Instance DPHY_RX_INST of partition view:work.\\\~DPHY_RX\.DPHY_RX_TOP\ (verilog) has no references to its outputs; instance not removed. 
@W: BN117 :|Instance DPHY_RX_INST of partition view:work.\\\~DPHY_RX\.DPHY_RX_TOP\ (verilog) has no references to its outputs; instance not removed. 

Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 222MB peak: 222MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 222MB peak: 222MB)



Clock Summary
******************

          Start                                            Requested     Requested     Clock        Clock                     Clock
Level     Clock                                            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------
0 -       System                                           150.0 MHz     6.667         system       system_clkgroup           0    
                                                                                                                                   
0 -       _~idesx4_DPHY_RX_TOP_|sclk_inferred_clock        261.9 MHz     3.818         inferred     Autoconstr_clkgroup_0     279  
                                                                                                                                   
0 -       _~DPHY_RX_DPHY_RX_TOP_|HS_CLK_inferred_clock     880.5 MHz     1.136         inferred     Autoconstr_clkgroup_2     4    
                                                                                                                                   
0 -       _~idesx4_DPHY_RX_TOP_|eclko_inferred_clock       150.0 MHz     6.667         inferred     Autoconstr_clkgroup_1     2    
===================================================================================================================================



Clock Load Summary
***********************

                                                 Clock     Source                                                Clock Pin                                                       Non-clock Pin     Non-clock Pin
Clock                                            Load      Pin                                                   Seq Example                                                     Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                           0         -                                                     -                                                               -                 -            
                                                                                                                                                                                                                
_~idesx4_DPHY_RX_TOP_|sclk_inferred_clock        279       DPHY_RX_INST.u_idesx4.Inst3_CLKDIV.CLKOUT(CLKDIV)     DPHY_RX_INST.u_Aligner.genblk6\.ln0.genblk1\.q_in0_0[7:0].C     -                 -            
                                                                                                                                                                                                                
_~DPHY_RX_DPHY_RX_TOP_|HS_CLK_inferred_clock     4         DPHY_RX_INST.U0_IB.O(TLVDS_IBUF)                      DPHY_RX_INST.u_idesx4.opensync[3:0].C                           -                 -            
                                                                                                                                                                                                                
_~idesx4_DPHY_RX_TOP_|eclko_inferred_clock       2         DPHY_RX_INST.u_idesx4.u_DHCEN.CLKOUT(DHCEN)           DPHY_RX_INST.u_idesx4.Inst4_IDES81.FCLK                         -                 -            
================================================================================================================================================================================================================


ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 267 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 instances converted, 4 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_0       ENCRYPTED           CLKDIV                 265        ENCRYPTED      
@KP:ckid0_2       ENCRYPTED           DHCEN                  2          ENCRYPTED      
=======================================================================================
============================================================= Gated/Generated Clocks =============================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance     Explanation                               
--------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       ENCRYPTED           TLVDS_IBUF             4                      ENCRYPTED           Derived clock on input (not legal for GCC)
==================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\proj\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\temp\MIPI_Rx\rev_1\DPHY_RX_TOP.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 224MB peak: 224MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 225MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Wed Mar 11 16:59:49 2020

###########################################################]
