

================================================================
== Vitis HLS Report for 'dataflow_in_loop_LOOP_S'
================================================================
* Date:           Thu Jan 20 09:42:06 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.803 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      113|      113| 1.130 us | 1.130 us |   58|   58| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_runSysArr_fu_242                               |runSysArr                        |       57|       57| 0.570 us | 0.570 us |   57|   57|   none  |
        |grp_runWeight2Reg_fu_286                           |runWeight2Reg                    |       41|       41| 0.410 us | 0.410 us |   41|   41|   none  |
        |grp_runL2toL1_fu_307                               |runL2toL1                        |       54|       54| 0.540 us | 0.540 us |   54|   54|   none  |
        |call_ln197_dataflow_in_loop_LOOP_S_entry20_fu_328  |dataflow_in_loop_LOOP_S_entry20  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +---------------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read311 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 6 'read' 'p_read311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read210 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 7 'read' 'p_read210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%s_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 8 'read' 's_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 9 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%co_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %co_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 10 'read' 'co_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ko_2_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %ko_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 11 'read' 'ko_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read15 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 12 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_13 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 13 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%s_c10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 14 'alloca' 's_c10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_c9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 15 'alloca' 'r_c9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ko_2_c8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 16 'alloca' 'ko_2_c8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_c7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 17 'alloca' 'p_c7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_c6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 18 'alloca' 'p_c6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_c5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 19 'alloca' 'p_c5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%s_c4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 20 'alloca' 's_c4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%s_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 21 'alloca' 's_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_c3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 22 'alloca' 'r_c3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 23 'alloca' 'r_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%co_1_c2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 24 'alloca' 'co_1_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%co_1_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 25 'alloca' 'co_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 7> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ko_2_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 26 'alloca' 'ko_2_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_c1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 27 'alloca' 'p_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 28 'alloca' 'p_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (1.15ns)   --->   "%data_l1buf_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 29 'alloca' 'data_l1buf_0' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 30 [1/1] (1.15ns)   --->   "%data_l1buf_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 30 'alloca' 'data_l1buf_1' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 31 [1/1] (1.15ns)   --->   "%data_l1buf_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 31 'alloca' 'data_l1buf_2' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 32 [1/1] (1.15ns)   --->   "%data_l1buf_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 32 'alloca' 'data_l1buf_3' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 33 [1/1] (1.45ns)   --->   "%call_ln197 = call void @dataflow_in_loop_LOOP_S.entry20, i9 %p_read_13, i9 %p_read15, i9 %ko_2_read, i10 %co_1_read, i32 %r_read, i32 %s_read, i32 %p_read210, i10 %p_read311, i9 %p_c, i9 %p_c1, i9 %ko_2_c, i7 %co_1_c, i10 %co_1_c2, i32 %r_c, i10 %r_c3, i32 %s_c, i10 %s_c4, i32 %p_c5, i32 %p_c6, i10 %p_c7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 33 'call' 'call_ln197' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (0.00ns)   --->   "%call_ret = call i128 @runWeight2Reg, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %p_c, i9 %p_c1, i9 %ko_2_c, i7 %co_1_c, i32 %r_c, i32 %s_c, i9 %ko_2_c8, i32 %r_c9, i32 %s_c10, void %call_ln197, void %call_ln197" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206]   --->   Operation 34 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln207 = call void @runL2toL1, i8 %data_l1buf_0, i8 %data_l1buf_1, i8 %data_l1buf_2, i8 %data_l1buf_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %p_c5, i10 %co_1_c2, i10 %r_c3, i10 %s_c4, i10 %p_c7, void %call_ln197" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:207]   --->   Operation 35 'call' 'call_ln207' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (0.00ns)   --->   "%call_ret = call i128 @runWeight2Reg, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %p_c, i9 %p_c1, i9 %ko_2_c, i7 %co_1_c, i32 %r_c, i32 %s_c, i9 %ko_2_c8, i32 %r_c9, i32 %s_c10, void %call_ln197, void %call_ln197" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206]   --->   Operation 36 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%weight_regfile_0_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206]   --->   Operation 37 'extractvalue' 'weight_regfile_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%weight_regfile_0_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206]   --->   Operation 38 'extractvalue' 'weight_regfile_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%weight_regfile_0_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206]   --->   Operation 39 'extractvalue' 'weight_regfile_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%weight_regfile_0_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206]   --->   Operation 40 'extractvalue' 'weight_regfile_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%weight_regfile_1_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206]   --->   Operation 41 'extractvalue' 'weight_regfile_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%weight_regfile_1_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206]   --->   Operation 42 'extractvalue' 'weight_regfile_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%weight_regfile_1_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206]   --->   Operation 43 'extractvalue' 'weight_regfile_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%weight_regfile_1_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206]   --->   Operation 44 'extractvalue' 'weight_regfile_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%weight_regfile_2_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206]   --->   Operation 45 'extractvalue' 'weight_regfile_2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%weight_regfile_2_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206]   --->   Operation 46 'extractvalue' 'weight_regfile_2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%weight_regfile_2_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206]   --->   Operation 47 'extractvalue' 'weight_regfile_2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%weight_regfile_2_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206]   --->   Operation 48 'extractvalue' 'weight_regfile_2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%weight_regfile_3_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206]   --->   Operation 49 'extractvalue' 'weight_regfile_3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%weight_regfile_3_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206]   --->   Operation 50 'extractvalue' 'weight_regfile_3_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weight_regfile_3_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206]   --->   Operation 51 'extractvalue' 'weight_regfile_3_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%weight_regfile_3_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206]   --->   Operation 52 'extractvalue' 'weight_regfile_3_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln207 = call void @runL2toL1, i8 %data_l1buf_0, i8 %data_l1buf_1, i8 %data_l1buf_2, i8 %data_l1buf_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %p_c5, i10 %co_1_c2, i10 %r_c3, i10 %s_c4, i10 %p_c7, void %call_ln197" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:207]   --->   Operation 53 'call' 'call_ln207' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln208 = call void @runSysArr, i8 %weight_regfile_0_0, i8 %weight_regfile_0_1, i8 %weight_regfile_0_2, i8 %weight_regfile_0_3, i8 %weight_regfile_1_0, i8 %weight_regfile_1_1, i8 %weight_regfile_1_2, i8 %weight_regfile_1_3, i8 %weight_regfile_2_0, i8 %weight_regfile_2_1, i8 %weight_regfile_2_2, i8 %weight_regfile_2_3, i8 %weight_regfile_3_0, i8 %weight_regfile_3_1, i8 %weight_regfile_3_2, i8 %weight_regfile_3_3, i8 %data_l1buf_0, i8 %data_l1buf_1, i8 %data_l1buf_2, i8 %data_l1buf_3, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i32 %p_c6, i9 %ko_2_c8, i32 %s_c10, i32 %r_c9, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0, void %call_ln207, i128 %call_ret, i128 %call_ret, i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208]   --->   Operation 54 'call' 'call_ln208' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln197 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 55 'specdataflowpipeline' 'specdataflowpipeline_ln197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @p_c_str, i32, void @p_str, void @p_str, i32, i32, i9 %p_c, i9 %p_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 56 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln197 = specinterface void @_ssdm_op_SpecInterface, i9 %p_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 57 'specinterface' 'specinterface_ln197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @p_c1_str, i32, void @p_str, void @p_str, i32, i32, i9 %p_c1, i9 %p_c1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 58 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln197 = specinterface void @_ssdm_op_SpecInterface, i9 %p_c1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 59 'specinterface' 'specinterface_ln197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @ko_OC_2_c_str, i32, void @p_str, void @p_str, i32, i32, i9 %ko_2_c, i9 %ko_2_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 60 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln197 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_2_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 61 'specinterface' 'specinterface_ln197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @co_OC_1_c_str, i32, void @p_str, void @p_str, i32, i32, i7 %co_1_c, i7 %co_1_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 62 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln197 = specinterface void @_ssdm_op_SpecInterface, i7 %co_1_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 63 'specinterface' 'specinterface_ln197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @co_OC_1_c2_str, i32, void @p_str, void @p_str, i32, i32, i10 %co_1_c2, i10 %co_1_c2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 64 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln197 = specinterface void @_ssdm_op_SpecInterface, i10 %co_1_c2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 65 'specinterface' 'specinterface_ln197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @r_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %r_c, i32 %r_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 66 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln197 = specinterface void @_ssdm_op_SpecInterface, i32 %r_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 67 'specinterface' 'specinterface_ln197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @r_c3_str, i32, void @p_str, void @p_str, i32, i32, i10 %r_c3, i10 %r_c3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 68 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln197 = specinterface void @_ssdm_op_SpecInterface, i10 %r_c3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 69 'specinterface' 'specinterface_ln197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @s_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %s_c, i32 %s_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 70 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln197 = specinterface void @_ssdm_op_SpecInterface, i32 %s_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 71 'specinterface' 'specinterface_ln197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @s_c4_str, i32, void @p_str, void @p_str, i32, i32, i10 %s_c4, i10 %s_c4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 72 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln197 = specinterface void @_ssdm_op_SpecInterface, i10 %s_c4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 73 'specinterface' 'specinterface_ln197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @p_c5_str, i32, void @p_str, void @p_str, i32, i32, i32 %p_c5, i32 %p_c5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 74 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln197 = specinterface void @_ssdm_op_SpecInterface, i32 %p_c5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 75 'specinterface' 'specinterface_ln197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @p_c6_str, i32, void @p_str, void @p_str, i32, i32, i32 %p_c6, i32 %p_c6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 76 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln197 = specinterface void @_ssdm_op_SpecInterface, i32 %p_c6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 77 'specinterface' 'specinterface_ln197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @p_c7_str, i32, void @p_str, void @p_str, i32, i32, i10 %p_c7, i10 %p_c7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 78 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln197 = specinterface void @_ssdm_op_SpecInterface, i10 %p_c7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 79 'specinterface' 'specinterface_ln197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @ko_OC_2_c8_str, i32, void @p_str, void @p_str, i32, i32, i9 %ko_2_c8, i9 %ko_2_c8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 80 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln197 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_2_c8, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 81 'specinterface' 'specinterface_ln197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @r_c9_str, i32, void @p_str, void @p_str, i32, i32, i32 %r_c9, i32 %r_c9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 82 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln197 = specinterface void @_ssdm_op_SpecInterface, i32 %r_c9, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 83 'specinterface' 'specinterface_ln197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @s_c10_str, i32, void @p_str, void @p_str, i32, i32, i32 %s_c10, i32 %s_c10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 84 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln197 = specinterface void @_ssdm_op_SpecInterface, i32 %s_c10, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 85 'specinterface' 'specinterface_ln197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln208 = call void @runSysArr, i8 %weight_regfile_0_0, i8 %weight_regfile_0_1, i8 %weight_regfile_0_2, i8 %weight_regfile_0_3, i8 %weight_regfile_1_0, i8 %weight_regfile_1_1, i8 %weight_regfile_1_2, i8 %weight_regfile_1_3, i8 %weight_regfile_2_0, i8 %weight_regfile_2_1, i8 %weight_regfile_2_2, i8 %weight_regfile_2_3, i8 %weight_regfile_3_0, i8 %weight_regfile_3_1, i8 %weight_regfile_3_2, i8 %weight_regfile_3_3, i8 %data_l1buf_0, i8 %data_l1buf_1, i8 %data_l1buf_2, i8 %data_l1buf_3, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i32 %p_c6, i9 %ko_2_c8, i32 %s_c10, i32 %r_c9, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0, void %call_ln207, i128 %call_ret, i128 %call_ret, i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208]   --->   Operation 86 'call' 'call_ln208' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln208 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208]   --->   Operation 87 'ret' 'ret_ln208' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ko_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ co_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_l1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_local_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read311                  (read                ) [ 000000]
p_read210                  (read                ) [ 000000]
s_read                     (read                ) [ 000000]
r_read                     (read                ) [ 000000]
co_1_read                  (read                ) [ 000000]
ko_2_read                  (read                ) [ 000000]
p_read15                   (read                ) [ 000000]
p_read_13                  (read                ) [ 000000]
s_c10                      (alloca              ) [ 001111]
r_c9                       (alloca              ) [ 001111]
ko_2_c8                    (alloca              ) [ 001111]
p_c7                       (alloca              ) [ 011111]
p_c6                       (alloca              ) [ 011111]
p_c5                       (alloca              ) [ 011111]
s_c4                       (alloca              ) [ 011111]
s_c                        (alloca              ) [ 011111]
r_c3                       (alloca              ) [ 011111]
r_c                        (alloca              ) [ 011111]
co_1_c2                    (alloca              ) [ 011111]
co_1_c                     (alloca              ) [ 011111]
ko_2_c                     (alloca              ) [ 011111]
p_c1                       (alloca              ) [ 011111]
p_c                        (alloca              ) [ 011111]
data_l1buf_0               (alloca              ) [ 001111]
data_l1buf_1               (alloca              ) [ 001111]
data_l1buf_2               (alloca              ) [ 001111]
data_l1buf_3               (alloca              ) [ 001111]
call_ln197                 (call                ) [ 000000]
call_ret                   (call                ) [ 000000]
weight_regfile_0_0         (extractvalue        ) [ 000011]
weight_regfile_0_1         (extractvalue        ) [ 000011]
weight_regfile_0_2         (extractvalue        ) [ 000011]
weight_regfile_0_3         (extractvalue        ) [ 000011]
weight_regfile_1_0         (extractvalue        ) [ 000011]
weight_regfile_1_1         (extractvalue        ) [ 000011]
weight_regfile_1_2         (extractvalue        ) [ 000011]
weight_regfile_1_3         (extractvalue        ) [ 000011]
weight_regfile_2_0         (extractvalue        ) [ 000011]
weight_regfile_2_1         (extractvalue        ) [ 000011]
weight_regfile_2_2         (extractvalue        ) [ 000011]
weight_regfile_2_3         (extractvalue        ) [ 000011]
weight_regfile_3_0         (extractvalue        ) [ 000011]
weight_regfile_3_1         (extractvalue        ) [ 000011]
weight_regfile_3_2         (extractvalue        ) [ 000011]
weight_regfile_3_3         (extractvalue        ) [ 000011]
call_ln207                 (call                ) [ 000000]
specdataflowpipeline_ln197 (specdataflowpipeline) [ 000000]
empty                      (specchannel         ) [ 000000]
specinterface_ln197        (specinterface       ) [ 000000]
empty_36                   (specchannel         ) [ 000000]
specinterface_ln197        (specinterface       ) [ 000000]
empty_37                   (specchannel         ) [ 000000]
specinterface_ln197        (specinterface       ) [ 000000]
empty_38                   (specchannel         ) [ 000000]
specinterface_ln197        (specinterface       ) [ 000000]
empty_39                   (specchannel         ) [ 000000]
specinterface_ln197        (specinterface       ) [ 000000]
empty_40                   (specchannel         ) [ 000000]
specinterface_ln197        (specinterface       ) [ 000000]
empty_41                   (specchannel         ) [ 000000]
specinterface_ln197        (specinterface       ) [ 000000]
empty_42                   (specchannel         ) [ 000000]
specinterface_ln197        (specinterface       ) [ 000000]
empty_43                   (specchannel         ) [ 000000]
specinterface_ln197        (specinterface       ) [ 000000]
empty_44                   (specchannel         ) [ 000000]
specinterface_ln197        (specinterface       ) [ 000000]
empty_45                   (specchannel         ) [ 000000]
specinterface_ln197        (specinterface       ) [ 000000]
empty_46                   (specchannel         ) [ 000000]
specinterface_ln197        (specinterface       ) [ 000000]
empty_47                   (specchannel         ) [ 000000]
specinterface_ln197        (specinterface       ) [ 000000]
empty_48                   (specchannel         ) [ 000000]
specinterface_ln197        (specinterface       ) [ 000000]
empty_49                   (specchannel         ) [ 000000]
specinterface_ln197        (specinterface       ) [ 000000]
call_ln208                 (call                ) [ 000000]
ret_ln208                  (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_l2_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_l2_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_l2_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight_l2_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ko_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="co_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="r">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_l2_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_l2_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_l2_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_l2_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_l1_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="output_l1_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="output_l1_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="output_l1_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_l1_local_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_l1_local_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_l1_local_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_l1_local_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_LOOP_S.entry20"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runWeight2Reg"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runL2toL1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runSysArr"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c1_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_OC_2_c_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_OC_1_c_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_OC_1_c2_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_c_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_c3_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_c_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_c4_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c5_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c6_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c7_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_OC_2_c8_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_c9_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_c10_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="s_c10_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_c10/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="r_c9_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_c9/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="ko_2_c8_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ko_2_c8/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_c7_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c7/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_c6_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c6/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_c5_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c5/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="s_c4_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_c4/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="s_c_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_c/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="r_c3_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_c3/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="r_c_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_c/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="co_1_c2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="co_1_c2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="co_1_c_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="co_1_c/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="ko_2_c_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ko_2_c/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_c1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_c_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="data_l1buf_0_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l1buf_0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="data_l1buf_1_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l1buf_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="data_l1buf_2_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l1buf_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="data_l1buf_3_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l1buf_3/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_read311_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="0" index="1" bw="10" slack="0"/>
<pin id="197" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read311/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_read210_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read210/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="s_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="r_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="co_1_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="10" slack="0"/>
<pin id="221" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_1_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="ko_2_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="9" slack="0"/>
<pin id="226" dir="0" index="1" bw="9" slack="0"/>
<pin id="227" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_2_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_read15_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="0"/>
<pin id="232" dir="0" index="1" bw="9" slack="0"/>
<pin id="233" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read15/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_read_13_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="0"/>
<pin id="238" dir="0" index="1" bw="9" slack="0"/>
<pin id="239" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_runSysArr_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="1"/>
<pin id="245" dir="0" index="2" bw="8" slack="1"/>
<pin id="246" dir="0" index="3" bw="8" slack="1"/>
<pin id="247" dir="0" index="4" bw="8" slack="1"/>
<pin id="248" dir="0" index="5" bw="8" slack="1"/>
<pin id="249" dir="0" index="6" bw="8" slack="1"/>
<pin id="250" dir="0" index="7" bw="8" slack="1"/>
<pin id="251" dir="0" index="8" bw="8" slack="1"/>
<pin id="252" dir="0" index="9" bw="8" slack="1"/>
<pin id="253" dir="0" index="10" bw="8" slack="1"/>
<pin id="254" dir="0" index="11" bw="8" slack="1"/>
<pin id="255" dir="0" index="12" bw="8" slack="1"/>
<pin id="256" dir="0" index="13" bw="8" slack="1"/>
<pin id="257" dir="0" index="14" bw="8" slack="1"/>
<pin id="258" dir="0" index="15" bw="8" slack="1"/>
<pin id="259" dir="0" index="16" bw="8" slack="1"/>
<pin id="260" dir="0" index="17" bw="8" slack="2147483647"/>
<pin id="261" dir="0" index="18" bw="8" slack="2147483647"/>
<pin id="262" dir="0" index="19" bw="8" slack="2147483647"/>
<pin id="263" dir="0" index="20" bw="8" slack="2147483647"/>
<pin id="264" dir="0" index="21" bw="32" slack="0"/>
<pin id="265" dir="0" index="22" bw="32" slack="0"/>
<pin id="266" dir="0" index="23" bw="32" slack="0"/>
<pin id="267" dir="0" index="24" bw="32" slack="0"/>
<pin id="268" dir="0" index="25" bw="32" slack="3"/>
<pin id="269" dir="0" index="26" bw="9" slack="3"/>
<pin id="270" dir="0" index="27" bw="32" slack="3"/>
<pin id="271" dir="0" index="28" bw="32" slack="3"/>
<pin id="272" dir="0" index="29" bw="32" slack="0"/>
<pin id="273" dir="0" index="30" bw="32" slack="0"/>
<pin id="274" dir="0" index="31" bw="32" slack="0"/>
<pin id="275" dir="0" index="32" bw="32" slack="0"/>
<pin id="276" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln208/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_runWeight2Reg_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="128" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="0" index="2" bw="8" slack="0"/>
<pin id="290" dir="0" index="3" bw="8" slack="0"/>
<pin id="291" dir="0" index="4" bw="8" slack="0"/>
<pin id="292" dir="0" index="5" bw="9" slack="1"/>
<pin id="293" dir="0" index="6" bw="9" slack="1"/>
<pin id="294" dir="0" index="7" bw="9" slack="1"/>
<pin id="295" dir="0" index="8" bw="7" slack="1"/>
<pin id="296" dir="0" index="9" bw="32" slack="1"/>
<pin id="297" dir="0" index="10" bw="32" slack="1"/>
<pin id="298" dir="0" index="11" bw="9" slack="1"/>
<pin id="299" dir="0" index="12" bw="32" slack="1"/>
<pin id="300" dir="0" index="13" bw="32" slack="1"/>
<pin id="301" dir="1" index="14" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_runL2toL1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="0" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="311" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="312" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="313" dir="0" index="5" bw="8" slack="0"/>
<pin id="314" dir="0" index="6" bw="8" slack="0"/>
<pin id="315" dir="0" index="7" bw="8" slack="0"/>
<pin id="316" dir="0" index="8" bw="8" slack="0"/>
<pin id="317" dir="0" index="9" bw="32" slack="1"/>
<pin id="318" dir="0" index="10" bw="10" slack="1"/>
<pin id="319" dir="0" index="11" bw="10" slack="1"/>
<pin id="320" dir="0" index="12" bw="10" slack="1"/>
<pin id="321" dir="0" index="13" bw="10" slack="1"/>
<pin id="322" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln207/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="call_ln197_dataflow_in_loop_LOOP_S_entry20_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="0" slack="0"/>
<pin id="330" dir="0" index="1" bw="9" slack="0"/>
<pin id="331" dir="0" index="2" bw="9" slack="0"/>
<pin id="332" dir="0" index="3" bw="9" slack="0"/>
<pin id="333" dir="0" index="4" bw="10" slack="0"/>
<pin id="334" dir="0" index="5" bw="32" slack="0"/>
<pin id="335" dir="0" index="6" bw="32" slack="0"/>
<pin id="336" dir="0" index="7" bw="32" slack="0"/>
<pin id="337" dir="0" index="8" bw="10" slack="0"/>
<pin id="338" dir="0" index="9" bw="9" slack="0"/>
<pin id="339" dir="0" index="10" bw="9" slack="0"/>
<pin id="340" dir="0" index="11" bw="9" slack="0"/>
<pin id="341" dir="0" index="12" bw="7" slack="0"/>
<pin id="342" dir="0" index="13" bw="10" slack="0"/>
<pin id="343" dir="0" index="14" bw="32" slack="0"/>
<pin id="344" dir="0" index="15" bw="10" slack="0"/>
<pin id="345" dir="0" index="16" bw="32" slack="0"/>
<pin id="346" dir="0" index="17" bw="10" slack="0"/>
<pin id="347" dir="0" index="18" bw="32" slack="0"/>
<pin id="348" dir="0" index="19" bw="32" slack="0"/>
<pin id="349" dir="0" index="20" bw="10" slack="0"/>
<pin id="350" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln197/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="weight_regfile_0_0_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="128" slack="0"/>
<pin id="362" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_0_0/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="weight_regfile_0_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="128" slack="0"/>
<pin id="366" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_0_1/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="weight_regfile_0_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="128" slack="0"/>
<pin id="370" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_0_2/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="weight_regfile_0_3_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="128" slack="0"/>
<pin id="374" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_0_3/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="weight_regfile_1_0_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="128" slack="0"/>
<pin id="378" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_1_0/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="weight_regfile_1_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="128" slack="0"/>
<pin id="382" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_1_1/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="weight_regfile_1_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="128" slack="0"/>
<pin id="386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_1_2/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="weight_regfile_1_3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="128" slack="0"/>
<pin id="390" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_1_3/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="weight_regfile_2_0_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="128" slack="0"/>
<pin id="394" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_2_0/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="weight_regfile_2_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="128" slack="0"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_2_1/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="weight_regfile_2_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="128" slack="0"/>
<pin id="402" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_2_2/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="weight_regfile_2_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="128" slack="0"/>
<pin id="406" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_2_3/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="weight_regfile_3_0_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="128" slack="0"/>
<pin id="410" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_3_0/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="weight_regfile_3_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="128" slack="0"/>
<pin id="414" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_3_1/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="weight_regfile_3_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="128" slack="0"/>
<pin id="418" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_3_2/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="weight_regfile_3_3_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="128" slack="0"/>
<pin id="422" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_3_3/3 "/>
</bind>
</comp>

<comp id="424" class="1005" name="s_c10_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_c10 "/>
</bind>
</comp>

<comp id="430" class="1005" name="r_c9_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_c9 "/>
</bind>
</comp>

<comp id="436" class="1005" name="ko_2_c8_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="9" slack="1"/>
<pin id="438" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ko_2_c8 "/>
</bind>
</comp>

<comp id="442" class="1005" name="p_c7_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="0"/>
<pin id="444" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_c7 "/>
</bind>
</comp>

<comp id="448" class="1005" name="p_c6_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_c6 "/>
</bind>
</comp>

<comp id="454" class="1005" name="p_c5_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_c5 "/>
</bind>
</comp>

<comp id="460" class="1005" name="s_c4_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="0"/>
<pin id="462" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="s_c4 "/>
</bind>
</comp>

<comp id="466" class="1005" name="s_c_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s_c "/>
</bind>
</comp>

<comp id="472" class="1005" name="r_c3_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r_c3 "/>
</bind>
</comp>

<comp id="478" class="1005" name="r_c_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="r_c "/>
</bind>
</comp>

<comp id="484" class="1005" name="co_1_c2_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="10" slack="0"/>
<pin id="486" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="co_1_c2 "/>
</bind>
</comp>

<comp id="490" class="1005" name="co_1_c_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="7" slack="0"/>
<pin id="492" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_1_c "/>
</bind>
</comp>

<comp id="496" class="1005" name="ko_2_c_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="9" slack="0"/>
<pin id="498" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="ko_2_c "/>
</bind>
</comp>

<comp id="502" class="1005" name="p_c1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="9" slack="0"/>
<pin id="504" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="p_c1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="p_c_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="9" slack="0"/>
<pin id="510" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="p_c "/>
</bind>
</comp>

<comp id="514" class="1005" name="weight_regfile_0_0_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="1"/>
<pin id="516" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_0 "/>
</bind>
</comp>

<comp id="519" class="1005" name="weight_regfile_0_1_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="1"/>
<pin id="521" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_1 "/>
</bind>
</comp>

<comp id="524" class="1005" name="weight_regfile_0_2_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="1"/>
<pin id="526" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_2 "/>
</bind>
</comp>

<comp id="529" class="1005" name="weight_regfile_0_3_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="1"/>
<pin id="531" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_3 "/>
</bind>
</comp>

<comp id="534" class="1005" name="weight_regfile_1_0_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="1"/>
<pin id="536" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_0 "/>
</bind>
</comp>

<comp id="539" class="1005" name="weight_regfile_1_1_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="1"/>
<pin id="541" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_1 "/>
</bind>
</comp>

<comp id="544" class="1005" name="weight_regfile_1_2_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="1"/>
<pin id="546" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_2 "/>
</bind>
</comp>

<comp id="549" class="1005" name="weight_regfile_1_3_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="1"/>
<pin id="551" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_3 "/>
</bind>
</comp>

<comp id="554" class="1005" name="weight_regfile_2_0_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="1"/>
<pin id="556" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_0 "/>
</bind>
</comp>

<comp id="559" class="1005" name="weight_regfile_2_1_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="1"/>
<pin id="561" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_1 "/>
</bind>
</comp>

<comp id="564" class="1005" name="weight_regfile_2_2_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="1"/>
<pin id="566" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_2 "/>
</bind>
</comp>

<comp id="569" class="1005" name="weight_regfile_2_3_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="1"/>
<pin id="571" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_3 "/>
</bind>
</comp>

<comp id="574" class="1005" name="weight_regfile_3_0_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="1"/>
<pin id="576" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_0 "/>
</bind>
</comp>

<comp id="579" class="1005" name="weight_regfile_3_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="1"/>
<pin id="581" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_1 "/>
</bind>
</comp>

<comp id="584" class="1005" name="weight_regfile_3_2_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="1"/>
<pin id="586" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_2 "/>
</bind>
</comp>

<comp id="589" class="1005" name="weight_regfile_3_3_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="1"/>
<pin id="591" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="54" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="54" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="54" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="54" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="54" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="54" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="54" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="54" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="54" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="54" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="54" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="54" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="54" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="48" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="50" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="50" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="52" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="8" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="277"><net_src comp="62" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="278"><net_src comp="32" pin="0"/><net_sink comp="242" pin=21"/></net>

<net id="279"><net_src comp="34" pin="0"/><net_sink comp="242" pin=22"/></net>

<net id="280"><net_src comp="36" pin="0"/><net_sink comp="242" pin=23"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="242" pin=24"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="242" pin=29"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="242" pin=30"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="242" pin=31"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="242" pin=32"/></net>

<net id="302"><net_src comp="58" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="303"><net_src comp="0" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="304"><net_src comp="2" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="305"><net_src comp="4" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="306"><net_src comp="6" pin="0"/><net_sink comp="286" pin=4"/></net>

<net id="323"><net_src comp="60" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="324"><net_src comp="20" pin="0"/><net_sink comp="307" pin=5"/></net>

<net id="325"><net_src comp="22" pin="0"/><net_sink comp="307" pin=6"/></net>

<net id="326"><net_src comp="24" pin="0"/><net_sink comp="307" pin=7"/></net>

<net id="327"><net_src comp="26" pin="0"/><net_sink comp="307" pin=8"/></net>

<net id="351"><net_src comp="56" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="352"><net_src comp="236" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="353"><net_src comp="230" pin="2"/><net_sink comp="328" pin=2"/></net>

<net id="354"><net_src comp="224" pin="2"/><net_sink comp="328" pin=3"/></net>

<net id="355"><net_src comp="218" pin="2"/><net_sink comp="328" pin=4"/></net>

<net id="356"><net_src comp="212" pin="2"/><net_sink comp="328" pin=5"/></net>

<net id="357"><net_src comp="206" pin="2"/><net_sink comp="328" pin=6"/></net>

<net id="358"><net_src comp="200" pin="2"/><net_sink comp="328" pin=7"/></net>

<net id="359"><net_src comp="194" pin="2"/><net_sink comp="328" pin=8"/></net>

<net id="363"><net_src comp="286" pin="14"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="286" pin="14"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="286" pin="14"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="286" pin="14"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="286" pin="14"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="286" pin="14"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="286" pin="14"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="286" pin="14"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="286" pin="14"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="286" pin="14"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="286" pin="14"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="286" pin="14"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="286" pin="14"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="286" pin="14"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="286" pin="14"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="286" pin="14"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="118" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="286" pin=13"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="242" pin=27"/></net>

<net id="433"><net_src comp="122" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="286" pin=12"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="242" pin=28"/></net>

<net id="439"><net_src comp="126" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="286" pin=11"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="242" pin=26"/></net>

<net id="445"><net_src comp="130" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="328" pin=20"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="307" pin=13"/></net>

<net id="451"><net_src comp="134" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="328" pin=19"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="242" pin=25"/></net>

<net id="457"><net_src comp="138" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="328" pin=18"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="307" pin=9"/></net>

<net id="463"><net_src comp="142" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="328" pin=17"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="307" pin=12"/></net>

<net id="469"><net_src comp="146" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="328" pin=16"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="286" pin=10"/></net>

<net id="475"><net_src comp="150" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="328" pin=15"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="307" pin=11"/></net>

<net id="481"><net_src comp="154" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="328" pin=14"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="286" pin=9"/></net>

<net id="487"><net_src comp="158" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="328" pin=13"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="307" pin=10"/></net>

<net id="493"><net_src comp="162" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="328" pin=12"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="286" pin=8"/></net>

<net id="499"><net_src comp="166" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="328" pin=11"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="286" pin=7"/></net>

<net id="505"><net_src comp="170" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="328" pin=10"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="286" pin=6"/></net>

<net id="511"><net_src comp="174" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="328" pin=9"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="286" pin=5"/></net>

<net id="517"><net_src comp="360" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="522"><net_src comp="364" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="527"><net_src comp="368" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="242" pin=3"/></net>

<net id="532"><net_src comp="372" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="537"><net_src comp="376" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="242" pin=5"/></net>

<net id="542"><net_src comp="380" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="242" pin=6"/></net>

<net id="547"><net_src comp="384" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="242" pin=7"/></net>

<net id="552"><net_src comp="388" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="242" pin=8"/></net>

<net id="557"><net_src comp="392" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="242" pin=9"/></net>

<net id="562"><net_src comp="396" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="242" pin=10"/></net>

<net id="567"><net_src comp="400" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="242" pin=11"/></net>

<net id="572"><net_src comp="404" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="242" pin=12"/></net>

<net id="577"><net_src comp="408" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="242" pin=13"/></net>

<net id="582"><net_src comp="412" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="242" pin=14"/></net>

<net id="587"><net_src comp="416" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="242" pin=15"/></net>

<net id="592"><net_src comp="420" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="242" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_l1_0 | {4 5 }
	Port: output_l1_1 | {4 5 }
	Port: output_l1_2 | {4 5 }
	Port: output_l1_3 | {4 5 }
	Port: output_l1_local_3 | {4 5 }
	Port: output_l1_local_2 | {4 5 }
	Port: output_l1_local_1 | {4 5 }
	Port: output_l1_local_0 | {4 5 }
 - Input state : 
	Port: dataflow_in_loop_LOOP_S : weight_l2_0 | {2 3 }
	Port: dataflow_in_loop_LOOP_S : weight_l2_1 | {2 3 }
	Port: dataflow_in_loop_LOOP_S : weight_l2_2 | {2 3 }
	Port: dataflow_in_loop_LOOP_S : weight_l2_3 | {2 3 }
	Port: dataflow_in_loop_LOOP_S : p_read | {1 }
	Port: dataflow_in_loop_LOOP_S : p_read1 | {1 }
	Port: dataflow_in_loop_LOOP_S : ko_2 | {1 }
	Port: dataflow_in_loop_LOOP_S : co_1 | {1 }
	Port: dataflow_in_loop_LOOP_S : r | {1 }
	Port: dataflow_in_loop_LOOP_S : s | {1 }
	Port: dataflow_in_loop_LOOP_S : data_l2_0 | {2 3 }
	Port: dataflow_in_loop_LOOP_S : data_l2_1 | {2 3 }
	Port: dataflow_in_loop_LOOP_S : data_l2_2 | {2 3 }
	Port: dataflow_in_loop_LOOP_S : data_l2_3 | {2 3 }
	Port: dataflow_in_loop_LOOP_S : p_read2 | {1 }
	Port: dataflow_in_loop_LOOP_S : p_read3 | {1 }
	Port: dataflow_in_loop_LOOP_S : output_l1_local_3 | {4 5 }
	Port: dataflow_in_loop_LOOP_S : output_l1_local_2 | {4 5 }
	Port: dataflow_in_loop_LOOP_S : output_l1_local_1 | {4 5 }
	Port: dataflow_in_loop_LOOP_S : output_l1_local_0 | {4 5 }
  - Chain level:
	State 1
		call_ln197 : 1
	State 2
	State 3
		weight_regfile_0_0 : 1
		weight_regfile_0_1 : 1
		weight_regfile_0_2 : 1
		weight_regfile_0_3 : 1
		weight_regfile_1_0 : 1
		weight_regfile_1_1 : 1
		weight_regfile_1_2 : 1
		weight_regfile_1_3 : 1
		weight_regfile_2_0 : 1
		weight_regfile_2_1 : 1
		weight_regfile_2_2 : 1
		weight_regfile_2_3 : 1
		weight_regfile_3_0 : 1
		weight_regfile_3_1 : 1
		weight_regfile_3_2 : 1
		weight_regfile_3_3 : 1
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                grp_runSysArr_fu_242               |    15   |  10.251 |   1066  |   1451  |
|   call   |              grp_runWeight2Reg_fu_286             |    1    | 3.02925 |   271   |   796   |
|          |                grp_runL2toL1_fu_307               |    6    |  4.824  |   479   |   450   |
|          | call_ln197_dataflow_in_loop_LOOP_S_entry20_fu_328 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |               p_read311_read_fu_194               |    0    |    0    |    0    |    0    |
|          |               p_read210_read_fu_200               |    0    |    0    |    0    |    0    |
|          |                 s_read_read_fu_206                |    0    |    0    |    0    |    0    |
|   read   |                 r_read_read_fu_212                |    0    |    0    |    0    |    0    |
|          |               co_1_read_read_fu_218               |    0    |    0    |    0    |    0    |
|          |               ko_2_read_read_fu_224               |    0    |    0    |    0    |    0    |
|          |                p_read15_read_fu_230               |    0    |    0    |    0    |    0    |
|          |               p_read_13_read_fu_236               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |             weight_regfile_0_0_fu_360             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_0_1_fu_364             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_0_2_fu_368             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_0_3_fu_372             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_1_0_fu_376             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_1_1_fu_380             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_1_2_fu_384             |    0    |    0    |    0    |    0    |
|extractvalue|             weight_regfile_1_3_fu_388             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_2_0_fu_392             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_2_1_fu_396             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_2_2_fu_400             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_2_3_fu_404             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_3_0_fu_408             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_3_1_fu_412             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_3_2_fu_416             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_3_3_fu_420             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    22   | 18.1042 |   1816  |   2697  |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_l1buf_0|    2   |    0   |    0   |
|data_l1buf_1|    2   |    0   |    0   |
|data_l1buf_2|    2   |    0   |    0   |
|data_l1buf_3|    2   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    8   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      co_1_c2_reg_484     |   10   |
|      co_1_c_reg_490      |    7   |
|      ko_2_c8_reg_436     |    9   |
|      ko_2_c_reg_496      |    9   |
|       p_c1_reg_502       |    9   |
|       p_c5_reg_454       |   32   |
|       p_c6_reg_448       |   32   |
|       p_c7_reg_442       |   10   |
|        p_c_reg_508       |    9   |
|       r_c3_reg_472       |   10   |
|       r_c9_reg_430       |   32   |
|        r_c_reg_478       |   32   |
|       s_c10_reg_424      |   32   |
|       s_c4_reg_460       |   10   |
|        s_c_reg_466       |   32   |
|weight_regfile_0_0_reg_514|    8   |
|weight_regfile_0_1_reg_519|    8   |
|weight_regfile_0_2_reg_524|    8   |
|weight_regfile_0_3_reg_529|    8   |
|weight_regfile_1_0_reg_534|    8   |
|weight_regfile_1_1_reg_539|    8   |
|weight_regfile_1_2_reg_544|    8   |
|weight_regfile_1_3_reg_549|    8   |
|weight_regfile_2_0_reg_554|    8   |
|weight_regfile_2_1_reg_559|    8   |
|weight_regfile_2_2_reg_564|    8   |
|weight_regfile_2_3_reg_569|    8   |
|weight_regfile_3_0_reg_574|    8   |
|weight_regfile_3_1_reg_579|    8   |
|weight_regfile_3_2_reg_584|    8   |
|weight_regfile_3_3_reg_589|    8   |
+--------------------------+--------+
|           Total          |   403  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   22   |   18   |  1816  |  2697  |
|   Memory  |    8   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   403  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   22   |   18   |  2219  |  2697  |
+-----------+--------+--------+--------+--------+--------+
