// Seed: 1985710160
module module_0 #(
    parameter id_3 = 32'd55
);
  logic [7:0] id_1, id_2, _id_3;
  assign id_2[-1'b0] = 1;
  wire [id_3 : id_3  ||  id_3] id_4;
  wire id_5, id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd84,
    parameter id_2 = 32'd21,
    parameter id_3 = 32'd42,
    parameter id_4 = 32'd68
) (
    output logic id_0,
    input wire _id_1[-1  &  id_1 : id_2],
    input wor _id_2,
    input wor _id_3[id_4 : {  id_3  ,  1  ,  -1 'd0 ,  id_1  ,  id_4  ,  -1 'b0 ,  id_1  }],
    input supply0 _id_4
);
  always id_0 = 1;
  wand id_6 = -1;
  module_0 modCall_1 ();
  assign id_6 = id_2;
  wor [id_2 : id_1] id_7 = 1'b0, id_8 = 1;
endmodule
