<dec f='llvm/build/lib/Target/AMDGPU/R600GenRegisterInfo.inc' l='8855' type='const llvm::TargetRegisterClass'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1088' u='a' c='_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='269' u='a' c='_ZNK4llvm17R600SchedStrategy10getAluKindEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='368' u='a' c='_ZN4llvm17R600SchedStrategy10AssignSlotEPNS_12MachineInstrEj'/>
