0.6
2019.1
May 24 2019
14:51:52
/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI-4_Slave/Verilog/axi4_slave.v,1716352776,verilog,,/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI4_Master/Verilog/t_axi4_master.v,,axi4_slave,,,,,,,,
/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI4_Master/Verilog/axi4_master.v,1716352784,verilog,,/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI-4_Slave/Verilog/axi4_slave.v,,axi4_master,,,,,,,,
/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI4_Master/Verilog/t_axi4_master.v,1716352780,verilog,,,,t_axi4_master,,,,,,,,
/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI4_Master/axi4_master_verilog/axi4_master_verilog.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
