

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-031156e66de9d631709a7db882a973ad8f0cec52_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.2472MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    5 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
cb73b7d32b33a7613e91f09ada98c3bf  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_ciIjI6
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d5b, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_uZYT4T"
Running: cat _ptx_uZYT4T | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_IV8urH
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_IV8urH --output-file  /dev/null 2> _ptx_uZYT4Tinfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_uZYT4T _ptx2_IV8urH _ptx_uZYT4Tinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c0a, fat_cubin_handle = 1
Random number generator seed: 7
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
Input layer size : 18000
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 314145
gpu_sim_insn = 30888000
gpu_ipc =      98.3240
gpu_tot_sim_cycle = 536295
gpu_tot_sim_insn = 30888000
gpu_tot_ipc =      57.5952
gpu_tot_issued_cta = 1125
max_total_param_size = 0
gpu_stall_dramfull = 1848
gpu_stall_icnt2sh    = 67451
partiton_reqs_in_parallel = 6909342
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9941
partiton_level_parallism_total  =      12.8835
partiton_reqs_in_parallel_util = 6909342
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 314145
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9941
partiton_level_parallism_util_total  =      21.9941
partiton_replys_in_parallel = 54758
partiton_replys_in_parallel_total    = 0
L2_BW  =      16.5216 GB/Sec
L2_BW_total  =       9.6778 GB/Sec
gpu_total_sim_rate=24869

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 642375
	L1I_total_cache_misses = 3489
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0498
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 638886
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 642375
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1081, 858, 931, 858, 1011, 860, 934, 867, 1082, 858, 931, 856, 1010, 856, 936, 860, 1084, 857, 933, 859, 1010, 859, 940, 863, 904, 717, 778, 715, 843, 716, 783, 718, 902, 714, 778, 714, 844, 712, 784, 719, 724, 574, 623, 574, 675, 574, 628, 576, 722, 572, 622, 572, 674, 571, 626, 574, 721, 569, 621, 570, 673, 569, 628, 573, 
gpgpu_n_tot_thrd_icount = 39060000
gpgpu_n_tot_w_icount = 1220625
gpgpu_n_stall_shd_mem = 47757
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27562
gpgpu_n_mem_write_global = 27000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 306000
gpgpu_n_store_insn = 306000
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1152000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37375
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5496
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54592	W0_Idle:1019918	W0_Scoreboard:15461950	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:891000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 220496 {8:27562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2087968 {40:13501,72:4499,136:9000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2200496 {40:12375,72:5624,136:9563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216000 {8:27000,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 414 
maxdqlatency = 0 
maxmflatency = 135001 
averagemflatency = 10075 
max_icnt2mem_latency = 134609 
max_icnt2sh_latency = 536294 
mrq_lat_table:6232 	379 	738 	2340 	2138 	2034 	2036 	1590 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24479 	14956 	540 	155 	1370 	220 	2537 	2539 	6489 	0 	1305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8129 	16031 	1451 	61 	13738 	733 	0 	0 	291 	1288 	166 	2537 	4618 	4410 	0 	1305 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5330 	12877 	8479 	887 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1984 	21224 	3792 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	11 	1 	1 	6 	0 	5 	8 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16       102       102       119       112        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        85        85        98       105        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16       102        85        87       102        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        85        86        96        87        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        85        85       104        77        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16       102       102        79       103        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16       102       102       103        84        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16       102       102       103       104        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16       102       102        95        71        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16       102       102        98        87        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16       102       102        95        79        16        16 
maximum service time to same row:
dram[0]:    139516    139496    111850    111850    111835    111842     67035     67041    121195    121243    140678    140320    139017    138914    139775    139776 
dram[1]:    139542    139537    111851    111850    111843    111839     67042     67039    121328    121247    140541    140588    138926    138892    139763    139763 
dram[2]:    139545    139576    111848    111849    111839    111837     67040     67238    121249    121245    140605    140241    138803    138886    139760    139759 
dram[3]:    139557    139556    111843    111852    111845    111847     67157     64109    121342    121340    140412    140271    138791    138879    139723    139800 
dram[4]:    139595    139556    111850    111851    111851    111835     64116     64112    121349    134813    140212    140544    138914    138870    139802    139783 
dram[5]:    139537    139536    111853    111849    111848    111847     64063     64085    134876    134820    140331    140696    138855    138730    139783    139779 
dram[6]:    139543    139542    111851    111850    111846    111845     64040     64070    134818    134710    140861    140863    138884    138891    139780    139786 
dram[7]:    139561    139665    111849    111851    111848    111865     64051     64048    134760    134660    140739    140489    138890    138879    139785    139799 
dram[8]:    139610    139610    111850    111856    111865    111868     63938     67029    134652    134653    140727    140642    138698    138879    139771    139779 
dram[9]:    139514    139518    111857    111855    111858    111847     67035     67036    121302    121197    140465    140629    139036    138822    139721    139717 
dram[10]:    139517    139519    111856    111854    111843    111836     67041     67042    121198    121260    140517    140638    138945    138880    139727    139724 
average row accesses per activate:
dram[0]: 13.500000 13.250000 16.000000 16.000000 12.250000 12.250000  8.000000  8.000000  8.142858  8.142858 38.428570 39.285713 39.833332 36.500000 16.000000 16.000000 
dram[1]: 13.250000 13.250000 16.000000 16.000000 12.250000 12.250000  8.000000  8.000000  8.142858  8.000000 36.857143 36.571430 34.166668 35.333332 16.000000 16.000000 
dram[2]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000  8.000000  8.000000  8.000000  8.000000 40.000000 38.142857 21.100000 34.833332 16.000000 16.000000 
dram[3]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000  8.000000  8.000000  8.000000  8.000000 37.428570 39.142857 26.500000 25.375000 16.000000 16.000000 
dram[4]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000  8.000000  8.000000  8.000000 11.200000 36.000000 36.000000 35.166668 24.125000 13.000000 13.000000 
dram[5]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000  8.000000  8.000000 11.200000 11.200000 39.714287 42.142857 32.500000 36.500000 13.000000 13.000000 
dram[6]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000  8.000000  8.000000 11.200000  8.000000 40.857143 42.000000 36.500000 33.333332 13.000000 13.000000 
dram[7]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000  8.000000  8.000000  8.000000  8.000000 42.571430 42.428570 39.166668 39.166668 16.000000 16.000000 
dram[8]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000  8.000000  8.000000  8.000000  8.000000 39.571430 41.285713 36.500000 33.833332 16.000000 16.000000 
dram[9]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000  8.000000  8.000000  8.000000  8.000000 40.714287 42.000000 37.000000 35.166668 16.000000 16.000000 
dram[10]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000  8.000000  8.000000  8.000000  8.000000 43.000000 37.428570 36.500000 33.833332 16.000000 16.000000 
average row locality = 18145/954 = 19.019917
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        53        48        48        49        49        64        64        57        57        76        76        76        75        64        64 
dram[1]:        53        53        48        48        49        49        64        64        57        56        76        76        75        75        64        64 
dram[2]:        52        52        48        48        49        49        64        64        56        56        76        76        75        75        64        64 
dram[3]:        52        52        48        48        49        49        64        64        56        56        76        76        75        75        64        64 
dram[4]:        52        52        48        48        49        49        64        64        56        56        76        76        75        75        65        65 
dram[5]:        52        52        48        48        49        49        64        64        56        56        78        78        75        75        65        65 
dram[6]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        65        65 
dram[7]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
dram[8]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
dram[9]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
dram[10]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
total reads: 10697
bank skew: 78/48 = 1.62
chip skew: 976/968 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0       193       199       163       144         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0       182       180       130       137         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0       204       191       136       134         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0       186       198       137       128         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0       176       176       136       118         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       200       217       120       144         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0       208       216       144       125         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0       220       219       160       160         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0       199       211       144       128         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0       207       216       147       136         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0       223       184       144       128         0         0 
total reads: 7448
min_bank_accesses = 0!
chip skew: 759/606 = 1.25
average mf latency per bank:
dram[0]:      26245     26645     64733     64830     53340     52583     34822     35367     55570     58003     26833     26124     15094     15648     24937     24982
dram[1]:      27766     28111     66047     66167     53337     52611     33322     31887     55785     56730     27792     28033     16653     16132     24921     25319
dram[2]:      29817     29535     64729     64813     52530     52586     32851     32902     56656     56545     25468     26823     16670     17482     25264     25012
dram[3]:      29498     28329     64720     64813     52488     54655     33332     32333     63141     61057     26269     25105     16411     17101     24934     24963
dram[4]:      29045     30305     64729     64838     53847     52593     31743     32843     60658     60438     27246     27312     16542     18020     24541     25089
dram[5]:      30121     30166     64737     64821     52531     52594     33708     33760     60409     61059     26912     25848     18462     15918     25046     24586
dram[6]:      28900     28950     64725     65641     52490     51890     33675     33781     58569     60534     26081     24936     15864     17401     24025     23584
dram[7]:      30241     30270     65548     64819     52596     52621     29934     29881     60394     60439     24596     24706     14839     14860     24420     24459
dram[8]:      30208     30204     64704     64822     52588     52650     30756     30911     60282     58035     26609     25572     16116     17290     23908     23984
dram[9]:      30162     29038     64729     66141     52609     53421     31349     30452     61621     61657     25619     24307     14575     15398     23914     24469
dram[10]:      29304     30563     66042     64821     52598     52617     29999     30965     61558     61664     23928     27519     14753     16030     24753     24312
maximum mf latency per bank:
dram[0]:      63758     63772     63703     63787     63509     63591     63266     63289    134836    134910    134856    134957    132158    132183     33248     33283
dram[1]:      63770     63781     63709     63806     63502     63626     63270     63180    134855    134907    134850    134948    132109    132164     33229     33289
dram[2]:      63765     63781     63714     63733     63494     63559     63219     63249    134846    134885    134849    135001    132133    132212     33242     33297
dram[3]:      63759     63772     63668     63764     63500     63608     63291     63172    134859    134914    134825    134903    132122    132142     33205     33221
dram[4]:      63763     63798     63699     63759     63511     63578     63308     63274    134861    134918    134828    134874    132113    132194     33226     33217
dram[5]:      63789     63791     63676     63756     63500     63589     63293     63294    134847    134881    134832    134894    132161    132195     33211     33264
dram[6]:      63780     63782     63694     63753     63526     63594     63290     63307    134850    134886    134808    134885    132168    132219     33208     33277
dram[7]:      63771     63783     63658     63744     63514     63601     63302     63322    134828    134888    134837    134910    132170    132165     33194     33231
dram[8]:      63784     63771     63673     63766     63519     63598     63280     63215    134849    134877    134813    134871    132110    132186     33202     33288
dram[9]:      63717     63730     63682     63767     63529     63594     63255     63216    134833    134877    134785    134876    132124    132153     33200     33235
dram[10]:      63721     63752     63693     63792     63523     63579     63235     63231    134833    134927    134813    134926    132146    132123     33231     33308
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583320 n_nop=578567 n_act=87 n_pre=71 n_req=1673 n_rd=3896 n_write=699 bw_util=0.01575
n_activity=12670 dram_eff=0.7253
bk0: 216a 582752i bk1: 212a 582448i bk2: 192a 582639i bk3: 192a 582282i bk4: 196a 582188i bk5: 196a 581912i bk6: 256a 582048i bk7: 256a 581786i bk8: 228a 582335i bk9: 228a 581892i bk10: 304a 580837i bk11: 304a 580267i bk12: 304a 580577i bk13: 300a 580195i bk14: 256a 581791i bk15: 256a 581409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.250614
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583320 n_nop=578651 n_act=86 n_pre=70 n_req=1600 n_rd=3884 n_write=629 bw_util=0.01547
n_activity=12444 dram_eff=0.7253
bk0: 212a 582749i bk1: 212a 582381i bk2: 192a 582624i bk3: 192a 582276i bk4: 196a 582190i bk5: 196a 581899i bk6: 256a 582101i bk7: 256a 581955i bk8: 228a 582357i bk9: 224a 581912i bk10: 304a 580981i bk11: 304a 580376i bk12: 300a 580785i bk13: 300a 580209i bk14: 256a 581789i bk15: 256a 581413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.235898
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583320 n_nop=578619 n_act=90 n_pre=74 n_req=1633 n_rd=3872 n_write=665 bw_util=0.01556
n_activity=12549 dram_eff=0.7231
bk0: 208a 582764i bk1: 208a 582518i bk2: 192a 582640i bk3: 192a 582318i bk4: 196a 582203i bk5: 196a 581942i bk6: 256a 582139i bk7: 256a 581887i bk8: 224a 582317i bk9: 224a 581921i bk10: 304a 580820i bk11: 304a 580235i bk12: 300a 580305i bk13: 300a 580206i bk14: 256a 581719i bk15: 256a 581389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.240432
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583320 n_nop=578635 n_act=90 n_pre=74 n_req=1617 n_rd=3872 n_write=649 bw_util=0.0155
n_activity=12399 dram_eff=0.7293
bk0: 208a 582726i bk1: 208a 582372i bk2: 192a 582606i bk3: 192a 582254i bk4: 196a 582210i bk5: 196a 581929i bk6: 256a 582079i bk7: 256a 582034i bk8: 224a 582357i bk9: 224a 581905i bk10: 304a 580801i bk11: 304a 580236i bk12: 300a 580549i bk13: 300a 580012i bk14: 256a 581769i bk15: 256a 581380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.238492
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583320 n_nop=578674 n_act=88 n_pre=72 n_req=1576 n_rd=3880 n_write=606 bw_util=0.01538
n_activity=12562 dram_eff=0.7142
bk0: 208a 582759i bk1: 208a 582471i bk2: 192a 582626i bk3: 192a 582273i bk4: 196a 582219i bk5: 196a 581929i bk6: 256a 582214i bk7: 256a 581904i bk8: 224a 582299i bk9: 224a 581937i bk10: 304a 580924i bk11: 304a 580245i bk12: 300a 580598i bk13: 300a 580119i bk14: 260a 581753i bk15: 260a 581485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.237107
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583320 n_nop=578591 n_act=84 n_pre=68 n_req=1655 n_rd=3896 n_write=681 bw_util=0.01569
n_activity=12556 dram_eff=0.7291
bk0: 208a 582735i bk1: 208a 582389i bk2: 192a 582598i bk3: 192a 582234i bk4: 196a 582150i bk5: 196a 581909i bk6: 256a 582277i bk7: 256a 581990i bk8: 224a 582342i bk9: 224a 581874i bk10: 312a 580680i bk11: 312a 580008i bk12: 300a 580586i bk13: 300a 580059i bk14: 260a 581763i bk15: 260a 581450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.248102
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583320 n_nop=578567 n_act=86 n_pre=70 n_req=1669 n_rd=3904 n_write=693 bw_util=0.01576
n_activity=12668 dram_eff=0.7258
bk0: 208a 582722i bk1: 208a 582380i bk2: 192a 582627i bk3: 192a 582253i bk4: 200a 582175i bk5: 200a 581876i bk6: 256a 582207i bk7: 256a 581895i bk8: 224a 582328i bk9: 224a 581818i bk10: 312a 580762i bk11: 312a 580132i bk12: 300a 580622i bk13: 300a 580315i bk14: 260a 581804i bk15: 260a 581402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245409
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583320 n_nop=578509 n_act=86 n_pre=70 n_req=1733 n_rd=3896 n_write=759 bw_util=0.01596
n_activity=12853 dram_eff=0.7243
bk0: 208a 582764i bk1: 208a 582406i bk2: 192a 582603i bk3: 192a 582237i bk4: 200a 582147i bk5: 200a 581892i bk6: 256a 582233i bk7: 256a 581854i bk8: 224a 582297i bk9: 224a 581881i bk10: 312a 580713i bk11: 312a 580004i bk12: 300a 580430i bk13: 300a 579959i bk14: 256a 581594i bk15: 256a 581349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249181
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583320 n_nop=578586 n_act=86 n_pre=70 n_req=1656 n_rd=3896 n_write=682 bw_util=0.0157
n_activity=12382 dram_eff=0.7395
bk0: 208a 582675i bk1: 208a 582379i bk2: 192a 582609i bk3: 192a 582222i bk4: 200a 582138i bk5: 200a 581886i bk6: 256a 582127i bk7: 256a 581772i bk8: 224a 582355i bk9: 224a 581933i bk10: 312a 580704i bk11: 312a 579988i bk12: 300a 580371i bk13: 300a 580109i bk14: 256a 581709i bk15: 256a 581430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249851
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583320 n_nop=578562 n_act=86 n_pre=70 n_req=1680 n_rd=3896 n_write=706 bw_util=0.01578
n_activity=12550 dram_eff=0.7334
bk0: 208a 582752i bk1: 208a 582441i bk2: 192a 582595i bk3: 192a 582192i bk4: 200a 582130i bk5: 200a 581893i bk6: 256a 582139i bk7: 256a 581811i bk8: 224a 582370i bk9: 224a 581970i bk10: 312a 580687i bk11: 312a 579988i bk12: 300a 580466i bk13: 300a 580162i bk14: 256a 581806i bk15: 256a 581400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2415
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583320 n_nop=578589 n_act=86 n_pre=70 n_req=1653 n_rd=3896 n_write=679 bw_util=0.01569
n_activity=12415 dram_eff=0.737
bk0: 208a 582717i bk1: 208a 582433i bk2: 192a 582579i bk3: 192a 582205i bk4: 200a 582121i bk5: 200a 581872i bk6: 256a 582100i bk7: 256a 581826i bk8: 224a 582364i bk9: 224a 581867i bk10: 312a 580590i bk11: 312a 580062i bk12: 300a 580372i bk13: 300a 580048i bk14: 256a 581687i bk15: 256a 581396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259093

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2516, Miss = 488, Miss_rate = 0.194, Pending_hits = 1095, Reservation_fails = 0
L2_cache_bank[1]: Access = 2480, Miss = 486, Miss_rate = 0.196, Pending_hits = 1075, Reservation_fails = 0
L2_cache_bank[2]: Access = 2470, Miss = 486, Miss_rate = 0.197, Pending_hits = 1033, Reservation_fails = 0
L2_cache_bank[3]: Access = 2461, Miss = 485, Miss_rate = 0.197, Pending_hits = 1013, Reservation_fails = 0
L2_cache_bank[4]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1066, Reservation_fails = 0
L2_cache_bank[5]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1060, Reservation_fails = 0
L2_cache_bank[6]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1021, Reservation_fails = 0
L2_cache_bank[7]: Access = 2457, Miss = 484, Miss_rate = 0.197, Pending_hits = 1021, Reservation_fails = 0
L2_cache_bank[8]: Access = 2487, Miss = 485, Miss_rate = 0.195, Pending_hits = 1054, Reservation_fails = 0
L2_cache_bank[9]: Access = 2487, Miss = 485, Miss_rate = 0.195, Pending_hits = 1025, Reservation_fails = 0
L2_cache_bank[10]: Access = 2505, Miss = 487, Miss_rate = 0.194, Pending_hits = 1062, Reservation_fails = 0
L2_cache_bank[11]: Access = 2507, Miss = 487, Miss_rate = 0.194, Pending_hits = 1090, Reservation_fails = 0
L2_cache_bank[12]: Access = 2521, Miss = 488, Miss_rate = 0.194, Pending_hits = 1103, Reservation_fails = 0
L2_cache_bank[13]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1106, Reservation_fails = 0
L2_cache_bank[14]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1089, Reservation_fails = 0
L2_cache_bank[15]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1062, Reservation_fails = 0
L2_cache_bank[16]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1014, Reservation_fails = 0
L2_cache_bank[17]: Access = 2494, Miss = 487, Miss_rate = 0.195, Pending_hits = 1055, Reservation_fails = 0
L2_cache_bank[18]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1058, Reservation_fails = 0
L2_cache_bank[19]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1052, Reservation_fails = 0
L2_cache_bank[20]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1070, Reservation_fails = 0
L2_cache_bank[21]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1031, Reservation_fails = 0
L2_total_cache_accesses = 54758
L2_total_cache_misses = 10697
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 23255
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16211
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19552
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6885
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27562
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=117361
icnt_total_pkts_simt_to_mem=113257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.2858
	minimum = 6
	maximum = 203
Network latency average = 14.2566
	minimum = 6
	maximum = 142
Slowest packet = 32311
Flit latency average = 13.6451
	minimum = 6
	maximum = 141
Slowest flit = 64655
Fragmentation average = 0.000867453
	minimum = 0
	maximum = 95
Injected packet rate average = 0.00348617
	minimum = 0.00294133 (at node 26)
	maximum = 0.00401727 (at node 41)
Accepted packet rate average = 0.00348617
	minimum = 0.00294133 (at node 26)
	maximum = 0.00401727 (at node 41)
Injected flit rate average = 0.00734116
	minimum = 0.00608001 (at node 26)
	maximum = 0.00868869 (at node 41)
Accepted flit rate average= 0.00734116
	minimum = 0.00630921 (at node 26)
	maximum = 0.00826213 (at node 41)
Injected packet length average = 2.10579
Accepted packet length average = 2.10579
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2858 (1 samples)
	minimum = 6 (1 samples)
	maximum = 203 (1 samples)
Network latency average = 14.2566 (1 samples)
	minimum = 6 (1 samples)
	maximum = 142 (1 samples)
Flit latency average = 13.6451 (1 samples)
	minimum = 6 (1 samples)
	maximum = 141 (1 samples)
Fragmentation average = 0.000867453 (1 samples)
	minimum = 0 (1 samples)
	maximum = 95 (1 samples)
Injected packet rate average = 0.00348617 (1 samples)
	minimum = 0.00294133 (1 samples)
	maximum = 0.00401727 (1 samples)
Accepted packet rate average = 0.00348617 (1 samples)
	minimum = 0.00294133 (1 samples)
	maximum = 0.00401727 (1 samples)
Injected flit rate average = 0.00734116 (1 samples)
	minimum = 0.00608001 (1 samples)
	maximum = 0.00868869 (1 samples)
Accepted flit rate average = 0.00734116 (1 samples)
	minimum = 0.00630921 (1 samples)
	maximum = 0.00826213 (1 samples)
Injected packet size average = 2.10579 (1 samples)
Accepted packet size average = 2.10579 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 42 sec (1242 sec)
gpgpu_simulation_rate = 24869 (inst/sec)
gpgpu_simulation_rate = 431 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d5b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 1590670
gpu_sim_insn = 15552352
gpu_ipc =       9.7772
gpu_tot_sim_cycle = 2512151
gpu_tot_sim_insn = 46440352
gpu_tot_ipc =      18.4863
gpu_tot_issued_cta = 2250
max_total_param_size = 0
gpu_stall_dramfull = 57120
gpu_stall_icnt2sh    = 71085
partiton_reqs_in_parallel = 34939468
partiton_reqs_in_parallel_total    = 6909342
partiton_level_parallism =      21.9653
partiton_level_parallism_total  =      16.6586
partiton_reqs_in_parallel_util = 34939468
partiton_reqs_in_parallel_util_total    = 6909342
gpu_sim_cycle_parition_util = 1590670
gpu_tot_sim_cycle_parition_util    = 314145
partiton_level_parallism_util =      21.9653
partiton_level_parallism_util_total  =      21.9700
partiton_replys_in_parallel = 127244
partiton_replys_in_parallel_total    = 54758
L2_BW  =       7.5821 GB/Sec
L2_BW_total  =       6.8670 GB/Sec
gpu_total_sim_rate=6036

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 894386
	L1I_total_cache_misses = 6599
	L1I_total_cache_miss_rate = 0.0074
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61417
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 81000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0221
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 887787
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6599
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61417
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894386
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1452, 1229, 1302, 1228, 1383, 1231, 1306, 1238, 1391, 1168, 1240, 1165, 1319, 1166, 1245, 1169, 1393, 1166, 1242, 1167, 1319, 1168, 1249, 1171, 1213, 1026, 1087, 1023, 1152, 1025, 1092, 1026, 1211, 1020, 1087, 1018, 1153, 1018, 1093, 1025, 1033, 880, 932, 880, 984, 880, 937, 882, 1031, 880, 930, 880, 983, 879, 935, 883, 1027, 877, 927, 880, 978, 876, 936, 879, 
gpgpu_n_tot_thrd_icount = 54612736
gpgpu_n_tot_w_icount = 1706648
gpgpu_n_stall_shd_mem = 1084160
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118691
gpgpu_n_mem_write_global = 63002
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322080
gpgpu_n_store_insn = 882032
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2592000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 920771
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 158503
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1381101	W0_Idle:4574650	W0_Scoreboard:98808729	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185648	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1377000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 949528 {8:118691,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5544176 {40:22503,72:13497,136:27002,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10778136 {40:41626,72:21371,136:55694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504016 {8:63002,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 414 
maxdqlatency = 0 
maxmflatency = 156373 
averagemflatency = 25459 
max_icnt2mem_latency = 156118 
max_icnt2sh_latency = 2512150 
mrq_lat_table:24396 	1387 	1793 	4153 	5472 	2820 	2036 	1590 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	99148 	15664 	4440 	6817 	4864 	2730 	4362 	4492 	10351 	7813 	21040 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	61929 	34472 	3066 	1031 	14399 	822 	381 	4010 	7734 	3507 	2732 	4252 	6572 	8242 	7821 	21032 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	65049 	27695 	24193 	1765 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1984 	21224 	3792 	24558 	11444 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	472 	15 	20 	38 	26 	22 	33 	55 	220 	193 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16       102       102       119       112        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        85        85        98       105        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16       102        85        87       102        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        85        86        96        87        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        85        85       104        77        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16       102       102        79       103        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16       102       102       103        84        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16       102       102       103       104        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16       102       102        95        71        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16       102       102        98        87        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16       102       102        95        79        16        16 
maximum service time to same row:
dram[0]:    498817    498814    238538    238537    298457    298458    256921    256925    394096    394097    391267    391265    192396    192392    345230    345740 
dram[1]:    498813    498814    238539    238535    298456    298456    256925    256926    394091    394102    391265    391264    192393    192392    345740    345741 
dram[2]:    498822    498821    238535    238542    298451    298452    256927    256926    394102    394755    391256    391256    192396    192397    345740    345143 
dram[3]:    498812    498817    238541    238538    298453    298455    256929    256925    395297    395298    391266    391265    192398    192398    345755    345755 
dram[4]:    498817    498817    238538    238541    298454    298452    256925    256927    395297    395294    391267    391262    192397    192393    345754    345755 
dram[5]:    498817    498817    238532    238551    298454    298454    256924    256923    395294    395303    391261    391266    192389    192398    345765    345765 
dram[6]:    498817    498814    267194    267190    298456    298450    256925    256925    395297    395306    391265    391260    192399    192399    345734    345734 
dram[7]:    498830    498815    267199    267190    298446    298453    256925    256925    395559    395322    391265    391265    192399    192399    345115    345121 
dram[8]:    498814    498813    267198    267196    298455    298455    256916    256924    395325    394067    391265    391271    192398    192410    344614    344615 
dram[9]:    498814    498816    267197    267198    298457    298448    256924    256927    394067    394070    391256    391264    192395    192390    345135    344582 
dram[10]:    498810    498817    267191    267190    298454    298453    256939    256922    394072    394069    391265    391263    192387    192396    344592    345134 
average row accesses per activate:
dram[0]:  5.968750  5.937500  5.028572  5.028572  6.500000  6.464286  4.404255  4.404255  4.826087  4.826087  6.208333  6.471428  7.140351  6.689655  6.156250  6.156250 
dram[1]:  5.937500  6.750000  5.028572  5.028572  6.464286  6.464286  4.404255  4.404255  4.826087  5.022727  5.932433  5.891892  6.355932  6.568965  6.156250  6.156250 
dram[2]:  5.875000  5.875000  4.888889  4.888889  6.033333  6.033333  4.375000  4.375000  4.583333  4.583333  6.820896  6.194445  5.602941  5.921875  5.823529  5.823529 
dram[3]:  5.222222  5.222222  4.888889  4.888889  6.464286  6.033333  4.375000  4.375000  4.230769  4.230769  6.211267  6.550725  6.245902  5.636364  5.823529  5.823529 
dram[4]:  5.875000  5.875000  4.888889  4.888889  6.066667  6.066667  4.375000  4.285714  4.583333  4.782609  5.917808  6.185714  6.213115  5.500000  5.685714  6.030303 
dram[5]:  5.875000  5.875000  5.866667  5.866667  6.033333  6.033333  4.285714  4.285714  4.782609  4.782609  6.361111  6.583333  5.545455  6.241935  6.030303  6.030303 
dram[6]:  5.875000  5.875000  5.500000  5.500000  5.903226  6.100000  4.285714  4.285714  4.680851  4.583333  6.739130  6.840580  6.046875  5.621212  6.030303  6.030303 
dram[7]:  5.135135  5.875000  5.500000  5.500000  6.344828  6.571429  4.285714  4.285714  4.230769  4.489796  6.898551  6.704226  6.830509  7.052631  5.714286  5.714286 
dram[8]:  5.875000  5.875000  5.677419  5.677419  6.344828  6.571429  4.285714  4.285714  4.680851  4.782609  6.273973  6.685714  6.466667  6.131147  5.714286  5.714286 
dram[9]:  5.875000  5.875000  5.677419  5.333333  6.344828  6.571429  4.468085  4.468085  4.680851  4.782609  6.458333  6.742857  6.322581  6.666667  6.060606  6.187500 
dram[10]:  5.875000  5.875000  5.500000  5.500000  6.535714  6.310345  4.468085  4.468085  4.680851  4.782609  6.842857  6.082192  6.875000  6.473684  6.187500  6.187500 
average row locality = 44305/7826 = 5.661257
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       150       149       144       144       145       145       170       170       185       185       204       204       198       197       160       160 
dram[1]:       149       149       144       144       145       145       170       170       185       184       204       204       197       197       160       160 
dram[2]:       148       148       144       144       145       145       172       172       184       184       204       204       197       197       160       160 
dram[3]:       148       148       144       144       145       145       172       172       184       184       204       204       197       197       160       160 
dram[4]:       148       148       144       144       145       145       172       172       184       184       204       204       197       197       161       161 
dram[5]:       148       148       144       144       145       145       172       172       184       184       206       206       197       197       161       161 
dram[6]:       148       148       144       144       146       146       172       172       184       184       206       206       197       197       161       161 
dram[7]:       149       148       144       144       146       146       172       172       184       184       206       206       197       197       161       161 
dram[8]:       148       148       144       144       146       146       172       172       184       184       206       206       197       197       161       161 
dram[9]:       148       148       144       144       146       146       172       172       184       184       206       206       197       197       161       160 
dram[10]:       148       148       144       144       146       146       172       172       184       184       206       206       195       195       160       160 
total reads: 29831
bank skew: 206/144 = 1.43
chip skew: 2717/2707 = 1.00
number of total write accesses:
dram[0]:        41        41        32        32        37        36        37        37        37        37       243       249       209       191        37        37 
dram[1]:        41        40        32        32        36        36        37        37        37        37       235       232       178       184        37        37 
dram[2]:        40        40        32        32        36        36        38        38        36        36       253       242       184       182        38        38 
dram[3]:        40        40        32        32        36        36        38        38        36        36       237       248       184       175        38        38 
dram[4]:        40        40        32        32        37        37        38        38        36        36       228       229       182       166        38        38 
dram[5]:        40        40        32        32        36        36        38        38        36        36       252       268       169       190        38        38 
dram[6]:        40        40        32        32        37        37        38        38        36        36       259       266       190       174        38        38 
dram[7]:        41        40        32        32        38        38        38        38        36        36       270       270       206       205        39        39 
dram[8]:        40        40        32        32        38        38        38        38        36        36       252       262       191       177        39        39 
dram[9]:        40        40        32        32        38        38        38        38        36        36       259       266       195       183        39        38 
dram[10]:        40        40        32        32        37        37        38        38        36        36       273       238       190       174        38        38 
total reads: 14474
bank skew: 273/32 = 8.53
chip skew: 1398/1247 = 1.12
average mf latency per bank:
dram[0]:     119350    120445    117815    118260    121359    120941    119596    119232    134999    135206     82076     80748     71402     74653    119171    120426
dram[1]:     121410    120814    116661    116479    122030    121483    118625    117327    135356    137051     83453     84579     77559     77256    119842    119238
dram[2]:     121141    121826    115452    115557    119508    121475    117876    119393    139653    138320     80312     82164     75973     76705    119069    118883
dram[3]:     121986    121918    116833    116830    122141    121004    117047    116814    139307    138487     82164     80051     74972     76041    117623    118723
dram[4]:     118901    120067    116392    115896    119804    120000    115274    113654    138411    139242     84444     84793     75251     76717    118897    117348
dram[5]:     120862    120508    119952    119341    119928    120767    116953    116584    139759    138566     81461     78351     75764     71372    118383    118324
dram[6]:     121517    121036    118427    117401    120637    120115    115024    115119    136631    137736     79729     78189     71549     76419    118353    119465
dram[7]:     251503    121263    118396    117937    119454    119544    116708    117178    137300    138215     78057     78170     70029     69530    119324    117759
dram[8]:     120684    120658    117043    117535    120695    120217    119395    118447    138060    136757     80825     79141     71469     74094    117614    117802
dram[9]:     121986    121821    117909    117219    120360    120847    117558    116983    137398    137384     79518     77757     71632     74207    119760    121166
dram[10]:     120234    120546    116236    115627    121107    120865    116427    117788    138578    139477     77317     83535     73945     75683    119028    118844
maximum mf latency per bank:
dram[0]:     156365    156356    156259    156256    153685    153672    156259    156263    156261    156271    156259    156262    156260    156273    156273    156267
dram[1]:     156358    156356    156255    156256    153664    153672    156261    156280    156266    156262    156265    156269    156266    156274    156267    156265
dram[2]:     156358    156351    156266    156256    153666    153669    156265    156285    156268    156267    156265    156265    156260    156267    156259    156262
dram[3]:     156353    156349    156252    156250    153682    153678    156272    156262    156259    156271    156267    156286    156259    156274    156269    156271
dram[4]:     156351    156325    156253    156269    153674    153677    156256    156261    156261    156274    156265    156268    156267    156260    156259    156274
dram[5]:     156360    156373    156250    156266    153677    153682    156263    156265    156258    156271    156265    156265    156271    156279    156261    156282
dram[6]:     156361    156371    156250    156251    153673    153682    156260    156259    156260    156271    156261    156264    156266    156274    156263    156271
dram[7]:     156354    156361    156252    156253    153671    153684    156258    156273    156267    156265    156261    156264    156262    156265    156276    156263
dram[8]:     156362    156370    156239    153680    153672    153680    156260    156265    156259    156274    156266    156274    156268    156264    156260    156269
dram[9]:     156364    156367    153670    153673    153670    153673    156252    156259    156259    156274    156261    156266    156270    156271    156261    156270
dram[10]:     156349    156364    153679    153676    153682    153682    156261    156263    156263    156274    156263    156268    156266    156273    156271    156273
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3536960 n_nop=3521505 n_act=698 n_pre=682 n_req=4043 n_rd=10840 n_write=3235 bw_util=0.007959
n_activity=46054 dram_eff=0.6112
bk0: 600a 3534269i bk1: 596a 3533265i bk2: 576a 3534027i bk3: 576a 3533064i bk4: 580a 3533559i bk5: 580a 3532777i bk6: 680a 3533250i bk7: 680a 3532300i bk8: 740a 3533398i bk9: 740a 3532102i bk10: 816a 3531319i bk11: 816a 3530017i bk12: 792a 3531101i bk13: 788a 3530068i bk14: 640a 3533242i bk15: 640a 3532191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0476621
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3536960 n_nop=3521565 n_act=699 n_pre=683 n_req=3975 n_rd=10828 n_write=3185 bw_util=0.007924
n_activity=45901 dram_eff=0.6106
bk0: 596a 3534220i bk1: 596a 3533247i bk2: 576a 3534059i bk3: 576a 3533110i bk4: 580a 3533664i bk5: 580a 3532706i bk6: 680a 3533349i bk7: 680a 3532514i bk8: 740a 3533341i bk9: 736a 3532171i bk10: 816a 3531296i bk11: 816a 3529911i bk12: 788a 3531268i bk13: 788a 3530051i bk14: 640a 3533201i bk15: 640a 3532207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0450853
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3536960 n_nop=3521481 n_act=727 n_pre=711 n_req=4009 n_rd=10832 n_write=3209 bw_util=0.00794
n_activity=46197 dram_eff=0.6079
bk0: 592a 3534122i bk1: 592a 3533230i bk2: 576a 3534052i bk3: 576a 3533089i bk4: 580a 3533469i bk5: 580a 3532620i bk6: 688a 3533337i bk7: 688a 3532345i bk8: 736a 3533313i bk9: 736a 3532194i bk10: 816a 3531334i bk11: 816a 3529976i bk12: 788a 3530579i bk13: 788a 3529822i bk14: 640a 3533043i bk15: 640a 3532127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0457633
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3536960 n_nop=3521481 n_act=737 n_pre=721 n_req=3992 n_rd=10832 n_write=3189 bw_util=0.007928
n_activity=46342 dram_eff=0.6051
bk0: 592a 3534006i bk1: 592a 3533026i bk2: 576a 3533992i bk3: 576a 3533056i bk4: 580a 3533636i bk5: 580a 3532644i bk6: 688a 3533279i bk7: 688a 3532525i bk8: 736a 3533141i bk9: 736a 3532091i bk10: 816a 3531165i bk11: 816a 3529873i bk12: 788a 3531010i bk13: 788a 3529647i bk14: 640a 3533066i bk15: 640a 3532049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0453737
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3536960 n_nop=3521516 n_act=725 n_pre=709 n_req=3957 n_rd=10840 n_write=3170 bw_util=0.007922
n_activity=46368 dram_eff=0.6043
bk0: 592a 3534271i bk1: 592a 3533234i bk2: 576a 3533999i bk3: 576a 3533078i bk4: 580a 3533617i bk5: 580a 3532733i bk6: 688a 3533436i bk7: 688a 3532350i bk8: 736a 3533284i bk9: 736a 3532173i bk10: 816a 3531279i bk11: 816a 3529871i bk12: 788a 3530992i bk13: 788a 3529701i bk14: 644a 3533094i bk15: 644a 3532228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0453251
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3536960 n_nop=3521463 n_act=712 n_pre=696 n_req=4033 n_rd=10856 n_write=3233 bw_util=0.007967
n_activity=46188 dram_eff=0.6101
bk0: 592a 3534153i bk1: 592a 3533234i bk2: 576a 3534149i bk3: 576a 3533175i bk4: 580a 3533601i bk5: 580a 3532689i bk6: 688a 3533447i bk7: 688a 3532454i bk8: 736a 3533253i bk9: 736a 3532019i bk10: 824a 3530956i bk11: 824a 3529638i bk12: 788a 3530712i bk13: 788a 3529704i bk14: 644a 3533088i bk15: 644a 3532164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0469443
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3536960 n_nop=3521435 n_act=716 n_pre=700 n_req=4047 n_rd=10864 n_write=3245 bw_util=0.007978
n_activity=46084 dram_eff=0.6123
bk0: 592a 3534176i bk1: 592a 3533164i bk2: 576a 3534193i bk3: 576a 3533174i bk4: 584a 3533533i bk5: 584a 3532575i bk6: 688a 3533362i bk7: 688a 3532316i bk8: 736a 3533203i bk9: 736a 3531960i bk10: 824a 3531089i bk11: 824a 3529887i bk12: 788a 3530957i bk13: 788a 3529911i bk14: 644a 3533161i bk15: 644a 3532087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.046519
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3536960 n_nop=3521363 n_act=715 n_pre=699 n_req=4115 n_rd=10868 n_write=3315 bw_util=0.00802
n_activity=47249 dram_eff=0.6004
bk0: 596a 3534067i bk1: 592a 3533258i bk2: 576a 3534162i bk3: 576a 3533109i bk4: 584a 3533547i bk5: 584a 3532701i bk6: 688a 3533331i bk7: 688a 3532247i bk8: 736a 3533109i bk9: 736a 3532067i bk10: 824a 3531095i bk11: 824a 3529677i bk12: 788a 3530975i bk13: 788a 3529851i bk14: 644a 3532828i bk15: 644a 3532061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0470554
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3536960 n_nop=3521430 n_act=708 n_pre=692 n_req=4044 n_rd=10864 n_write=3266 bw_util=0.00799
n_activity=46453 dram_eff=0.6084
bk0: 592a 3534147i bk1: 592a 3533291i bk2: 576a 3534156i bk3: 576a 3533172i bk4: 584a 3533542i bk5: 584a 3532689i bk6: 688a 3533220i bk7: 688a 3532155i bk8: 736a 3533371i bk9: 736a 3532176i bk10: 824a 3530973i bk11: 824a 3529668i bk12: 788a 3530882i bk13: 788a 3529807i bk14: 644a 3532984i bk15: 644a 3532105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0473373
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3536960 n_nop=3521446 n_act=698 n_pre=682 n_req=4063 n_rd=10860 n_write=3274 bw_util=0.007992
n_activity=46005 dram_eff=0.6145
bk0: 592a 3534300i bk1: 592a 3533243i bk2: 576a 3534140i bk3: 576a 3533090i bk4: 584a 3533476i bk5: 584a 3532678i bk6: 688a 3533274i bk7: 688a 3532281i bk8: 736a 3533353i bk9: 736a 3532278i bk10: 824a 3531028i bk11: 824a 3529672i bk12: 788a 3530958i bk13: 788a 3529991i bk14: 644a 3533135i bk15: 640a 3532222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0459482
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3536960 n_nop=3521521 n_act=692 n_pre=676 n_req=4027 n_rd=10840 n_write=3231 bw_util=0.007957
n_activity=45968 dram_eff=0.6122
bk0: 592a 3534259i bk1: 592a 3533220i bk2: 576a 3534062i bk3: 576a 3533064i bk4: 584a 3533569i bk5: 584a 3532600i bk6: 688a 3533304i bk7: 688a 3532308i bk8: 736a 3533376i bk9: 736a 3532142i bk10: 824a 3530988i bk11: 824a 3529613i bk12: 780a 3530912i bk13: 780a 3529970i bk14: 640a 3533051i bk15: 640a 3532133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0487961

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7485, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1852, Reservation_fails = 0
L2_cache_bank[1]: Access = 7444, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1834, Reservation_fails = 0
L2_cache_bank[2]: Access = 7423, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1795, Reservation_fails = 0
L2_cache_bank[3]: Access = 7396, Miss = 1353, Miss_rate = 0.183, Pending_hits = 1776, Reservation_fails = 0
L2_cache_bank[4]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1827, Reservation_fails = 0
L2_cache_bank[5]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1821, Reservation_fails = 0
L2_cache_bank[6]: Access = 7399, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1779, Reservation_fails = 0
L2_cache_bank[7]: Access = 7402, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1785, Reservation_fails = 0
L2_cache_bank[8]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1814, Reservation_fails = 0
L2_cache_bank[9]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1782, Reservation_fails = 0
L2_cache_bank[10]: Access = 7450, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1821, Reservation_fails = 0
L2_cache_bank[11]: Access = 7447, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1845, Reservation_fails = 0
L2_cache_bank[12]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1863, Reservation_fails = 0
L2_cache_bank[13]: Access = 7503, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1867, Reservation_fails = 0
L2_cache_bank[14]: Access = 25505, Miss = 1359, Miss_rate = 0.053, Pending_hits = 2002, Reservation_fails = 0
L2_cache_bank[15]: Access = 7503, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1848, Reservation_fails = 0
L2_cache_bank[16]: Access = 7503, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1773, Reservation_fails = 0
L2_cache_bank[17]: Access = 7474, Miss = 1358, Miss_rate = 0.182, Pending_hits = 1816, Reservation_fails = 0
L2_cache_bank[18]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1821, Reservation_fails = 0
L2_cache_bank[19]: Access = 7470, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1813, Reservation_fails = 0
L2_cache_bank[20]: Access = 7465, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1830, Reservation_fails = 0
L2_cache_bank[21]: Access = 7465, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1788, Reservation_fails = 0
L2_total_cache_accesses = 182002
L2_total_cache_misses = 29831
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 40152
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56386
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33049
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55554
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6885
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 79
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 191
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118691
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=490326
icnt_total_pkts_simt_to_mem=339507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 155.757
	minimum = 6
	maximum = 5481
Network latency average = 82.2807
	minimum = 6
	maximum = 3045
Slowest packet = 109976
Flit latency average = 41.5099
	minimum = 6
	maximum = 3045
Slowest flit = 231190
Fragmentation average = 8.64481e-05
	minimum = 0
	maximum = 4
Injected packet rate average = 0.00159988
	minimum = 0.00138369 (at node 4)
	maximum = 0.00723249 (at node 42)
Accepted packet rate average = 0.00159988
	minimum = 0.00138369 (at node 4)
	maximum = 0.00723249 (at node 42)
Injected flit rate average = 0.00376706
	minimum = 0.00245683 (at node 4)
	maximum = 0.0323845 (at node 42)
Accepted flit rate average= 0.00376706
	minimum = 0.00296385 (at node 31)
	maximum = 0.00864762 (at node 42)
Injected packet length average = 2.35459
Accepted packet length average = 2.35459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 87.5213 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2842 (2 samples)
Network latency average = 48.2687 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1593.5 (2 samples)
Flit latency average = 27.5775 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1593 (2 samples)
Fragmentation average = 0.000476951 (2 samples)
	minimum = 0 (2 samples)
	maximum = 49.5 (2 samples)
Injected packet rate average = 0.00254303 (2 samples)
	minimum = 0.00216251 (2 samples)
	maximum = 0.00562488 (2 samples)
Accepted packet rate average = 0.00254303 (2 samples)
	minimum = 0.00216251 (2 samples)
	maximum = 0.00562488 (2 samples)
Injected flit rate average = 0.00555411 (2 samples)
	minimum = 0.00426842 (2 samples)
	maximum = 0.0205366 (2 samples)
Accepted flit rate average = 0.00555411 (2 samples)
	minimum = 0.00463653 (2 samples)
	maximum = 0.00845488 (2 samples)
Injected packet size average = 2.18406 (2 samples)
Accepted packet size average = 2.18406 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 8 min, 13 sec (7693 sec)
gpgpu_simulation_rate = 6036 (inst/sec)
gpgpu_simulation_rate = 326 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 6567 Tlb_hit: 4090 Tlb_miss: 2477 Tlb_hit_rate: 0.622811
Shader1: Tlb_access: 6520 Tlb_hit: 4089 Tlb_miss: 2431 Tlb_hit_rate: 0.627147
Shader2: Tlb_access: 6505 Tlb_hit: 4062 Tlb_miss: 2443 Tlb_hit_rate: 0.624443
Shader3: Tlb_access: 6401 Tlb_hit: 4034 Tlb_miss: 2367 Tlb_hit_rate: 0.630214
Shader4: Tlb_access: 6390 Tlb_hit: 3923 Tlb_miss: 2467 Tlb_hit_rate: 0.613928
Shader5: Tlb_access: 6453 Tlb_hit: 4025 Tlb_miss: 2428 Tlb_hit_rate: 0.623741
Shader6: Tlb_access: 6342 Tlb_hit: 3922 Tlb_miss: 2420 Tlb_hit_rate: 0.618417
Shader7: Tlb_access: 6402 Tlb_hit: 3939 Tlb_miss: 2463 Tlb_hit_rate: 0.615276
Shader8: Tlb_access: 6453 Tlb_hit: 3995 Tlb_miss: 2458 Tlb_hit_rate: 0.619092
Shader9: Tlb_access: 6418 Tlb_hit: 4003 Tlb_miss: 2415 Tlb_hit_rate: 0.623715
Shader10: Tlb_access: 6453 Tlb_hit: 4034 Tlb_miss: 2419 Tlb_hit_rate: 0.625136
Shader11: Tlb_access: 6518 Tlb_hit: 4085 Tlb_miss: 2433 Tlb_hit_rate: 0.626726
Shader12: Tlb_access: 6496 Tlb_hit: 4092 Tlb_miss: 2404 Tlb_hit_rate: 0.629926
Shader13: Tlb_access: 6515 Tlb_hit: 4094 Tlb_miss: 2421 Tlb_hit_rate: 0.628396
Shader14: Tlb_access: 6454 Tlb_hit: 4047 Tlb_miss: 2407 Tlb_hit_rate: 0.627053
Shader15: Tlb_access: 6541 Tlb_hit: 4166 Tlb_miss: 2375 Tlb_hit_rate: 0.636906
Shader16: Tlb_access: 6567 Tlb_hit: 4131 Tlb_miss: 2436 Tlb_hit_rate: 0.629054
Shader17: Tlb_access: 6581 Tlb_hit: 4143 Tlb_miss: 2438 Tlb_hit_rate: 0.629540
Shader18: Tlb_access: 6613 Tlb_hit: 4117 Tlb_miss: 2496 Tlb_hit_rate: 0.622562
Shader19: Tlb_access: 6628 Tlb_hit: 4152 Tlb_miss: 2476 Tlb_hit_rate: 0.626433
Shader20: Tlb_access: 6517 Tlb_hit: 4063 Tlb_miss: 2454 Tlb_hit_rate: 0.623446
Shader21: Tlb_access: 6528 Tlb_hit: 4082 Tlb_miss: 2446 Tlb_hit_rate: 0.625306
Shader22: Tlb_access: 6568 Tlb_hit: 4101 Tlb_miss: 2467 Tlb_hit_rate: 0.624391
Shader23: Tlb_access: 6578 Tlb_hit: 4111 Tlb_miss: 2467 Tlb_hit_rate: 0.624962
Shader24: Tlb_access: 6503 Tlb_hit: 4060 Tlb_miss: 2443 Tlb_hit_rate: 0.624327
Shader25: Tlb_access: 6459 Tlb_hit: 4041 Tlb_miss: 2418 Tlb_hit_rate: 0.625639
Shader26: Tlb_access: 6353 Tlb_hit: 3932 Tlb_miss: 2421 Tlb_hit_rate: 0.618920
Shader27: Tlb_access: 6370 Tlb_hit: 3968 Tlb_miss: 2402 Tlb_hit_rate: 0.622920
Tlb_tot_access: 181693 Tlb_tot_hit: 113501, Tlb_tot_miss: 68192, Tlb_tot_hit_rate: 0.624686
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 194 Tlb_invalidate: 176 Tlb_evict: 0 Tlb_page_evict: 176
Shader1: Tlb_validate: 191 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader2: Tlb_validate: 191 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader3: Tlb_validate: 194 Tlb_invalidate: 176 Tlb_evict: 0 Tlb_page_evict: 176
Shader4: Tlb_validate: 188 Tlb_invalidate: 170 Tlb_evict: 0 Tlb_page_evict: 170
Shader5: Tlb_validate: 189 Tlb_invalidate: 171 Tlb_evict: 0 Tlb_page_evict: 171
Shader6: Tlb_validate: 194 Tlb_invalidate: 176 Tlb_evict: 0 Tlb_page_evict: 176
Shader7: Tlb_validate: 188 Tlb_invalidate: 170 Tlb_evict: 0 Tlb_page_evict: 170
Shader8: Tlb_validate: 191 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader9: Tlb_validate: 192 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader10: Tlb_validate: 196 Tlb_invalidate: 178 Tlb_evict: 0 Tlb_page_evict: 178
Shader11: Tlb_validate: 190 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader12: Tlb_validate: 196 Tlb_invalidate: 178 Tlb_evict: 0 Tlb_page_evict: 178
Shader13: Tlb_validate: 192 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader14: Tlb_validate: 193 Tlb_invalidate: 175 Tlb_evict: 0 Tlb_page_evict: 175
Shader15: Tlb_validate: 190 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader16: Tlb_validate: 191 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader17: Tlb_validate: 192 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader18: Tlb_validate: 193 Tlb_invalidate: 175 Tlb_evict: 0 Tlb_page_evict: 175
Shader19: Tlb_validate: 195 Tlb_invalidate: 177 Tlb_evict: 0 Tlb_page_evict: 177
Shader20: Tlb_validate: 188 Tlb_invalidate: 170 Tlb_evict: 0 Tlb_page_evict: 170
Shader21: Tlb_validate: 191 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader22: Tlb_validate: 196 Tlb_invalidate: 178 Tlb_evict: 0 Tlb_page_evict: 178
Shader23: Tlb_validate: 198 Tlb_invalidate: 180 Tlb_evict: 0 Tlb_page_evict: 180
Shader24: Tlb_validate: 192 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader25: Tlb_validate: 190 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader26: Tlb_validate: 188 Tlb_invalidate: 170 Tlb_evict: 0 Tlb_page_evict: 170
Shader27: Tlb_validate: 190 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Tlb_tot_valiate: 5373 Tlb_invalidate: 4869, Tlb_tot_evict: 0, Tlb_tot_evict page: 4869
========================================TLB statistics(thrashing)==============================
Shader0: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader1: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader2: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader3: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader4: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader5: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader6: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader7: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader8: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader9: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader10: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader11: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader12: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader13: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader14: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader15: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader16: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader17: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader18: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader19: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader20: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader21: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader22: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader23: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader24: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader25: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader26: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Shader27: Page: 524864 Trashed: 1 | Page: 524865 Trashed: 1 | Page: 524866 Trashed: 1 | Total 3
Tlb_tot_thrash: 84
========================================Page fault statistics==============================
Shader0: Page_table_access:2477 Page_hit: 533 Page_miss: 1944 Page_hit_rate: 0.215180
Shader1: Page_table_access:2431 Page_hit: 510 Page_miss: 1921 Page_hit_rate: 0.209790
Shader2: Page_table_access:2443 Page_hit: 523 Page_miss: 1920 Page_hit_rate: 0.214081
Shader3: Page_table_access:2367 Page_hit: 484 Page_miss: 1883 Page_hit_rate: 0.204478
Shader4: Page_table_access:2467 Page_hit: 528 Page_miss: 1939 Page_hit_rate: 0.214025
Shader5: Page_table_access:2428 Page_hit: 522 Page_miss: 1906 Page_hit_rate: 0.214992
Shader6: Page_table_access:2420 Page_hit: 549 Page_miss: 1871 Page_hit_rate: 0.226860
Shader7: Page_table_access:2463 Page_hit: 526 Page_miss: 1937 Page_hit_rate: 0.213561
Shader8: Page_table_access:2458 Page_hit: 518 Page_miss: 1940 Page_hit_rate: 0.210740
Shader9: Page_table_access:2415 Page_hit: 559 Page_miss: 1856 Page_hit_rate: 0.231470
Shader10: Page_table_access:2419 Page_hit: 517 Page_miss: 1902 Page_hit_rate: 0.213725
Shader11: Page_table_access:2433 Page_hit: 504 Page_miss: 1929 Page_hit_rate: 0.207152
Shader12: Page_table_access:2404 Page_hit: 494 Page_miss: 1910 Page_hit_rate: 0.205491
Shader13: Page_table_access:2421 Page_hit: 526 Page_miss: 1895 Page_hit_rate: 0.217266
Shader14: Page_table_access:2407 Page_hit: 553 Page_miss: 1854 Page_hit_rate: 0.229747
Shader15: Page_table_access:2375 Page_hit: 583 Page_miss: 1792 Page_hit_rate: 0.245474
Shader16: Page_table_access:2436 Page_hit: 527 Page_miss: 1909 Page_hit_rate: 0.216338
Shader17: Page_table_access:2438 Page_hit: 540 Page_miss: 1898 Page_hit_rate: 0.221493
Shader18: Page_table_access:2496 Page_hit: 514 Page_miss: 1982 Page_hit_rate: 0.205929
Shader19: Page_table_access:2476 Page_hit: 483 Page_miss: 1993 Page_hit_rate: 0.195073
Shader20: Page_table_access:2454 Page_hit: 532 Page_miss: 1922 Page_hit_rate: 0.216789
Shader21: Page_table_access:2446 Page_hit: 542 Page_miss: 1904 Page_hit_rate: 0.221586
Shader22: Page_table_access:2467 Page_hit: 467 Page_miss: 2000 Page_hit_rate: 0.189299
Shader23: Page_table_access:2467 Page_hit: 523 Page_miss: 1944 Page_hit_rate: 0.211998
Shader24: Page_table_access:2443 Page_hit: 488 Page_miss: 1955 Page_hit_rate: 0.199754
Shader25: Page_table_access:2418 Page_hit: 526 Page_miss: 1892 Page_hit_rate: 0.217535
Shader26: Page_table_access:2421 Page_hit: 562 Page_miss: 1859 Page_hit_rate: 0.232135
Shader27: Page_table_access:2402 Page_hit: 553 Page_miss: 1849 Page_hit_rate: 0.230225
Page_table_tot_access: 68192 Page_tot_hit: 14686, Page_tot_miss 53506, Page_tot_hit_rate: 0.215363 Page_tot_fault: 613 Page_tot_pending: 52893
Total_memory_access_page_fault: 613, Average_latency: 1696358.125000
========================================Page thrashing statistics==============================
Page_validate: 1164 Page_evict_dirty: 66 Page_evict_not_dirty: 4
Page: 524864 Thrashed: 1
Page: 524865 Thrashed: 1
Page: 524866 Thrashed: 1
Page_tot_thrash: 3
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.334562
[0-25]: 0.853200, [26-50]: 0.001501, [51-75]: 0.002043, [76-100]: 0.143256
Pcie_write_utilization: 0.203154
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:   222150----T:   536295 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(212.116806)
F:   223063----T:   225668 	 St: 80240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   233908 	 St: 80241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233908----T:   237720 	 St: 802b0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   237720----T:   244132 	 St: 802b5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   244132----T:   246737 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246737----T:   254977 	 St: 802c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   254977----T:   257582 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   257582----T:   273277 	 St: 802d1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   273277----T:   275882 	 St: 808e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275882----T:   284122 	 St: 808e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   284750----T:   287550 	 St: 802f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   287550----T:   317803 	 St: 802f2000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   321710----T:   324315 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   324315----T:   385151 	 St: 80331000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   394033----T:   396638 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   394065----T:   396670 	 St: 80240000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   396638----T:   404878 	 St: 80251000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   396670----T:   399275 	 St: 80241000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   399275----T:   401880 	 St: 80242000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   401880----T:   404485 	 St: 802b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   404485----T:   407090 	 St: 802b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   404878----T:   407483 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   407090----T:   409695 	 St: 802b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   407483----T:   528572 	 St: 803b1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   409695----T:   412300 	 St: 802b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   412300----T:   414905 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   414905----T:   417510 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   417510----T:   420115 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   420115----T:   422720 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   422720----T:   425325 	 St: 802b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   425326----T:   427931 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   530774----T:   533379 	 St: 808f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   530774----T:   533379 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   533379----T:   535984 	 St: 808f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   533380----T:   535985 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   536295----T:   538900 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   536295----T:   544535 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   547140----T:   549745 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   547140----T:   555380 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   557985----T:   560590 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   557985----T:   573680 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   576285----T:   578890 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   576285----T:   607008 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:   609613----T:   612218 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   609613----T:   670449 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:   673054----T:   675659 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   673054----T:   696726 	 St: 0 Sz: 196608 	 Sm: 0 	 T: device_sync(15.983795)
F:   921481----T:  2512151 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1074.051270)
F:   922254----T:   924859 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   933125----T:   935730 	 St: 80240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   935730----T:   938335 	 St: 80241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   938335----T:   940940 	 St: 80242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   940940----T:   943545 	 St: 806f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   943545----T:   946150 	 St: 806f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   946150----T:   948755 	 St: 806f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   948755----T:   951360 	 St: 806f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   951360----T:   953965 	 St: 806fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   953965----T:   956570 	 St: 806fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   956570----T:   959175 	 St: 806f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   959175----T:   961780 	 St: 806f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   961780----T:   964385 	 St: 806f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   964385----T:   966990 	 St: 806c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   966990----T:   969595 	 St: 806c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   969595----T:   972200 	 St: 806c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   972200----T:   974805 	 St: 806c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   974805----T:   977410 	 St: 806c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   977410----T:   980015 	 St: 806c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   980015----T:   982620 	 St: 806c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   982620----T:   985225 	 St: 806c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   985225----T:   987830 	 St: 806ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   987830----T:   990435 	 St: 806c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   990435----T:   993040 	 St: 806c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   993040----T:   995645 	 St: 806ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   995645----T:   998250 	 St: 806cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   998250----T:  1000855 	 St: 806cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1000855----T:  1003460 	 St: 806cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1003460----T:  1006065 	 St: 806cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1006065----T:  1008670 	 St: 806d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1008670----T:  1011275 	 St: 806d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1011275----T:  1013880 	 St: 806d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1013880----T:  1016485 	 St: 806d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1016485----T:  1019090 	 St: 806d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1019090----T:  1021695 	 St: 806d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1021695----T:  1024300 	 St: 806d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1024300----T:  1026905 	 St: 806d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1026905----T:  1029510 	 St: 806d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1029510----T:  1032115 	 St: 806df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1032115----T:  1034720 	 St: 806dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1034720----T:  1037325 	 St: 806d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1037325----T:  1039930 	 St: 806da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1039930----T:  1042535 	 St: 806db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1042535----T:  1045140 	 St: 806dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1045140----T:  1047745 	 St: 806de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1047745----T:  1050350 	 St: 806e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1050350----T:  1052955 	 St: 806e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1052955----T:  1055560 	 St: 806e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1055560----T:  1058165 	 St: 806e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1058165----T:  1060770 	 St: 806e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1060770----T:  1063375 	 St: 806e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1063375----T:  1065980 	 St: 806e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1065980----T:  1068585 	 St: 806e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1068585----T:  1071190 	 St: 806e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1071190----T:  1073795 	 St: 806eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1073795----T:  1076400 	 St: 806e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1076400----T:  1079005 	 St: 806ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1079005----T:  1081610 	 St: 806ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1081610----T:  1084215 	 St: 806ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1084215----T:  1086820 	 St: 806ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1086820----T:  1089425 	 St: 806f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1089425----T:  1092030 	 St: 806ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1092030----T:  1094635 	 St: 806f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1094635----T:  1097240 	 St: 806f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1097240----T:  1099845 	 St: 804e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1099845----T:  1102450 	 St: 804e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1102450----T:  1105055 	 St: 804e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1105055----T:  1107660 	 St: 804e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1107660----T:  1110265 	 St: 804ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1110265----T:  1112870 	 St: 804eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1112870----T:  1115475 	 St: 804e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1115475----T:  1118080 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1118080----T:  1120685 	 St: 804e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1120685----T:  1123290 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1123290----T:  1125895 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1125895----T:  1128500 	 St: 804b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1128500----T:  1131105 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1131105----T:  1133710 	 St: 804b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1133710----T:  1136315 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1136315----T:  1138920 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1138920----T:  1141525 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1141525----T:  1144130 	 St: 804be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1144130----T:  1146735 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1146735----T:  1149340 	 St: 804b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1149340----T:  1151945 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1151945----T:  1154550 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1154550----T:  1157155 	 St: 804bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1157155----T:  1159760 	 St: 804bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1159760----T:  1162365 	 St: 804bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1162365----T:  1164970 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1164970----T:  1167575 	 St: 804c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1167575----T:  1170180 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1170180----T:  1172785 	 St: 804c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1172785----T:  1175390 	 St: 804c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1175390----T:  1177995 	 St: 804c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1177995----T:  1180600 	 St: 804c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1180600----T:  1183205 	 St: 804c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1183205----T:  1185810 	 St: 804c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1185810----T:  1188415 	 St: 804cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1188415----T:  1191020 	 St: 804cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1191020----T:  1193625 	 St: 804c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1193625----T:  1196230 	 St: 804ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1196230----T:  1198835 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1198835----T:  1201440 	 St: 804cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1201440----T:  1204045 	 St: 804ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1204045----T:  1206650 	 St: 804d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1206650----T:  1209255 	 St: 804d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1209255----T:  1211860 	 St: 804d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1211860----T:  1214465 	 St: 804d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1214465----T:  1217070 	 St: 804d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1217070----T:  1219675 	 St: 804d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1219675----T:  1222280 	 St: 804d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1222280----T:  1224885 	 St: 804d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1224885----T:  1227490 	 St: 804d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1227490----T:  1230095 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1230095----T:  1232700 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1232700----T:  1235305 	 St: 804da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1235305----T:  1237910 	 St: 804dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1237910----T:  1240515 	 St: 804dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1240515----T:  1243120 	 St: 804df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1243120----T:  1245725 	 St: 804e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1245725----T:  1248330 	 St: 804de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1248330----T:  1250935 	 St: 804e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1250935----T:  1253540 	 St: 804e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1255771----T:  1258376 	 St: 8070e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1258376----T:  1260981 	 St: 80707000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1260981----T:  1263586 	 St: 80700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1263586----T:  1266191 	 St: 80708000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1266191----T:  1268796 	 St: 8070f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1268796----T:  1271401 	 St: 806ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1271401----T:  1274006 	 St: 80701000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1274006----T:  1276611 	 St: 80716000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1276611----T:  1279216 	 St: 80702000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1279216----T:  1281821 	 St: 806fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1281821----T:  1284426 	 St: 8070a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1284426----T:  1287031 	 St: 806fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1287031----T:  1289636 	 St: 806fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1289636----T:  1292241 	 St: 80703000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1292241----T:  1294846 	 St: 80717000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1294846----T:  1297451 	 St: 80704000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1297451----T:  1300056 	 St: 80709000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1300056----T:  1302661 	 St: 80710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1302661----T:  1305266 	 St: 80711000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1305266----T:  1307871 	 St: 8070b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1307871----T:  1310476 	 St: 80718000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1310476----T:  1313081 	 St: 80712000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1313081----T:  1315686 	 St: 80705000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1315686----T:  1318291 	 St: 80706000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1318291----T:  1320896 	 St: 8070c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1320896----T:  1323501 	 St: 8070d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1323501----T:  1326106 	 St: 80713000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1326106----T:  1328711 	 St: 80724000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1328711----T:  1331316 	 St: 80715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1331316----T:  1333921 	 St: 80719000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1333921----T:  1336526 	 St: 80714000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1336526----T:  1339131 	 St: 8071e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1339131----T:  1341736 	 St: 8071f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1341736----T:  1344341 	 St: 80726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1344341----T:  1346946 	 St: 80720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1346946----T:  1349551 	 St: 8071a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1349551----T:  1352156 	 St: 8071b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1352156----T:  1354761 	 St: 80721000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1354761----T:  1357366 	 St: 80722000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1357366----T:  1359971 	 St: 80727000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1359971----T:  1362576 	 St: 8071c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1362576----T:  1365181 	 St: 8071d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1365181----T:  1367786 	 St: 80728000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1367786----T:  1370391 	 St: 80723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1370391----T:  1372996 	 St: 8072c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1372996----T:  1375601 	 St: 80725000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1375601----T:  1378206 	 St: 8072d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1378206----T:  1380811 	 St: 80734000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1380811----T:  1383416 	 St: 80735000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1383416----T:  1386021 	 St: 8072e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1386021----T:  1388626 	 St: 8072f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1388626----T:  1391231 	 St: 8072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1391231----T:  1393836 	 St: 80729000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1393836----T:  1396441 	 St: 80730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1396441----T:  1399046 	 St: 80731000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1399046----T:  1401651 	 St: 8072a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1401651----T:  1404256 	 St: 804fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1404256----T:  1406861 	 St: 80733000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1406861----T:  1409466 	 St: 804f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1409466----T:  1412071 	 St: 80732000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1412071----T:  1414676 	 St: 804f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1414676----T:  1417281 	 St: 804f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1417281----T:  1419886 	 St: 804ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1419886----T:  1422491 	 St: 804ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1422491----T:  1425096 	 St: 804f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1425096----T:  1427701 	 St: 80506000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1427701----T:  1430306 	 St: 804f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1430306----T:  1432911 	 St: 804ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1432911----T:  1435516 	 St: 804fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1435516----T:  1438121 	 St: 804ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1438121----T:  1440726 	 St: 804ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1440726----T:  1443331 	 St: 804f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1443331----T:  1445936 	 St: 80507000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1445936----T:  1448541 	 St: 804f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1448541----T:  1451146 	 St: 804f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1451146----T:  1453751 	 St: 80500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1453751----T:  1456356 	 St: 80501000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1456356----T:  1458961 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1458961----T:  1461566 	 St: 80508000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1461566----T:  1464171 	 St: 80502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1464171----T:  1466776 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1466776----T:  1469381 	 St: 804f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1469381----T:  1471986 	 St: 804fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1471986----T:  1474591 	 St: 804fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1474591----T:  1477196 	 St: 80503000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1477196----T:  1479801 	 St: 80514000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1479801----T:  1482406 	 St: 80505000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1482406----T:  1485011 	 St: 80509000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1485011----T:  1487616 	 St: 80504000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1487616----T:  1490221 	 St: 8050e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1490221----T:  1492826 	 St: 8050f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1492826----T:  1495431 	 St: 80516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1495431----T:  1498036 	 St: 80510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1498036----T:  1500641 	 St: 8050a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1500641----T:  1503246 	 St: 8050b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1503246----T:  1505851 	 St: 80511000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1505851----T:  1508456 	 St: 80512000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1508456----T:  1511061 	 St: 80517000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1511061----T:  1513666 	 St: 8050c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1513666----T:  1516271 	 St: 8050d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1516271----T:  1518876 	 St: 80518000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1518876----T:  1521481 	 St: 80513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1521481----T:  1524086 	 St: 8051c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1524086----T:  1526691 	 St: 80515000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1526691----T:  1529296 	 St: 8051d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1529296----T:  1531901 	 St: 80524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1531901----T:  1534506 	 St: 80525000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1534506----T:  1537111 	 St: 8051e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1537111----T:  1539716 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1539716----T:  1542321 	 St: 8051b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1542321----T:  1544926 	 St: 80519000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1544926----T:  1547531 	 St: 80520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1547531----T:  1550136 	 St: 80521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1550136----T:  1552741 	 St: 8051a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1552741----T:  1555346 	 St: 80523000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1555346----T:  1557951 	 St: 80522000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1559586----T:  1562191 	 St: 80747000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1562191----T:  1564796 	 St: 80746000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1564796----T:  1567401 	 St: 80738000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1567401----T:  1570006 	 St: 8073f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1570006----T:  1572611 	 St: 80740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1572611----T:  1575216 	 St: 80739000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1575216----T:  1577821 	 St: 8073a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1577821----T:  1580426 	 St: 8073b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1580426----T:  1583031 	 St: 8073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1583031----T:  1585636 	 St: 8073d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1585636----T:  1588241 	 St: 80742000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1588241----T:  1590846 	 St: 80743000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1590846----T:  1593451 	 St: 80736000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1593451----T:  1596056 	 St: 80737000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1596056----T:  1598661 	 St: 8074e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1598661----T:  1601266 	 St: 8074f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1601266----T:  1603871 	 St: 80744000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1603871----T:  1606476 	 St: 80765000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1606476----T:  1609081 	 St: 80741000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1609081----T:  1611686 	 St: 80748000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1611686----T:  1614291 	 St: 80749000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1614291----T:  1616896 	 St: 8074a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1616896----T:  1619501 	 St: 80750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1619501----T:  1622106 	 St: 80751000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1622106----T:  1624711 	 St: 80752000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1624711----T:  1627316 	 St: 8073e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1627316----T:  1629921 	 St: 8074b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1629921----T:  1632526 	 St: 80745000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1632526----T:  1635131 	 St: 80753000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1635131----T:  1637736 	 St: 8074c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1637736----T:  1640341 	 St: 8074d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1640341----T:  1642946 	 St: 80759000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1642946----T:  1645551 	 St: 8075a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1645551----T:  1648156 	 St: 80757000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1648156----T:  1650761 	 St: 80758000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1650761----T:  1653366 	 St: 80754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1653366----T:  1655971 	 St: 80755000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1655971----T:  1658576 	 St: 8075c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1658576----T:  1661181 	 St: 80761000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1661181----T:  1663786 	 St: 80760000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1663786----T:  1666391 	 St: 8075b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1666391----T:  1668996 	 St: 8075e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1668996----T:  1671601 	 St: 80762000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1671601----T:  1674206 	 St: 80766000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1674206----T:  1676811 	 St: 8075f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1676811----T:  1679416 	 St: 80756000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1679416----T:  1682021 	 St: 8075d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1682021----T:  1684626 	 St: 8076c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1684626----T:  1687231 	 St: 8076e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1687231----T:  1689836 	 St: 80767000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1689836----T:  1692441 	 St: 80763000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1692441----T:  1695046 	 St: 80768000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1695046----T:  1697651 	 St: 80769000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1697651----T:  1700256 	 St: 80537000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1700256----T:  1702861 	 St: 8076d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1702861----T:  1705466 	 St: 8076f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1705466----T:  1708071 	 St: 80764000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1708071----T:  1710676 	 St: 8076a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1710676----T:  1713281 	 St: 80536000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1713281----T:  1715886 	 St: 8076b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1715886----T:  1718491 	 St: 80770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1718491----T:  1721096 	 St: 80528000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1721096----T:  1723701 	 St: 8052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1723701----T:  1726306 	 St: 80530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1726306----T:  1728911 	 St: 80529000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1728911----T:  1731516 	 St: 8052a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1731516----T:  1734121 	 St: 8052b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1734121----T:  1736726 	 St: 8052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1736726----T:  1739331 	 St: 8052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1739331----T:  1741936 	 St: 80532000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1741936----T:  1744541 	 St: 80533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1744541----T:  1747146 	 St: 80526000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1747146----T:  1749751 	 St: 80527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1749751----T:  1752356 	 St: 8053e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1752356----T:  1754961 	 St: 8053f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1754961----T:  1757566 	 St: 80534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1757566----T:  1760171 	 St: 80555000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1760171----T:  1762776 	 St: 80531000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1762776----T:  1765381 	 St: 80538000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1765381----T:  1767986 	 St: 80539000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1767986----T:  1770591 	 St: 8053a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1770591----T:  1773196 	 St: 80540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1773196----T:  1775801 	 St: 80541000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1775801----T:  1778406 	 St: 80542000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1778406----T:  1781011 	 St: 8052e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1781011----T:  1783616 	 St: 8053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1783616----T:  1786221 	 St: 80535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1786221----T:  1788826 	 St: 80543000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1788826----T:  1791431 	 St: 8053c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1791431----T:  1794036 	 St: 8053d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1794036----T:  1796641 	 St: 80549000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1796641----T:  1799246 	 St: 8054a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1799246----T:  1801851 	 St: 80547000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1801851----T:  1804456 	 St: 80548000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1804456----T:  1807061 	 St: 80544000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1807061----T:  1809666 	 St: 80545000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1809666----T:  1812271 	 St: 8054c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1812271----T:  1814876 	 St: 80551000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1814876----T:  1817481 	 St: 80550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1817481----T:  1820086 	 St: 8054b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1820086----T:  1822691 	 St: 8054e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1822691----T:  1825296 	 St: 80552000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1825296----T:  1827901 	 St: 80556000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1827901----T:  1830506 	 St: 8054f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1830506----T:  1833111 	 St: 80546000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1833111----T:  1835716 	 St: 8054d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1835716----T:  1838321 	 St: 8055c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1838321----T:  1840926 	 St: 8055e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1840926----T:  1843531 	 St: 80557000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1843531----T:  1846136 	 St: 80553000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1846136----T:  1848741 	 St: 80558000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1848741----T:  1851346 	 St: 80559000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1851346----T:  1853951 	 St: 8055d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1853951----T:  1856556 	 St: 8055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1856556----T:  1859161 	 St: 80554000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1859161----T:  1861766 	 St: 8055a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1861766----T:  1864371 	 St: 8055b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1864371----T:  1866976 	 St: 80560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1871064----T:  1873669 	 St: 80777000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1873669----T:  1876274 	 St: 8077e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1876274----T:  1878879 	 St: 80771000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1878879----T:  1881484 	 St: 80772000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1881484----T:  1884089 	 St: 80773000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1884089----T:  1886694 	 St: 80774000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1886694----T:  1889299 	 St: 80779000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1889299----T:  1891904 	 St: 80778000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1891904----T:  1894509 	 St: 8077a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1894509----T:  1897114 	 St: 80775000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1897114----T:  1899719 	 St: 80776000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1899719----T:  1902324 	 St: 80786000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1902324----T:  1904929 	 St: 8078d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1904929----T:  1907534 	 St: 8077f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1907534----T:  1910139 	 St: 80780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1910139----T:  1912744 	 St: 80781000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1912744----T:  1915349 	 St: 80787000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1915349----T:  1917954 	 St: 80782000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1917954----T:  1920559 	 St: 80788000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1920559----T:  1923164 	 St: 80795000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1923164----T:  1925769 	 St: 8077c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1925769----T:  1928374 	 St: 80789000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1928374----T:  1930979 	 St: 8077d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1930979----T:  1933584 	 St: 80784000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1933584----T:  1936189 	 St: 80785000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1936189----T:  1938794 	 St: 8078b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1938794----T:  1941399 	 St: 8077b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1941399----T:  1944004 	 St: 8078c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1944004----T:  1946609 	 St: 80783000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1946609----T:  1949214 	 St: 8078a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1949214----T:  1951819 	 St: 8078f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1951819----T:  1954424 	 St: 80793000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1954424----T:  1957029 	 St: 8079b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1957029----T:  1959634 	 St: 8079a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1959634----T:  1962239 	 St: 80794000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1962239----T:  1964844 	 St: 8078e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1964844----T:  1967449 	 St: 80790000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1967449----T:  1970054 	 St: 80791000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1970054----T:  1972659 	 St: 80792000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1972659----T:  1975264 	 St: 8079c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1975264----T:  1977869 	 St: 807a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1977869----T:  1980474 	 St: 807a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1980474----T:  1983079 	 St: 8079d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1983079----T:  1985684 	 St: 80796000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1985684----T:  1988289 	 St: 80797000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1988289----T:  1990894 	 St: 807a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1990894----T:  1993499 	 St: 807a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1993499----T:  1996104 	 St: 80798000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1996104----T:  1998709 	 St: 80799000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1998709----T:  2001314 	 St: 8079e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2001314----T:  2003919 	 St: 8079f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2003919----T:  2006524 	 St: 807a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2006524----T:  2009129 	 St: 807a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2009129----T:  2011734 	 St: 807a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2011734----T:  2014339 	 St: 807a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2014339----T:  2016944 	 St: 807aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2016944----T:  2019549 	 St: 807a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2019549----T:  2022154 	 St: 807a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2022154----T:  2024759 	 St: 80567000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2024759----T:  2027364 	 St: 807ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2027364----T:  2029969 	 St: 8056e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2029969----T:  2032574 	 St: 80561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2032574----T:  2035179 	 St: 80562000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2035179----T:  2037784 	 St: 80563000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2037784----T:  2040389 	 St: 80564000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2040389----T:  2042994 	 St: 80569000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2042994----T:  2045599 	 St: 80568000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2045599----T:  2048204 	 St: 8056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2048204----T:  2050809 	 St: 80565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2050809----T:  2053414 	 St: 80566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2053414----T:  2056019 	 St: 80576000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2056019----T:  2058624 	 St: 8057d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2058624----T:  2061229 	 St: 8056f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2061229----T:  2063834 	 St: 80570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2063834----T:  2066439 	 St: 80571000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2066439----T:  2069044 	 St: 80577000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2069044----T:  2071649 	 St: 80572000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2071649----T:  2074254 	 St: 80578000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2074254----T:  2076859 	 St: 80585000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2076859----T:  2079464 	 St: 8056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2079464----T:  2082069 	 St: 80579000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2082069----T:  2084674 	 St: 8056d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2084674----T:  2087279 	 St: 80574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2087279----T:  2089884 	 St: 80575000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2089884----T:  2092489 	 St: 8057b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2092489----T:  2095094 	 St: 8056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2095094----T:  2097699 	 St: 8057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2097699----T:  2100304 	 St: 80573000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2100304----T:  2102909 	 St: 8057a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2102909----T:  2105514 	 St: 8057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2105514----T:  2108119 	 St: 80583000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2108119----T:  2110724 	 St: 8058b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2110724----T:  2113329 	 St: 8058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2113329----T:  2115934 	 St: 80584000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2115934----T:  2118539 	 St: 8057e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2118539----T:  2121144 	 St: 80580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2121144----T:  2123749 	 St: 80581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2123749----T:  2126354 	 St: 80582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2126354----T:  2128959 	 St: 8058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2128959----T:  2131564 	 St: 80597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2131564----T:  2134169 	 St: 80598000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2134169----T:  2136774 	 St: 8058d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2136774----T:  2139379 	 St: 80586000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2139379----T:  2141984 	 St: 80587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2141984----T:  2144589 	 St: 80595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2144589----T:  2147194 	 St: 80590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2147194----T:  2149799 	 St: 80588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2149799----T:  2152404 	 St: 80589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2152404----T:  2155009 	 St: 8058e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2155009----T:  2157614 	 St: 8058f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2157614----T:  2160219 	 St: 80591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2160219----T:  2162824 	 St: 80592000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2162824----T:  2165429 	 St: 80599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2165429----T:  2168034 	 St: 80596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2168034----T:  2170639 	 St: 8059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2170639----T:  2173244 	 St: 80593000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2173244----T:  2175849 	 St: 80594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2175849----T:  2178454 	 St: 8059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2182411----T:  2185016 	 St: 807b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2185016----T:  2187621 	 St: 807b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2187621----T:  2190226 	 St: 807c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2190226----T:  2192831 	 St: 807ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2192831----T:  2195436 	 St: 807ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2195436----T:  2198041 	 St: 807ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2198041----T:  2200646 	 St: 807af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2200646----T:  2203251 	 St: 807b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2203251----T:  2205856 	 St: 807b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2205856----T:  2208461 	 St: 807b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2208461----T:  2211066 	 St: 807b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2211066----T:  2213671 	 St: 807b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2213671----T:  2216276 	 St: 807ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2216276----T:  2218881 	 St: 807b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2216664----T:  2219269 	 St: 804e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2218881----T:  2221486 	 St: 807b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2219270----T:  2221875 	 St: 806f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2221486----T:  2224091 	 St: 807c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2221876----T:  2224481 	 St: 804e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2224091----T:  2226696 	 St: 807bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2224485----T:  2227090 	 St: 806f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2226696----T:  2229301 	 St: 807bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2227091----T:  2229696 	 St: 804ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2229301----T:  2231906 	 St: 807bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2229697----T:  2232302 	 St: 806fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2231906----T:  2234511 	 St: 807c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2232303----T:  2234908 	 St: 804e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2234511----T:  2237116 	 St: 807c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2234909----T:  2237514 	 St: 806f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2237116----T:  2239721 	 St: 807c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2237515----T:  2240120 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2239721----T:  2242326 	 St: 807b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2240121----T:  2242726 	 St: 804e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2242326----T:  2244931 	 St: 807be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2242727----T:  2245332 	 St: 804e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2244931----T:  2247536 	 St: 807bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2245333----T:  2247938 	 St: 806f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2247536----T:  2250141 	 St: 807c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2247939----T:  2250544 	 St: 806f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2250141----T:  2252746 	 St: 807c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2250545----T:  2253150 	 St: 806f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2252746----T:  2255351 	 St: 807c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2253151----T:  2255756 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2255351----T:  2257956 	 St: 807c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2255757----T:  2258362 	 St: 806c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2257956----T:  2260561 	 St: 807d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2258363----T:  2260968 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2260561----T:  2263166 	 St: 807d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2260969----T:  2263574 	 St: 806c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2263166----T:  2265771 	 St: 807df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2263575----T:  2266180 	 St: 804b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2265771----T:  2268376 	 St: 807de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2266181----T:  2268786 	 St: 806c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2268376----T:  2270981 	 St: 807c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2268787----T:  2271392 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2270981----T:  2273586 	 St: 807ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2271393----T:  2273998 	 St: 804b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2273586----T:  2276191 	 St: 807cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2273999----T:  2276604 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2276191----T:  2278796 	 St: 807cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2276605----T:  2279210 	 St: 806c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2278796----T:  2281401 	 St: 807d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2279211----T:  2281816 	 St: 806c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2281401----T:  2284006 	 St: 807d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2281817----T:  2284422 	 St: 806c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2284006----T:  2286611 	 St: 807cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2284423----T:  2287028 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2286611----T:  2289216 	 St: 807d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2287029----T:  2289634 	 St: 806c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2289216----T:  2291821 	 St: 807d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2289635----T:  2292240 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2291821----T:  2294426 	 St: 807d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2292241----T:  2294846 	 St: 806c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2294426----T:  2297031 	 St: 807ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2294847----T:  2297452 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2297031----T:  2299636 	 St: 807cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2297453----T:  2300058 	 St: 806c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2299636----T:  2302241 	 St: 807d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2300059----T:  2302664 	 St: 804b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2302241----T:  2304846 	 St: 807e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2302665----T:  2305270 	 St: 806c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2304846----T:  2307451 	 St: 807d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2305271----T:  2307876 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2307451----T:  2310056 	 St: 807e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2307877----T:  2310482 	 St: 806ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2310056----T:  2312661 	 St: 807da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2310483----T:  2313088 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2312661----T:  2315266 	 St: 807db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2313089----T:  2315694 	 St: 804bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2315266----T:  2317871 	 St: 807dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2315695----T:  2318300 	 St: 806cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2317871----T:  2320476 	 St: 807dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2318301----T:  2320906 	 St: 806cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2320476----T:  2323081 	 St: 807d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2320907----T:  2323512 	 St: 804bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2323081----T:  2325686 	 St: 807e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2323513----T:  2326118 	 St: 806cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2325686----T:  2328291 	 St: 807e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2326119----T:  2328724 	 St: 804be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2328291----T:  2330896 	 St: 805a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2328725----T:  2331330 	 St: 806ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2330896----T:  2333501 	 St: 807e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2333501----T:  2336106 	 St: 807e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2333890----T:  2336495 	 St: 804bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2336106----T:  2338711 	 St: 807e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2336496----T:  2339101 	 St: 806cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2338711----T:  2341316 	 St: 805a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2339102----T:  2341707 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2341316----T:  2343921 	 St: 805b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2343921----T:  2346526 	 St: 8059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2346526----T:  2349131 	 St: 8059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2349131----T:  2351736 	 St: 8059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2351736----T:  2354341 	 St: 8059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2354341----T:  2356946 	 St: 805a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2356946----T:  2359551 	 St: 805a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2359551----T:  2362156 	 St: 805a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2362156----T:  2364761 	 St: 805a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2364761----T:  2367366 	 St: 805a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2367366----T:  2369971 	 St: 805aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2369971----T:  2372576 	 St: 805a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2372576----T:  2375181 	 St: 805a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2375181----T:  2377786 	 St: 805b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2377786----T:  2380391 	 St: 805ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2380391----T:  2382996 	 St: 805ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2382996----T:  2385601 	 St: 805ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2385601----T:  2388206 	 St: 805b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2388206----T:  2390811 	 St: 805b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2390811----T:  2393416 	 St: 805b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2393416----T:  2396021 	 St: 805a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2396021----T:  2398626 	 St: 805ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2398626----T:  2401231 	 St: 805af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2401231----T:  2403836 	 St: 805b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2403836----T:  2406441 	 St: 805b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2406441----T:  2409046 	 St: 805b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2409046----T:  2411651 	 St: 805b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2411651----T:  2414256 	 St: 805c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2414256----T:  2416861 	 St: 805c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2416861----T:  2419466 	 St: 805cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2419466----T:  2422071 	 St: 805ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2422071----T:  2424676 	 St: 805b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2424676----T:  2427281 	 St: 805ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2427281----T:  2429886 	 St: 805bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2429886----T:  2432491 	 St: 805bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2432491----T:  2435096 	 St: 805c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2435096----T:  2437701 	 St: 805c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2437701----T:  2440306 	 St: 805bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2440306----T:  2442911 	 St: 805c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2442911----T:  2445516 	 St: 805c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2445516----T:  2448121 	 St: 805c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2448121----T:  2450726 	 St: 805be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2450726----T:  2453331 	 St: 805bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2453331----T:  2455936 	 St: 805c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2455936----T:  2458541 	 St: 805d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2458541----T:  2461146 	 St: 805c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2461146----T:  2463751 	 St: 805d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2463751----T:  2466356 	 St: 805ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2466356----T:  2468961 	 St: 805cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2468961----T:  2471566 	 St: 805cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2471566----T:  2474171 	 St: 805cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2474171----T:  2476776 	 St: 805c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2476776----T:  2479381 	 St: 805d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2479381----T:  2481986 	 St: 805d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2481986----T:  2484591 	 St: 805d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2484591----T:  2487196 	 St: 805d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2487196----T:  2489801 	 St: 805d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2490322----T:  2492927 	 St: 807e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2490322----T:  2492927 	 St: 80240000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2492927----T:  2495532 	 St: 807e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2492927----T:  2495532 	 St: 806d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2495532----T:  2498137 	 St: 807e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2495532----T:  2498137 	 St: 804c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2498137----T:  2500742 	 St: 807ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2498137----T:  2500742 	 St: 806d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2500742----T:  2503347 	 St: 805d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2500742----T:  2503347 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2503347----T:  2505952 	 St: 805d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2503347----T:  2505952 	 St: 806d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2505952----T:  2508557 	 St: 805d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2505952----T:  2508557 	 St: 804c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2508557----T:  2511162 	 St: 805da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2508558----T:  2511163 	 St: 806d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2512151----T:  2514756 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2512151----T:  2520391 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2522996----T:  2525601 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2522996----T:  2531236 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2533841----T:  2536446 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2533841----T:  2549536 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2552141----T:  2554746 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2552141----T:  2582864 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2585469----T:  2588074 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2585469----T:  2646305 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2648910----T:  2651515 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2648910----T:  2769999 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2772604----T:  2775209 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2772604----T:  2780844 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2783449----T:  2786054 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2783449----T:  2791689 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1904815(cycle), 1286.168091(us)
Tot_kernel_exec_time_and_fault_time: 42758200(cycle), 28871.167969(us)
Tot_memcpy_h2d_time: 1865512(cycle), 1259.630005(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 1865512(cycle), 1259.630005(us)
Tot_devicesync_time: 445179(cycle), 300.593506(us)
Tot_writeback_time: 182350(cycle), 123.126266(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 627529(cycle), 423.719788(us)
GPGPU-Sim: *** exit detected ***
