A51 MACRO ASSEMBLER  BASE_TP3                                                             05/09/2022 11:14:04 PAGE     1


MACRO ASSEMBLER A51 V8.2.7.0
OBJECT MODULE PLACED IN Base_TP3.OBJ
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE Base_TP3.asm NOMOD51 SET(SMALL) DEBUG EP

LOC  OBJ            LINE     SOURCE

                       1     ;-----------------------------------------------------------------------------
                       2     ;
                       3     ;  FILE NAME   :  BASE_TP3.ASM 
                       4     ;  TARGET MCU  :  C8051F020 
                       5     ;  
                       6     ;-----------------------------------------------------------------------------
                       7     ;$include (c8051f020.inc) ; Include register definition file. 
                +1     8     ;-----------------------------------------------------------------------------
                +1     9     ;       
                +1    10     ;       
                +1    11     ;
                +1    12     ;
                +1    13     ;       FILE NAME       : C8051F020.INC 
                +1    14     ;       TARGET MCUs     : C8051F020, 'F021, 'F022, 'F023 
                +1    15     ;       DESCRIPTION     : Register/bit definitions for the C8051F02x product family.  
                +1    16     ;
                +1    17     ;       REVISION 1.0    
                +1    18     ;
                +1    19     ;-----------------------------------------------------------------------------
                +1    20     ;REGISTER DEFINITIONS
                +1    21     ;
  0080          +1    22     P0       DATA  080H   ; PORT 0
  0081          +1    23     SP       DATA  081H   ; STACK POINTER
  0082          +1    24     DPL      DATA  082H   ; DATA POINTER - LOW BYTE
  0083          +1    25     DPH      DATA  083H   ; DATA POINTER - HIGH BYTE
  0084          +1    26     P4       DATA  084H   ; PORT 4
  0085          +1    27     P5       DATA  085H   ; PORT 5
  0086          +1    28     P6       DATA  086H   ; PORT 6
  0087          +1    29     PCON     DATA  087H   ; POWER CONTROL
  0088          +1    30     TCON     DATA  088H   ; TIMER CONTROL
  0089          +1    31     TMOD     DATA  089H   ; TIMER MODE
  008A          +1    32     TL0      DATA  08AH   ; TIMER 0 - LOW BYTE
  008B          +1    33     TL1      DATA  08BH   ; TIMER 1 - LOW BYTE
  008C          +1    34     TH0      DATA  08CH   ; TIMER 0 - HIGH BYTE
  008D          +1    35     TH1      DATA  08DH   ; TIMER 1 - HIGH BYTE
  008E          +1    36     CKCON    DATA  08EH   ; CLOCK CONTROL
  008F          +1    37     PSCTL    DATA  08FH   ; PROGRAM STORE R/W CONTROL
  0090          +1    38     P1       DATA  090H   ; PORT 1
  0091          +1    39     TMR3CN   DATA  091H   ; TIMER 3 CONTROL
  0092          +1    40     TMR3RLL  DATA  092H   ; TIMER 3 RELOAD REGISTER - LOW BYTE
  0093          +1    41     TMR3RLH  DATA  093H   ; TIMER 3 RELOAD REGISTER - HIGH BYTE
  0094          +1    42     TMR3L    DATA  094H   ; TIMER 3 - LOW BYTE
  0095          +1    43     TMR3H    DATA  095H   ; TIMER 3 - HIGH BYTE
  0096          +1    44     P7       DATA  096H   ; PORT 7
  0098          +1    45     SCON0    DATA  098H   ; SERIAL PORT 0 CONTROL
  0099          +1    46     SBUF0    DATA  099H   ; SERIAL PORT 0 BUFFER
  009A          +1    47     SPI0CFG  DATA  09AH   ; SERIAL PERIPHERAL INTERFACE 0 CONFIGURATION
  009B          +1    48     SPI0DAT  DATA  09BH   ; SERIAL PERIPHERAL INTERFACE 0 DATA
  009C          +1    49     ADC1     DATA  09CH   ; ADC 1 DATA
  009D          +1    50     SPI0CKR  DATA  09DH   ; SERIAL PERIPHERAL INTERFACE 0 CLOCK RATE CONTROL
  009E          +1    51     CPT0CN   DATA  09EH   ; COMPARATOR 0 CONTROL
  009F          +1    52     CPT1CN   DATA  09FH   ; COMPARATOR 1 CONTROL 
  00A0          +1    53     P2       DATA  0A0H   ; PORT 2
  00A1          +1    54     EMI0TC   DATA  0A1H   ; EMIF TIMING CONTROL
  00A3          +1    55     EMI0CF   DATA  0A3H   ; EXTERNAL MEMORY INTERFACE (EMIF) CONFIGURATION
  00A4          +1    56     P0MDOUT  DATA  0A4H   ; PORT 0 OUTPUT MODE CONFIGURATION
  00A5          +1    57     P1MDOUT  DATA  0A5H   ; PORT 1 OUTPUT MODE CONFIGURATION
  00A6          +1    58     P2MDOUT  DATA  0A6H   ; PORT 2 OUTPUT MODE CONFIGURATION
A51 MACRO ASSEMBLER  BASE_TP3                                                             05/09/2022 11:14:04 PAGE     2

  00A7          +1    59     P3MDOUT  DATA  0A7H   ; PORT 3 OUTPUT MODE CONFIGURATION
  00A8          +1    60     IE       DATA  0A8H   ; INTERRUPT ENABLE
  00A9          +1    61     SADDR0   DATA  0A9H   ; SERIAL PORT 0 SLAVE ADDRESS
  00AA          +1    62     ADC1CN  DATA  0AAH   ; ADC 1 CONTROL
  00AB          +1    63     ADC1CF   DATA  0ABH   ; ADC 1 ANALOG MUX CONFIGURATION
  00AC          +1    64     AMX1SL   DATA  0ACH   ; ADC 1 ANALOG MUX CHANNEL SELECT
  00AD          +1    65     P3IF     DATA  0ADH   ; PORT 3 EXTERNAL INTERRUPT FLAGS
  00AE          +1    66     SADEN1   DATA  0AEH   ; SERIAL PORT 1 SLAVE ADDRESS MASK
  00AF          +1    67     EMI0CN   DATA  0AFH   ; EXTERNAL MEMORY INTERFACE CONTROL
  00B0          +1    68     P3       DATA  0B0H   ; PORT 3
  00B1          +1    69     OSCXCN   DATA  0B1H   ; EXTERNAL OSCILLATOR CONTROL
  00B2          +1    70     OSCICN   DATA  0B2H   ; INTERNAL OSCILLATOR CONTROL
  00B5          +1    71     P74OUT   DATA  0B5H   ; PORTS 4 - 7 OUTPUT MODE
  00B6          +1    72     FLSCL    DATA  0B6H   ; FLASH MEMORY TIMING PRESCALER
  00B7          +1    73     FLACL    DATA  0B7H   ; FLASH ACESS LIMIT 
  00B8          +1    74     IP       DATA  0B8H   ; INTERRUPT PRIORITY
  00B9          +1    75     SADEN0   DATA  0B9H   ; SERIAL PORT 0 SLAVE ADDRESS MASK
  00BA          +1    76     AMX0CF   DATA  0BAH   ; ADC 0 MUX CONFIGURATION
  00BB          +1    77     AMX0SL   DATA  0BBH   ; ADC 0 MUX CHANNEL SELECTION
  00BC          +1    78     ADC0CF   DATA  0BCH   ; ADC 0 CONFIGURATION
  00BD          +1    79     P1MDIN   DATA  0BDH   ; PORT 1 INPUT MODE
  00BE          +1    80     ADC0L    DATA  0BEH   ; ADC 0 DATA - LOW BYTE
  00BF          +1    81     ADC0H    DATA  0BFH   ; ADC 0 DATA - HIGH BYTE 
  00C0          +1    82     SMB0CN   DATA  0C0H   ; SMBUS 0 CONTROL
  00C1          +1    83     SMB0STA  DATA  0C1H   ; SMBUS 0 STATUS
  00C2          +1    84     SMB0DAT  DATA  0C2H   ; SMBUS 0 DATA 
  00C3          +1    85     SMB0ADR  DATA  0C3H   ; SMBUS 0 SLAVE ADDRESS
  00C4          +1    86     ADC0GTL  DATA  0C4H   ; ADC 0 GREATER-THAN REGISTER - LOW BYTE
  00C5          +1    87     ADC0GTH  DATA  0C5H   ; ADC 0 GREATER-THAN REGISTER - HIGH BYTE
  00C6          +1    88     ADC0LTL  DATA  0C6H   ; ADC 0 LESS-THAN REGISTER - LOW BYTE
  00C7          +1    89     ADC0LTH  DATA  0C7H   ; ADC 0 LESS-THAN REGISTER - HIGH BYTE
  00C8          +1    90     T2CON    DATA  0C8H   ; TIMER 2 CONTROL
  00C9          +1    91     T4CON    DATA  0C9H   ; TIMER 4 CONTROL
  00CA          +1    92     RCAP2L   DATA  0CAH   ; TIMER 2 CAPTURE REGISTER - LOW BYTE
  00CB          +1    93     RCAP2H   DATA  0CBH   ; TIMER 2 CAPTURE REGISTER - HIGH BYTE
  00CC          +1    94     TL2      DATA  0CCH   ; TIMER 2 - LOW BYTE
  00CD          +1    95     TH2      DATA  0CDH   ; TIMER 2 - HIGH BYTE
  00CF          +1    96     SMB0CR   DATA  0CFH   ; SMBUS 0 CLOCK RATE
  00D0          +1    97     PSW      DATA  0D0H   ; PROGRAM STATUS WORD
  00D1          +1    98     REF0CN   DATA  0D1H   ; VOLTAGE REFERENCE 0 CONTROL
  00D2          +1    99     DAC0L    DATA  0D2H   ; DAC 0 REGISTER - LOW BYTE
  00D3          +1   100     DAC0H    DATA  0D3H   ; DAC 0 REGISTER - HIGH BYTE
  00D4          +1   101     DAC0CN   DATA  0D4H   ; DAC 0 CONTROL
  00D5          +1   102     DAC1L    DATA  0D5H   ; DAC 1 REGISTER - LOW BYTE
  00D6          +1   103     DAC1H    DATA  0D6H   ; DAC 1 REGISTER - HIGH BYTE
  00D7          +1   104     DAC1CN   DATA  0D7H   ; DAC 1 CONTROL
  00D8          +1   105     PCA0CN   DATA  0D8H   ; PCA 0 COUNTER CONTROL
  00D9          +1   106     PCA0MD   DATA  0D9H   ; PCA 0 COUNTER MODE
  00DA          +1   107     PCA0CPM0 DATA  0DAH   ; CONTROL REGISTER FOR PCA 0 MODULE 0
  00DB          +1   108     PCA0CPM1 DATA  0DBH   ; CONTROL REGISTER FOR PCA 0 MODULE 1
  00DC          +1   109     PCA0CPM2 DATA  0DCH   ; CONTROL REGISTER FOR PCA 0 MODULE 2
  00DD          +1   110     PCA0CPM3 DATA  0DDH   ; CONTROL REGISTER FOR PCA 0 MODULE 3
  00DE          +1   111     PCA0CPM4 DATA  0DEH   ; CONTROL REGISTER FOR PCA 0 MODULE 4
  00E0          +1   112     ACC      DATA  0E0H   ; ACCUMULATOR
  00E1          +1   113     XBR0     DATA  0E1H   ; DIGITAL CROSSBAR CONFIGURATION REGISTER 0
  00E2          +1   114     XBR1     DATA  0E2H   ; DIGITAL CROSSBAR CONFIGURATION REGISTER 1
  00E3          +1   115     XBR2     DATA  0E3H   ; DIGITAL CROSSBAR CONFIGURATION REGISTER 2
  00E4          +1   116     RCAP4L   DATA  0E4H   ; TIMER 4 CAPTURE REGISTER - LOW BYTE
  00E5          +1   117     RCAP4H   DATA  0E5H   ; TIMER 4 CAPTURE REGISTER - HIGH BYTE
  00E6          +1   118     EIE1     DATA  0E6H   ; EXTERNAL INTERRUPT ENABLE 1
  00E7          +1   119     EIE2     DATA  0E7H   ; EXTERNAL INTERRUPT ENABLE 2
  00E8          +1   120     ADC0CN   DATA  0E8H   ; ADC 0 CONTROL
  00E9          +1   121     PCA0L    DATA  0E9H   ; PCA 0 TIMER - LOW BYTE
  00EA          +1   122     PCA0CPL0 DATA  0EAH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 0 - LOW BYTE
  00EB          +1   123     PCA0CPL1 DATA  0EBH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 1 - LOW BYTE
  00EC          +1   124     PCA0CPL2 DATA  0ECH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 2 - LOW BYTE
A51 MACRO ASSEMBLER  BASE_TP3                                                             05/09/2022 11:14:04 PAGE     3

  00ED          +1   125     PCA0CPL3 DATA  0EDH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 3 - LOW BYTE
  00EE          +1   126     PCA0CPL4 DATA  0EEH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 4 - LOW BYTE
  00EF          +1   127     RSTSRC   DATA  0EFH   ; RESET SOURCE 
  00F0          +1   128     B        DATA  0F0H   ; B REGISTER
  00F1          +1   129     SCON1    DATA  0F1H   ; SERIAL PORT 1 CONTROL
  00F2          +1   130     SBUF1    DATA  0F2H   ; SERAIL PORT 1 DATA
  00F3          +1   131     SADDR1   DATA  0F3H   ; SERAIL PORT 1 
  00F4          +1   132     TL4      DATA  0F4H   ; TIMER 4 DATA - LOW BYTE
  00F5          +1   133     TH4      DATA  0F5H   ; TIMER 4 DATA - HIGH BYTE
  00F6          +1   134     EIP1     DATA  0F6H   ; EXTERNAL INTERRUPT PRIORITY REGISTER 1
  00F7          +1   135     EIP2     DATA  0F7H   ; EXTERNAL INTERRUPT PRIORITY REGISTER 2
  00F8          +1   136     SPI0CN   DATA  0F8H   ; SERIAL PERIPHERAL INTERFACE 0 CONTROL 
  00F9          +1   137     PCA0H    DATA  0F9H   ; PCA 0 TIMER - HIGH BYTE
  00FA          +1   138     PCA0CPH0 DATA  0FAH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 0 - HIGH BYTE
  00FB          +1   139     PCA0CPH1 DATA  0FBH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 1 - HIGH BYTE
  00FC          +1   140     PCA0CPH2 DATA  0FCH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 2 - HIGH BYTE
  00FD          +1   141     PCA0CPH3 DATA  0FDH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 3 - HIGH BYTE
  00FE          +1   142     PCA0CPH4 DATA  0FEH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 4 - HIGH BYTE
  00FF          +1   143     WDTCN    DATA  0FFH   ; WATCHDOG TIMER CONTROL 
                +1   144     ;
                +1   145     ;------------------------------------------------------------------------------
                +1   146     ;BIT DEFINITIONS
                +1   147     ;
                +1   148     ; TCON 88H
  0088          +1   149     IT0      BIT   TCON.0 ; EXT. INTERRUPT 0 TYPE
  0089          +1   150     IE0      BIT   TCON.1 ; EXT. INTERRUPT 0 EDGE FLAG
  008A          +1   151     IT1      BIT   TCON.2 ; EXT. INTERRUPT 1 TYPE
  008B          +1   152     IE1      BIT   TCON.3 ; EXT. INTERRUPT 1 EDGE FLAG
  008C          +1   153     TR0      BIT   TCON.4 ; TIMER 0 ON/OFF CONTROL
  008D          +1   154     TF0      BIT   TCON.5 ; TIMER 0 OVERFLOW FLAG
  008E          +1   155     TR1      BIT   TCON.6 ; TIMER 1 ON/OFF CONTROL
  008F          +1   156     TF1      BIT   TCON.7 ; TIMER 1 OVERFLOW FLAG
                +1   157     ;
                +1   158     ; SCON0 98H
  0098          +1   159     RI       BIT   SCON0.0 ; RECEIVE INTERRUPT FLAG
  0099          +1   160     TI       BIT   SCON0.1 ; TRANSMIT INTERRUPT FLAG
  009A          +1   161     RB8      BIT   SCON0.2 ; RECEIVE BIT 8
  009B          +1   162     TB8      BIT   SCON0.3 ; TRANSMIT BIT 8
  009C          +1   163     REN      BIT   SCON0.4 ; RECEIVE ENABLE
  009D          +1   164     SM2      BIT   SCON0.5 ; MULTIPROCESSOR COMMUNICATION ENABLE
  009E          +1   165     SM1      BIT   SCON0.6 ; SERIAL MODE CONTROL BIT 1
  009F          +1   166     SM0      BIT   SCON0.7 ; SERIAL MODE CONTROL BIT 0
                +1   167     ; 
                +1   168     ; IE A8H
  00A8          +1   169     EX0      BIT   IE.0   ; EXTERNAL INTERRUPT 0 ENABLE
  00A9          +1   170     ET0      BIT   IE.1   ; TIMER 0 INTERRUPT ENABLE
  00AA          +1   171     EX1      BIT   IE.2   ; EXTERNAL INTERRUPT 1 ENABLE
  00AB          +1   172     ET1      BIT   IE.3   ; TIMER 1 INTERRUPT ENABLE
  00AC          +1   173     ES       BIT   IE.4   ; SERIAL PORT INTERRUPT ENABLE
  00AD          +1   174     ET2      BIT   IE.5   ; TIMER 2 INTERRUPT ENABLE
  00AF          +1   175     EA       BIT   IE.7   ; GLOBAL INTERRUPT ENABLE
                +1   176     ;
                +1   177     ; IP B8H
  00B8          +1   178     PX0      BIT   IP.0   ; EXTERNAL INTERRUPT 0 PRIORITY
  00B9          +1   179     PT0      BIT   IP.1   ; TIMER 0 PRIORITY
  00BA          +1   180     PX1      BIT   IP.2   ; EXTERNAL INTERRUPT 1 PRIORITY
  00BB          +1   181     PT1      BIT   IP.3   ; TIMER 1 PRIORITY
  00BC          +1   182     PS       BIT   IP.4   ; SERIAL PORT PRIORITY
  00BD          +1   183     PT2      BIT   IP.5   ; TIMER 2 PRIORITY
                +1   184     ;
                +1   185     ; SMB0CN C0H
  00C0          +1   186     SMBTOE   BIT   SMB0CN.0 ; SMBUS 0 TIMEOUT ENABLE
  00C1          +1   187     SMBFTE   BIT   SMB0CN.1 ; SMBUS 0 FREE TIMER ENABLE
  00C2          +1   188     AA       BIT   SMB0CN.2 ; SMBUS 0 ASSERT/ACKNOWLEDGE FLAG
  00C3          +1   189     SI       BIT   SMB0CN.3 ; SMBUS 0 INTERRUPT PENDING FLAG
  00C4          +1   190     STO      BIT   SMB0CN.4 ; SMBUS 0 STOP FLAG
A51 MACRO ASSEMBLER  BASE_TP3                                                             05/09/2022 11:14:04 PAGE     4

  00C5          +1   191     STA      BIT   SMB0CN.5 ; SMBUS 0 START FLAG
  00C6          +1   192     ENSMB    BIT   SMB0CN.6 ; SMBUS 0 ENABLE 
                +1   193     ;
                +1   194     ; T2CON C8H
  00C8          +1   195     CPRL2    BIT   T2CON.0 ; CAPTURE OR RELOAD SELECT
  00C9          +1   196     CT2      BIT   T2CON.1 ; TIMER OR COUNTER SELECT
  00CA          +1   197     TR2      BIT   T2CON.2 ; TIMER 2 ON/OFF CONTROL
  00CB          +1   198     EXEN2    BIT   T2CON.3 ; TIMER 2 EXTERNAL ENABLE FLAG
  00CC          +1   199     TCLK     BIT   T2CON.4 ; TRANSMIT CLOCK FLAG
  00CD          +1   200     RCLK     BIT   T2CON.5 ; RECEIVE CLOCK FLAG
  00CE          +1   201     EXF2     BIT   T2CON.6 ; EXTERNAL FLAG
  00CF          +1   202     TF2      BIT   T2CON.7 ; TIMER 2 OVERFLOW FLAG
                +1   203     ;
                +1   204     ; PSW D0H
  00D0          +1   205     P        BIT   PSW.0  ; ACCUMULATOR PARITY FLAG
  00D1          +1   206     F1       BIT   PSW.1  ; USER FLAG 1
  00D2          +1   207     OV       BIT   PSW.2  ; OVERFLOW FLAG
  00D3          +1   208     RS0      BIT   PSW.3  ; REGISTER BANK SELECT 0
  00D4          +1   209     RS1      BIT   PSW.4  ; REGISTER BANK SELECT 1
  00D5          +1   210     F0       BIT   PSW.5  ; USER FLAG 0
  00D6          +1   211     AC       BIT   PSW.6  ; AUXILIARY CARRY FLAG
  00D7          +1   212     CY       BIT   PSW.7  ; CARRY FLAG
                +1   213     ;
                +1   214     ; PCA0CN D8H
  00D8          +1   215     CCF0     BIT   PCA0CN.0 ; PCA 0 MODULE 0 INTERRUPT FLAG
  00D9          +1   216     CCF1     BIT   PCA0CN.1 ; PCA 0 MODULE 1 INTERRUPT FLAG
  00DA          +1   217     CCF2     BIT   PCA0CN.2 ; PCA 0 MODULE 2 INTERRUPT FLAG
  00DB          +1   218     CCF3     BIT   PCA0CN.3 ; PCA 0 MODULE 3 INTERRUPT FLAG
  00DC          +1   219     CCF4     BIT   PCA0CN.4 ; PCA 0 MODULE 4 INTERRUPT FLAG
  00DE          +1   220     CR       BIT   PCA0CN.6 ; PCA 0 COUNTER RUN CONTROL BIT
  00DF          +1   221     CF       BIT   PCA0CN.7 ; PCA 0 COUNTER OVERFLOW FLAG
                +1   222     ;
                +1   223     ; ADC0CN E8H
  00E8          +1   224     AD0LJST  BIT   ADC0CN.0 ; ADC 0 RIGHT JUSTIFY DATA BIT
  00E9          +1   225     AD0WINT  BIT   ADC0CN.1 ; ADC 0 WINDOW COMPARE INTERRUPT FLAG
  00EA          +1   226     AD0STM0  BIT   ADC0CN.2 ; ADC 0 START OF CONVERSION MODE BIT 0
  00EB          +1   227     AD0STM1  BIT   ADC0CN.3 ; ADC 0 START OF CONVERSION MODE BIT 1
  00EC          +1   228     AD0BUSY  BIT   ADC0CN.4 ; ADC 0 BUSY FLAG
  00ED          +1   229     AD0INT   BIT   ADC0CN.5 ; ADC 0 CONVERISION COMPLETE INTERRUPT FLAG 
  00EE          +1   230     AD0TM    BIT   ADC0CN.6 ; ADC 0 TRACK MODE
  00EF          +1   231     AD0EN    BIT   ADC0CN.7 ; ADC 0 ENABLE
                +1   232     ;
                +1   233     ; SPI0CN F8H
  00F8          +1   234     SPIEN    BIT   SPI0CN.0 ; SPI 0 SPI ENABLE
  00F9          +1   235     MSTEN    BIT   SPI0CN.1 ; SPI 0 MASTER ENABLE
  00FA          +1   236     SLVSEL   BIT   SPI0CN.2 ; SPI 0 SLAVE SELECT
  00FB          +1   237     TXBSY    BIT   SPI0CN.3 ; SPI 0 TX BUSY FLAG
  00FC          +1   238     RXOVRN   BIT   SPI0CN.4 ; SPI 0 RX OVERRUN FLAG
  00FD          +1   239     MODF     BIT   SPI0CN.5 ; SPI 0 MODE FAULT FLAG
  00FE          +1   240     WCOL     BIT   SPI0CN.6 ; SPI 0 WRITE COLLISION FLAG
  00FF          +1   241     SPIF     BIT   SPI0CN.7 ; SPI 0 INTERRUPT FLAG
                     242     ;-----------------------------------------------------------------------------
                     243     ;Declarations Externes
                     244     EXTRN code (__tempo,Init_pgm,__tempo_20US,__tempo_100US) ; Source Lib_TP_SM
                     245     EXTRN code (Test_IO)    
                     246     ;-----------------------------------------------------------------------------
                     247     ; EQUATES
                     248     ;-----------------------------------------------------------------------------
  0096               249     BRD_GREEN_LED           equ     P1.6             ; Port I/O pin connected to Green LED
  0001               250     LEDV_ON__LEDR_OFF SET 01H
  0080               251     LEDV_OFF__LEDR_ON SET 80H       
  5000               252     Ctrl_LED SET 05000H
                     253             
                     254     ; STACK segment.
                     255     ;------------------------------------------------------------------------------
                     256     ?STACK          SEGMENT IDATA           ; ?STACK goes into IDATA RAM.
A51 MACRO ASSEMBLER  BASE_TP3                                                             05/09/2022 11:14:04 PAGE     5

----                 257                     RSEG    ?STACK          ; switch to ?STACK segment.
0000                 258                     DS      20              ; reserve your stack space
                     259                                             ; 20 bytes in this example.
                     260     ;-----------------------------------------------------------------------------
                     261     ;-----------------------------------------------------------------------------
                     262     ; DATA SEGMENT
                     263     ;-----------------------------------------------------------------------------
                     264     Ram_interne      SEGMENT DATA    
----                 265                      RSEG    Ram_interne  
0000                 266     Cmd_LED:          DS    1
                     267     ;-----------------------------------------------------------------------------
                     268     ; BIT SEGMENT
                     269     ;-----------------------------------------------------------------------------
                     270     Bit_zone      SEGMENT BIT     
----                 271                   RSEG    Bit_zone 
0000                 272     Bit_Test:     DBIT        1                       
                     273     ;-----------------------------------------------------------------------------
                     274     ; RESET and INTERRUPT VECTORS
                     275     ;-----------------------------------------------------------------------------
                     276                    ; Reset Vector
----                 277                    cseg AT 0          ; SEGMENT Absolu
0000 020000   F      278                    ljmp Main ; Locate a jump to the start of code at 
                     279                                       ; the reset vector.
                     280                                                     
                     281     ;-----------------------------------------------------------------------------
                     282     ; CODE SEGMENT
                     283     ;-----------------------------------------------------------------------------
                     284     Prog_base      segment  CODE
                     285     
----                 286                    rseg     Prog_base      ; Switch to this code segment.
                     287                    using    0              ; Specify register bank for the following
                     288                                            ; program code.
                     289     ;******************************************************************************
                     290     ;Initialisations de périphériques - Fonctionnalités Microcontroleur
                     291     ;******************************************************************************
0000                 292     Main:
0000 758100   F      293             MOV   sp,#?STACK-1
                     294                     ; Initialisations globales du microcontrôleur
0003 120000   F      295             call Init_pgm  
                     296                     
                     297     ;******************************************************************************
                     298     ; Programme Principal
                     299     ;******************************************************************************
0006 750001   F      300             MOV Cmd_LED,#01H
0009                 301     Main_Bcl:
0009 E500     F      302                     MOV A,Cmd_LED
000B B40104          303                     CJNE A,#LEDV_ON__LEDR_OFF,TRT_LED1
000E 7480            304                     MOV A,#LEDV_OFF__LEDR_ON
0010 8002            305                     JMP Suit_Main1 
0012                 306     TRT_LED1:       
0012 7401            307             MOV A,#LEDV_ON__LEDR_OFF
0014                 308     Suit_Main1:
                     309             
0014 F500     F      310                 MOV Cmd_LED,A
0016 905000          311                 MOV DPTR,#Ctrl_LED
0019 F0              312                 MOVX @DPTR,A
001A 7F50            313                     MOV     R7,#50H ; Passage de paramètres avant l'appel de __tempo
001C 7EC3            314                     MOV     R6,#0C3H
001E 120000   F      315                     CALL    __tempo
                     316                     
0021 B296            317                     CPL BRD_GREEN_LED
                     318                     
0023 80E4            319     fin_pg: jmp     Main_Bcl
                     320     
                     321     ;-----------------------------------------------------------------------------
                     322     ; End of file.
A51 MACRO ASSEMBLER  BASE_TP3                                                             05/09/2022 11:14:04 PAGE     6

                     323     
                     324     END
                             
                             
                             
A51 MACRO ASSEMBLER  BASE_TP3                                                             05/09/2022 11:14:04 PAGE     7

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

?STACK . . . . . .  I SEG    0014H       REL=UNIT
AA . . . . . . . .  B ADDR   00C0H.2 A   
AC . . . . . . . .  B ADDR   00D0H.6 A   
ACC. . . . . . . .  D ADDR   00E0H   A   
AD0BUSY. . . . . .  B ADDR   00E8H.4 A   
AD0EN. . . . . . .  B ADDR   00E8H.7 A   
AD0INT . . . . . .  B ADDR   00E8H.5 A   
AD0LJST. . . . . .  B ADDR   00E8H.0 A   
AD0STM0. . . . . .  B ADDR   00E8H.2 A   
AD0STM1. . . . . .  B ADDR   00E8H.3 A   
AD0TM. . . . . . .  B ADDR   00E8H.6 A   
AD0WINT. . . . . .  B ADDR   00E8H.1 A   
ADC0CF . . . . . .  D ADDR   00BCH   A   
ADC0CN . . . . . .  D ADDR   00E8H   A   
ADC0GTH. . . . . .  D ADDR   00C5H   A   
ADC0GTL. . . . . .  D ADDR   00C4H   A   
ADC0H. . . . . . .  D ADDR   00BFH   A   
ADC0L. . . . . . .  D ADDR   00BEH   A   
ADC0LTH. . . . . .  D ADDR   00C7H   A   
ADC0LTL. . . . . .  D ADDR   00C6H   A   
ADC1 . . . . . . .  D ADDR   009CH   A   
ADC1CF . . . . . .  D ADDR   00ABH   A   
ADC1CN . . . . . .  D ADDR   00AAH   A   
AMX0CF . . . . . .  D ADDR   00BAH   A   
AMX0SL . . . . . .  D ADDR   00BBH   A   
AMX1SL . . . . . .  D ADDR   00ACH   A   
B. . . . . . . . .  D ADDR   00F0H   A   
BIT_TEST . . . . .  B ADDR   0000H.0 R   SEG=BIT_ZONE
BIT_ZONE . . . . .  B SEG    0001H       REL=UNIT
BRD_GREEN_LED. . .  B ADDR   0090H.6 A   
CCF0 . . . . . . .  B ADDR   00D8H.0 A   
CCF1 . . . . . . .  B ADDR   00D8H.1 A   
CCF2 . . . . . . .  B ADDR   00D8H.2 A   
CCF3 . . . . . . .  B ADDR   00D8H.3 A   
CCF4 . . . . . . .  B ADDR   00D8H.4 A   
CF . . . . . . . .  B ADDR   00D8H.7 A   
CKCON. . . . . . .  D ADDR   008EH   A   
CMD_LED. . . . . .  D ADDR   0000H   R   SEG=RAM_INTERNE
CPRL2. . . . . . .  B ADDR   00C8H.0 A   
CPT0CN . . . . . .  D ADDR   009EH   A   
CPT1CN . . . . . .  D ADDR   009FH   A   
CR . . . . . . . .  B ADDR   00D8H.6 A   
CT2. . . . . . . .  B ADDR   00C8H.1 A   
CTRL_LED . . . . .  N NUMB   5000H   A   
CY . . . . . . . .  B ADDR   00D0H.7 A   
DAC0CN . . . . . .  D ADDR   00D4H   A   
DAC0H. . . . . . .  D ADDR   00D3H   A   
DAC0L. . . . . . .  D ADDR   00D2H   A   
DAC1CN . . . . . .  D ADDR   00D7H   A   
DAC1H. . . . . . .  D ADDR   00D6H   A   
DAC1L. . . . . . .  D ADDR   00D5H   A   
DPH. . . . . . . .  D ADDR   0083H   A   
DPL. . . . . . . .  D ADDR   0082H   A   
EA . . . . . . . .  B ADDR   00A8H.7 A   
EIE1 . . . . . . .  D ADDR   00E6H   A   
EIE2 . . . . . . .  D ADDR   00E7H   A   
EIP1 . . . . . . .  D ADDR   00F6H   A   
EIP2 . . . . . . .  D ADDR   00F7H   A   
EMI0CF . . . . . .  D ADDR   00A3H   A   
EMI0CN . . . . . .  D ADDR   00AFH   A   
A51 MACRO ASSEMBLER  BASE_TP3                                                             05/09/2022 11:14:04 PAGE     8

EMI0TC . . . . . .  D ADDR   00A1H   A   
ENSMB. . . . . . .  B ADDR   00C0H.6 A   
ES . . . . . . . .  B ADDR   00A8H.4 A   
ET0. . . . . . . .  B ADDR   00A8H.1 A   
ET1. . . . . . . .  B ADDR   00A8H.3 A   
ET2. . . . . . . .  B ADDR   00A8H.5 A   
EX0. . . . . . . .  B ADDR   00A8H.0 A   
EX1. . . . . . . .  B ADDR   00A8H.2 A   
EXEN2. . . . . . .  B ADDR   00C8H.3 A   
EXF2 . . . . . . .  B ADDR   00C8H.6 A   
F0 . . . . . . . .  B ADDR   00D0H.5 A   
F1 . . . . . . . .  B ADDR   00D0H.1 A   
FIN_PG . . . . . .  C ADDR   0023H   R   SEG=PROG_BASE
FLACL. . . . . . .  D ADDR   00B7H   A   
FLSCL. . . . . . .  D ADDR   00B6H   A   
IE . . . . . . . .  D ADDR   00A8H   A   
IE0. . . . . . . .  B ADDR   0088H.1 A   
IE1. . . . . . . .  B ADDR   0088H.3 A   
INIT_PGM . . . . .  C ADDR   -----       EXT
IP . . . . . . . .  D ADDR   00B8H   A   
IT0. . . . . . . .  B ADDR   0088H.0 A   
IT1. . . . . . . .  B ADDR   0088H.2 A   
LEDV_OFF__LEDR_ON.  N NUMB   0080H   A   
LEDV_ON__LEDR_OFF.  N NUMB   0001H   A   
MAIN . . . . . . .  C ADDR   0000H   R   SEG=PROG_BASE
MAIN_BCL . . . . .  C ADDR   0009H   R   SEG=PROG_BASE
MODF . . . . . . .  B ADDR   00F8H.5 A   
MSTEN. . . . . . .  B ADDR   00F8H.1 A   
OSCICN . . . . . .  D ADDR   00B2H   A   
OSCXCN . . . . . .  D ADDR   00B1H   A   
OV . . . . . . . .  B ADDR   00D0H.2 A   
P. . . . . . . . .  B ADDR   00D0H.0 A   
P0 . . . . . . . .  D ADDR   0080H   A   
P0MDOUT. . . . . .  D ADDR   00A4H   A   
P1 . . . . . . . .  D ADDR   0090H   A   
P1MDIN . . . . . .  D ADDR   00BDH   A   
P1MDOUT. . . . . .  D ADDR   00A5H   A   
P2 . . . . . . . .  D ADDR   00A0H   A   
P2MDOUT. . . . . .  D ADDR   00A6H   A   
P3 . . . . . . . .  D ADDR   00B0H   A   
P3IF . . . . . . .  D ADDR   00ADH   A   
P3MDOUT. . . . . .  D ADDR   00A7H   A   
P4 . . . . . . . .  D ADDR   0084H   A   
P5 . . . . . . . .  D ADDR   0085H   A   
P6 . . . . . . . .  D ADDR   0086H   A   
P7 . . . . . . . .  D ADDR   0096H   A   
P74OUT . . . . . .  D ADDR   00B5H   A   
PCA0CN . . . . . .  D ADDR   00D8H   A   
PCA0CPH0 . . . . .  D ADDR   00FAH   A   
PCA0CPH1 . . . . .  D ADDR   00FBH   A   
PCA0CPH2 . . . . .  D ADDR   00FCH   A   
PCA0CPH3 . . . . .  D ADDR   00FDH   A   
PCA0CPH4 . . . . .  D ADDR   00FEH   A   
PCA0CPL0 . . . . .  D ADDR   00EAH   A   
PCA0CPL1 . . . . .  D ADDR   00EBH   A   
PCA0CPL2 . . . . .  D ADDR   00ECH   A   
PCA0CPL3 . . . . .  D ADDR   00EDH   A   
PCA0CPL4 . . . . .  D ADDR   00EEH   A   
PCA0CPM0 . . . . .  D ADDR   00DAH   A   
PCA0CPM1 . . . . .  D ADDR   00DBH   A   
PCA0CPM2 . . . . .  D ADDR   00DCH   A   
PCA0CPM3 . . . . .  D ADDR   00DDH   A   
PCA0CPM4 . . . . .  D ADDR   00DEH   A   
PCA0H. . . . . . .  D ADDR   00F9H   A   
PCA0L. . . . . . .  D ADDR   00E9H   A   
PCA0MD . . . . . .  D ADDR   00D9H   A   
A51 MACRO ASSEMBLER  BASE_TP3                                                             05/09/2022 11:14:04 PAGE     9

PCON . . . . . . .  D ADDR   0087H   A   
PROG_BASE. . . . .  C SEG    0025H       REL=UNIT
PS . . . . . . . .  B ADDR   00B8H.4 A   
PSCTL. . . . . . .  D ADDR   008FH   A   
PSW. . . . . . . .  D ADDR   00D0H   A   
PT0. . . . . . . .  B ADDR   00B8H.1 A   
PT1. . . . . . . .  B ADDR   00B8H.3 A   
PT2. . . . . . . .  B ADDR   00B8H.5 A   
PX0. . . . . . . .  B ADDR   00B8H.0 A   
PX1. . . . . . . .  B ADDR   00B8H.2 A   
RAM_INTERNE. . . .  D SEG    0001H       REL=UNIT
RB8. . . . . . . .  B ADDR   0098H.2 A   
RCAP2H . . . . . .  D ADDR   00CBH   A   
RCAP2L . . . . . .  D ADDR   00CAH   A   
RCAP4H . . . . . .  D ADDR   00E5H   A   
RCAP4L . . . . . .  D ADDR   00E4H   A   
RCLK . . . . . . .  B ADDR   00C8H.5 A   
REF0CN . . . . . .  D ADDR   00D1H   A   
REN. . . . . . . .  B ADDR   0098H.4 A   
RI . . . . . . . .  B ADDR   0098H.0 A   
RS0. . . . . . . .  B ADDR   00D0H.3 A   
RS1. . . . . . . .  B ADDR   00D0H.4 A   
RSTSRC . . . . . .  D ADDR   00EFH   A   
RXOVRN . . . . . .  B ADDR   00F8H.4 A   
SADDR0 . . . . . .  D ADDR   00A9H   A   
SADDR1 . . . . . .  D ADDR   00F3H   A   
SADEN0 . . . . . .  D ADDR   00B9H   A   
SADEN1 . . . . . .  D ADDR   00AEH   A   
SBUF0. . . . . . .  D ADDR   0099H   A   
SBUF1. . . . . . .  D ADDR   00F2H   A   
SCON0. . . . . . .  D ADDR   0098H   A   
SCON1. . . . . . .  D ADDR   00F1H   A   
SI . . . . . . . .  B ADDR   00C0H.3 A   
SLVSEL . . . . . .  B ADDR   00F8H.2 A   
SM0. . . . . . . .  B ADDR   0098H.7 A   
SM1. . . . . . . .  B ADDR   0098H.6 A   
SM2. . . . . . . .  B ADDR   0098H.5 A   
SMB0ADR. . . . . .  D ADDR   00C3H   A   
SMB0CN . . . . . .  D ADDR   00C0H   A   
SMB0CR . . . . . .  D ADDR   00CFH   A   
SMB0DAT. . . . . .  D ADDR   00C2H   A   
SMB0STA. . . . . .  D ADDR   00C1H   A   
SMBFTE . . . . . .  B ADDR   00C0H.1 A   
SMBTOE . . . . . .  B ADDR   00C0H.0 A   
SP . . . . . . . .  D ADDR   0081H   A   
SPI0CFG. . . . . .  D ADDR   009AH   A   
SPI0CKR. . . . . .  D ADDR   009DH   A   
SPI0CN . . . . . .  D ADDR   00F8H   A   
SPI0DAT. . . . . .  D ADDR   009BH   A   
SPIEN. . . . . . .  B ADDR   00F8H.0 A   
SPIF . . . . . . .  B ADDR   00F8H.7 A   
STA. . . . . . . .  B ADDR   00C0H.5 A   
STO. . . . . . . .  B ADDR   00C0H.4 A   
SUIT_MAIN1 . . . .  C ADDR   0014H   R   SEG=PROG_BASE
T2CON. . . . . . .  D ADDR   00C8H   A   
T4CON. . . . . . .  D ADDR   00C9H   A   
TB8. . . . . . . .  B ADDR   0098H.3 A   
TCLK . . . . . . .  B ADDR   00C8H.4 A   
TCON . . . . . . .  D ADDR   0088H   A   
TEST_IO. . . . . .  C ADDR   -----       EXT
TF0. . . . . . . .  B ADDR   0088H.5 A   
TF1. . . . . . . .  B ADDR   0088H.7 A   
TF2. . . . . . . .  B ADDR   00C8H.7 A   
TH0. . . . . . . .  D ADDR   008CH   A   
TH1. . . . . . . .  D ADDR   008DH   A   
TH2. . . . . . . .  D ADDR   00CDH   A   
A51 MACRO ASSEMBLER  BASE_TP3                                                             05/09/2022 11:14:04 PAGE    10

TH4. . . . . . . .  D ADDR   00F5H   A   
TI . . . . . . . .  B ADDR   0098H.1 A   
TL0. . . . . . . .  D ADDR   008AH   A   
TL1. . . . . . . .  D ADDR   008BH   A   
TL2. . . . . . . .  D ADDR   00CCH   A   
TL4. . . . . . . .  D ADDR   00F4H   A   
TMOD . . . . . . .  D ADDR   0089H   A   
TMR3CN . . . . . .  D ADDR   0091H   A   
TMR3H. . . . . . .  D ADDR   0095H   A   
TMR3L. . . . . . .  D ADDR   0094H   A   
TMR3RLH. . . . . .  D ADDR   0093H   A   
TMR3RLL. . . . . .  D ADDR   0092H   A   
TR0. . . . . . . .  B ADDR   0088H.4 A   
TR1. . . . . . . .  B ADDR   0088H.6 A   
TR2. . . . . . . .  B ADDR   00C8H.2 A   
TRT_LED1 . . . . .  C ADDR   0012H   R   SEG=PROG_BASE
TXBSY. . . . . . .  B ADDR   00F8H.3 A   
WCOL . . . . . . .  B ADDR   00F8H.6 A   
WDTCN. . . . . . .  D ADDR   00FFH   A   
XBR0 . . . . . . .  D ADDR   00E1H   A   
XBR1 . . . . . . .  D ADDR   00E2H   A   
XBR2 . . . . . . .  D ADDR   00E3H   A   
__TEMPO. . . . . .  C ADDR   -----       EXT
__TEMPO_100US. . .  C ADDR   -----       EXT
__TEMPO_20US . . .  C ADDR   -----       EXT


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
