/*
 * Copyright (C) 2015-2018, STMicroelectronics - All Rights Reserved
 *
 * SPDX-License-Identifier:	GPL-2.0-or-later	BSD-3-Clause
 *
 */

/*
 * File generated by STMicroelectronics STM32CubeMX DDR Tool for MPUs
 * DDR type: LPDDR3
 * DDR width: 32bits
 * DDR density: 4Gb
 * System frequency: 266500kHz
 * Relaxed Timing Mode: false
 * Address mapping type: RBC
 *
 * Save Date: 2024.08.11, save Time: 01:48:00
 */

#define DDR_MEM_NAME	"LPDDR3 32bits 266500kHz"
#define DDR_MEM_SPEED	266500
#define DDR_MEM_SIZE	0x20000000

#define DDR_MSTR 0x00040008
#define DDR_MRCTRL0 0x00000010
#define DDR_MRCTRL1 0x00000000
#define DDR_DERATEEN 0x00000001
#define DDR_DERATEINT 0x00800000
#define DDR_PWRCTL 0x00000000
#define DDR_PWRTMG 0x00400010
#define DDR_HWLPCTL 0x00000000
#define DDR_RFSHCTL0 0x00210000
#define DDR_RFSHCTL3 0x00000000
#define DDR_RFSHTMG 0x00200023
#define DDR_CRCPARCTL0 0x00000000
#define DDR_DRAMTMG0 0x0E0E110C
#define DDR_DRAMTMG1 0x00040612
#define DDR_DRAMTMG2 0x03060A0E
#define DDR_DRAMTMG3 0x00A0E00C
#define DDR_DRAMTMG4 0x05040306
#define DDR_DRAMTMG5 0x02020404
#define DDR_DRAMTMG6 0x02020006
#define DDR_DRAMTMG7 0x00000202
#define DDR_DRAMTMG8 0x00004405
#define DDR_DRAMTMG14 0x00000026
#define DDR_ZQCTL0 0xC2000040
#define DDR_DFITMG0 0x02040103
#define DDR_DFITMG1 0x00000202
#define DDR_DFILPCFG0 0x07000000
#define DDR_DFIUPD0 0xC0400003
#define DDR_DFIUPD1 0x00000000
#define DDR_DFIUPD2 0x00000000
#define DDR_DFIPHYMSTR 0x00000001
#define DDR_ODTCFG 0x04000400
#define DDR_ODTMAP 0x00000000
#define DDR_SCHED 0x00000C01
#define DDR_SCHED1 0x00000000
#define DDR_PERFHPR1 0x01000001
#define DDR_PERFLPR1 0x08000200
#define DDR_PERFWR1 0x08000400
#define DDR_DBG0 0x00000000
#define DDR_DBG1 0x00000000
#define DDR_DBGCMD 0x00000000
#define DDR_POISONCFG 0x00000000
#define DDR_PCCFG 0x00000010
#define DDR_PCFGR_0 0x00010000
#define DDR_PCFGW_0 0x00000000
#define DDR_PCFGQOS0_0 0x02100C03
#define DDR_PCFGQOS1_0 0x00800100
#define DDR_PCFGWQOS0_0 0x01100C03
#define DDR_PCFGWQOS1_0 0x01000200
#define DDR_PCFGR_1 0x00010000
#define DDR_PCFGW_1 0x00000000
#define DDR_PCFGQOS0_1 0x02100C03
#define DDR_PCFGQOS1_1 0x00800040
#define DDR_PCFGWQOS0_1 0x01100C03
#define DDR_PCFGWQOS1_1 0x01000200
#define DDR_ADDRMAP1 0x00080808
#define DDR_ADDRMAP2 0x00000000
#define DDR_ADDRMAP3 0x00000000
#define DDR_ADDRMAP4 0x00001F1F
#define DDR_ADDRMAP5 0x07070707
#define DDR_ADDRMAP6 0x0F0F0707
#define DDR_ADDRMAP9 0x00000000
#define DDR_ADDRMAP10 0x00000000
#define DDR_ADDRMAP11 0x00000000
#define DDR_PGCR 0x01442E02
#define DDR_PTR0 0x0021554E
#define DDR_PTR1 0x00D8D034
#define DDR_PTR2 0x02160B74
#define DDR_ACIOCR 0x38400812
#define DDR_DXCCR 0x00000910
#define DDR_DSGCR 0x9100025F
#define DDR_DCR 0x0000000D
#define DDR_DTPR0 0x246C56D8
#define DDR_DTPR1 0x09230070
#define DDR_DTPR2 0x00021026
#define DDR_MR0 0x00000000
#define DDR_MR1 0x00000083
#define DDR_MR2 0x00000004
#define DDR_MR3 0x00000003
#define DDR_ODTCR 0x00000000
#define DDR_ZQ0CR1 0x00000018
#define DDR_DX0GCR 0x0000C881
#define DDR_DX1GCR 0x0000C881
#define DDR_DX2GCR 0x0000C881
#define DDR_DX3GCR 0x0000C881
