

================================================================
== Vitis HLS Report for 'backward_fcc'
================================================================
* Date:           Tue Apr 26 12:22:03 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        backward_fcc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1                             |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 2                             |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 3                             |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 4                             |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_40_1_VITIS_LOOP_41_2    |        ?|        ?|        77|          1|          1|      ?|       yes|
        |- VITIS_LOOP_46_3_VITIS_LOOP_47_4    |        ?|        ?|        77|          1|          1|      ?|       yes|
        |- VITIS_LOOP_52_5_VITIS_LOOP_53_6    |        ?|        ?|        12|          1|          1|      ?|       yes|
        |- VITIS_LOOP_60_7                    |        7|        ?|         8|          1|          1|  1 ~ ?|       yes|
        |- Loop 9                             |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 10                            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 11                            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 12                            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_70_8_VITIS_LOOP_71_9    |        ?|        ?|        75|          1|          1|      ?|       yes|
        |- VITIS_LOOP_76_10_VITIS_LOOP_77_11  |        ?|        ?|        76|          1|          1|      ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 77
  * Pipeline-5: initiation interval (II) = 1, depth = 77
  * Pipeline-6: initiation interval (II) = 1, depth = 12
  * Pipeline-7: initiation interval (II) = 1, depth = 8
  * Pipeline-8: initiation interval (II) = 1, depth = 3
  * Pipeline-9: initiation interval (II) = 1, depth = 3
  * Pipeline-10: initiation interval (II) = 1, depth = 3
  * Pipeline-11: initiation interval (II) = 1, depth = 3
  * Pipeline-12: initiation interval (II) = 1, depth = 75
  * Pipeline-13: initiation interval (II) = 1, depth = 76


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 413
* Pipeline : 14
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 20 21 22 }
  Pipeline-2 : II = 1, D = 3, States = { 30 31 32 }
  Pipeline-3 : II = 1, D = 3, States = { 40 41 42 }
  Pipeline-4 : II = 1, D = 77, States = { 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 }
  Pipeline-5 : II = 1, D = 77, States = { 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 }
  Pipeline-6 : II = 1, D = 12, States = { 201 202 203 204 205 206 207 208 209 210 211 212 }
  Pipeline-7 : II = 1, D = 8, States = { 214 215 216 217 218 219 220 221 }
  Pipeline-8 : II = 1, D = 3, States = { 223 224 225 }
  Pipeline-9 : II = 1, D = 3, States = { 234 235 236 }
  Pipeline-10 : II = 1, D = 3, States = { 242 243 244 }
  Pipeline-11 : II = 1, D = 3, States = { 250 251 252 }
  Pipeline-12 : II = 1, D = 75, States = { 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 }
  Pipeline-13 : II = 1, D = 76, States = { 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 23 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 23 21 
21 --> 22 
22 --> 20 
23 --> 24 33 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 33 31 
31 --> 32 
32 --> 30 
33 --> 34 43 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 43 41 
41 --> 42 
42 --> 40 
43 --> 44 222 
44 --> 45 
45 --> 122 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 45 
122 --> 123 
123 --> 200 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 123 
200 --> 201 
201 --> 213 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 201 
213 --> 214 
214 --> 222 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 214 
222 --> 230 223 
223 --> 226 224 
224 --> 225 
225 --> 223 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 249 234 
234 --> 237 235 
235 --> 236 
236 --> 234 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 245 243 
243 --> 244 
244 --> 242 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 257 250 
250 --> 253 251 
251 --> 252 
252 --> 250 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 335 
258 --> 259 
259 --> 260 
260 --> 335 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 260 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 413 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 337 
413 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 414 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 414 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 415 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 415 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 416 [1/1] (1.00ns)   --->   "%db_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %db"   --->   Operation 416 'read' 'db_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 417 [1/1] (1.00ns)   --->   "%dw_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dw"   --->   Operation 417 'read' 'dw_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 418 [1/1] (1.00ns)   --->   "%dy_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dy"   --->   Operation 418 'read' 'dy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 419 [1/1] (1.00ns)   --->   "%dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx"   --->   Operation 419 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 420 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 420 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 421 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 421 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%xbuf = alloca i32 1" [backward_fcc/backprop.cpp:27]   --->   Operation 422 'alloca' 'xbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%wbuf = alloca i32 1" [backward_fcc/backprop.cpp:28]   --->   Operation 423 'alloca' 'wbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%dxbuf = alloca i32 1" [backward_fcc/backprop.cpp:29]   --->   Operation 424 'alloca' 'dxbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%dwbuf = alloca i32 1" [backward_fcc/backprop.cpp:30]   --->   Operation 425 'alloca' 'dwbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%dybuf = alloca i32 1" [backward_fcc/backprop.cpp:31]   --->   Operation 426 'alloca' 'dybuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%dbbuf = alloca i32 1" [backward_fcc/backprop.cpp:32]   --->   Operation 427 'alloca' 'dbbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %xdim_read" [backward_fcc/backprop.cpp:35]   --->   Operation 428 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (2.47ns)   --->   "%icmp_ln35 = icmp_ne  i32 %xdim_read, i32 0" [backward_fcc/backprop.cpp:35]   --->   Operation 429 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7"   --->   Operation 430 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_8, i32 0, i32 0, void @empty_15, i32 0, i32 100, void @empty_9, void @empty_19, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15"   --->   Operation 431 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 432 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3"   --->   Operation 433 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_4, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3"   --->   Operation 434 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3"   --->   Operation 435 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_4, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3"   --->   Operation 436 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_18, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3"   --->   Operation 437 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_4, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3"   --->   Operation 438 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_17, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3"   --->   Operation 439 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_4, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3"   --->   Operation 440 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_16, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3"   --->   Operation 441 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_4, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3"   --->   Operation 442 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3"   --->   Operation 443 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_4, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3"   --->   Operation 444 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 445 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 446 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_4, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 447 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 448 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 449 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_4, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 450 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 451 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i32 %xdim_read" [backward_fcc/backprop.cpp:35]   --->   Operation 452 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %loop-memcpy-residual-header102, void %loop-memcpy-expansion99.preheader" [backward_fcc/backprop.cpp:35]   --->   Operation 453 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%p_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %x_read, i32 2, i32 31"   --->   Operation 454 'partselect' 'p_cast' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i30 %p_cast"   --->   Operation 455 'sext' 'p_cast_cast' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %p_cast_cast"   --->   Operation 456 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 457 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdim_read"   --->   Operation 457 'readreq' 'empty' <Predicate = (icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 458 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdim_read"   --->   Operation 458 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 459 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdim_read"   --->   Operation 459 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 460 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdim_read"   --->   Operation 460 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 461 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdim_read"   --->   Operation 461 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 462 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdim_read"   --->   Operation 462 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 463 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdim_read"   --->   Operation 463 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 464 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion99"   --->   Operation 464 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 3.46>
ST_9 : Operation 465 [1/1] (0.00ns)   --->   "%loop_index100 = phi i62 %empty_27, void %loop-memcpy-expansion99.split, i62 0, void %loop-memcpy-expansion99.preheader"   --->   Operation 465 'phi' 'loop_index100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 466 [1/1] (3.46ns)   --->   "%empty_27 = add i62 %loop_index100, i62 1"   --->   Operation 466 'add' 'empty_27' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 467 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 467 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 468 [1/1] (2.79ns)   --->   "%exitcond15740 = icmp_eq  i62 %loop_index100, i62 %sext_ln35" [backward_fcc/backprop.cpp:35]   --->   Operation 468 'icmp' 'exitcond15740' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 469 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 469 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %exitcond15740, void %loop-memcpy-expansion99.split, void %loop-memcpy-residual-header102.loopexit" [backward_fcc/backprop.cpp:35]   --->   Operation 470 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 471 [1/1] (0.00ns)   --->   "%empty_30 = trunc i62 %loop_index100"   --->   Operation 471 'trunc' 'empty_30' <Predicate = (!exitcond15740)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 472 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 472 'read' 'gmem_addr_read' <Predicate = (!exitcond15740)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 473 [1/1] (0.00ns)   --->   "%empty_29 = bitcast i32 %gmem_addr_read"   --->   Operation 473 'bitcast' 'empty_29' <Predicate = (!exitcond15740)> <Delay = 0.00>
ST_11 : Operation 474 [1/1] (0.00ns)   --->   "%loop_index100_cast_cast = zext i7 %empty_30"   --->   Operation 474 'zext' 'loop_index100_cast_cast' <Predicate = (!exitcond15740)> <Delay = 0.00>
ST_11 : Operation 475 [1/1] (0.00ns)   --->   "%xbuf_addr = getelementptr i32 %xbuf, i32 0, i32 %loop_index100_cast_cast"   --->   Operation 475 'getelementptr' 'xbuf_addr' <Predicate = (!exitcond15740)> <Delay = 0.00>
ST_11 : Operation 476 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_29, i7 %xbuf_addr"   --->   Operation 476 'store' 'store_ln0' <Predicate = (!exitcond15740)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion99"   --->   Operation 477 'br' 'br_ln0' <Predicate = (!exitcond15740)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 2.47>
ST_12 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header102"   --->   Operation 478 'br' 'br_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_12 : Operation 479 [1/1] (2.47ns)   --->   "%icmp_ln36 = icmp_ne  i32 %ydim_read, i32 0" [backward_fcc/backprop.cpp:36]   --->   Operation 479 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i32 %ydim_read" [backward_fcc/backprop.cpp:36]   --->   Operation 480 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i32 %ydim_read" [backward_fcc/backprop.cpp:36]   --->   Operation 481 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %loop-memcpy-residual-header96, void %loop-memcpy-expansion93.preheader" [backward_fcc/backprop.cpp:36]   --->   Operation 482 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 483 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %db_read, i32 2, i32 31"   --->   Operation 483 'partselect' 'p_cast1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 484 [1/1] (0.00ns)   --->   "%p_cast1_cast = sext i30 %p_cast1"   --->   Operation 484 'sext' 'p_cast1_cast' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 485 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %p_cast1_cast"   --->   Operation 485 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 486 [7/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydim_read"   --->   Operation 486 'readreq' 'empty_70' <Predicate = (icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 487 [6/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydim_read"   --->   Operation 487 'readreq' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 488 [5/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydim_read"   --->   Operation 488 'readreq' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 489 [4/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydim_read"   --->   Operation 489 'readreq' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 490 [3/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydim_read"   --->   Operation 490 'readreq' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 491 [2/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydim_read"   --->   Operation 491 'readreq' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 492 [1/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydim_read"   --->   Operation 492 'readreq' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 493 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion93"   --->   Operation 493 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 20 <SV = 17> <Delay = 3.46>
ST_20 : Operation 494 [1/1] (0.00ns)   --->   "%loop_index94 = phi i62 %empty_31, void %loop-memcpy-expansion93.split, i62 0, void %loop-memcpy-expansion93.preheader"   --->   Operation 494 'phi' 'loop_index94' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 495 [1/1] (3.46ns)   --->   "%empty_31 = add i62 %loop_index94, i62 1"   --->   Operation 495 'add' 'empty_31' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 496 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 496 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 497 [1/1] (2.79ns)   --->   "%exitcond15639 = icmp_eq  i62 %loop_index94, i62 %sext_ln36" [backward_fcc/backprop.cpp:36]   --->   Operation 497 'icmp' 'exitcond15639' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 498 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 498 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %exitcond15639, void %loop-memcpy-expansion93.split, void %loop-memcpy-residual-header96.loopexit" [backward_fcc/backprop.cpp:36]   --->   Operation 499 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 500 [1/1] (0.00ns)   --->   "%empty_34 = trunc i62 %loop_index94"   --->   Operation 500 'trunc' 'empty_34' <Predicate = (!exitcond15639)> <Delay = 0.00>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 501 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 501 'read' 'gmem_addr_1_read' <Predicate = (!exitcond15639)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 3.25>
ST_22 : Operation 502 [1/1] (0.00ns)   --->   "%empty_33 = bitcast i32 %gmem_addr_1_read"   --->   Operation 502 'bitcast' 'empty_33' <Predicate = (!exitcond15639)> <Delay = 0.00>
ST_22 : Operation 503 [1/1] (0.00ns)   --->   "%loop_index94_cast_cast = zext i7 %empty_34"   --->   Operation 503 'zext' 'loop_index94_cast_cast' <Predicate = (!exitcond15639)> <Delay = 0.00>
ST_22 : Operation 504 [1/1] (0.00ns)   --->   "%dbbuf_addr = getelementptr i32 %dbbuf, i32 0, i32 %loop_index94_cast_cast"   --->   Operation 504 'getelementptr' 'dbbuf_addr' <Predicate = (!exitcond15639)> <Delay = 0.00>
ST_22 : Operation 505 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_33, i7 %dbbuf_addr"   --->   Operation 505 'store' 'store_ln0' <Predicate = (!exitcond15639)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion93"   --->   Operation 506 'br' 'br_ln0' <Predicate = (!exitcond15639)> <Delay = 0.00>

State 23 <SV = 18> <Delay = 7.30>
ST_23 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header96"   --->   Operation 507 'br' 'br_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln35, void %loop-memcpy-residual-header90, void %loop-memcpy-expansion87.preheader" [backward_fcc/backprop.cpp:37]   --->   Operation 508 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 509 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %dx_read, i32 2, i32 31"   --->   Operation 509 'partselect' 'p_cast2' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 510 [1/1] (0.00ns)   --->   "%p_cast2_cast = sext i30 %p_cast2"   --->   Operation 510 'sext' 'p_cast2_cast' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 511 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i32 %p_cast2_cast"   --->   Operation 511 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 512 [7/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %xdim_read"   --->   Operation 512 'readreq' 'empty_69' <Predicate = (icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 7.30>
ST_24 : Operation 513 [6/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %xdim_read"   --->   Operation 513 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 7.30>
ST_25 : Operation 514 [5/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %xdim_read"   --->   Operation 514 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 515 [4/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %xdim_read"   --->   Operation 515 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 516 [3/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %xdim_read"   --->   Operation 516 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 517 [2/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %xdim_read"   --->   Operation 517 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 24> <Delay = 7.30>
ST_29 : Operation 518 [1/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %xdim_read"   --->   Operation 518 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 519 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion87"   --->   Operation 519 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 30 <SV = 25> <Delay = 3.46>
ST_30 : Operation 520 [1/1] (0.00ns)   --->   "%loop_index88 = phi i62 %empty_35, void %loop-memcpy-expansion87.split, i62 0, void %loop-memcpy-expansion87.preheader"   --->   Operation 520 'phi' 'loop_index88' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 521 [1/1] (3.46ns)   --->   "%empty_35 = add i62 %loop_index88, i62 1"   --->   Operation 521 'add' 'empty_35' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 522 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 522 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 523 [1/1] (2.79ns)   --->   "%exitcond15538 = icmp_eq  i62 %loop_index88, i62 %sext_ln35" [backward_fcc/backprop.cpp:35]   --->   Operation 523 'icmp' 'exitcond15538' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 524 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 524 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %exitcond15538, void %loop-memcpy-expansion87.split, void %loop-memcpy-residual-header90.loopexit" [backward_fcc/backprop.cpp:35]   --->   Operation 525 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 526 [1/1] (0.00ns)   --->   "%empty_38 = trunc i62 %loop_index88"   --->   Operation 526 'trunc' 'empty_38' <Predicate = (!exitcond15538)> <Delay = 0.00>

State 31 <SV = 26> <Delay = 7.30>
ST_31 : Operation 527 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2"   --->   Operation 527 'read' 'gmem_addr_2_read' <Predicate = (!exitcond15538)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 27> <Delay = 3.25>
ST_32 : Operation 528 [1/1] (0.00ns)   --->   "%empty_37 = bitcast i32 %gmem_addr_2_read"   --->   Operation 528 'bitcast' 'empty_37' <Predicate = (!exitcond15538)> <Delay = 0.00>
ST_32 : Operation 529 [1/1] (0.00ns)   --->   "%loop_index88_cast_cast = zext i7 %empty_38"   --->   Operation 529 'zext' 'loop_index88_cast_cast' <Predicate = (!exitcond15538)> <Delay = 0.00>
ST_32 : Operation 530 [1/1] (0.00ns)   --->   "%dxbuf_addr = getelementptr i32 %dxbuf, i32 0, i32 %loop_index88_cast_cast"   --->   Operation 530 'getelementptr' 'dxbuf_addr' <Predicate = (!exitcond15538)> <Delay = 0.00>
ST_32 : Operation 531 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_37, i7 %dxbuf_addr"   --->   Operation 531 'store' 'store_ln0' <Predicate = (!exitcond15538)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_32 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion87"   --->   Operation 532 'br' 'br_ln0' <Predicate = (!exitcond15538)> <Delay = 0.00>

State 33 <SV = 26> <Delay = 7.30>
ST_33 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header90"   --->   Operation 533 'br' 'br_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_33 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln36, void %loop-memcpy-residual-header84, void %loop-memcpy-expansion81.preheader" [backward_fcc/backprop.cpp:38]   --->   Operation 534 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 535 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %dy_read, i32 2, i32 31"   --->   Operation 535 'partselect' 'p_cast3' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 536 [1/1] (0.00ns)   --->   "%p_cast3_cast = sext i30 %p_cast3"   --->   Operation 536 'sext' 'p_cast3_cast' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 537 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i32 %p_cast3_cast"   --->   Operation 537 'getelementptr' 'gmem_addr_3' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 538 [7/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydim_read"   --->   Operation 538 'readreq' 'empty_68' <Predicate = (icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 27> <Delay = 7.30>
ST_34 : Operation 539 [6/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydim_read"   --->   Operation 539 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 28> <Delay = 7.30>
ST_35 : Operation 540 [5/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydim_read"   --->   Operation 540 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 29> <Delay = 7.30>
ST_36 : Operation 541 [4/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydim_read"   --->   Operation 541 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 30> <Delay = 7.30>
ST_37 : Operation 542 [3/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydim_read"   --->   Operation 542 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 31> <Delay = 7.30>
ST_38 : Operation 543 [2/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydim_read"   --->   Operation 543 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 32> <Delay = 7.30>
ST_39 : Operation 544 [1/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydim_read"   --->   Operation 544 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 545 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion81"   --->   Operation 545 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 40 <SV = 33> <Delay = 3.46>
ST_40 : Operation 546 [1/1] (0.00ns)   --->   "%loop_index82 = phi i62 %empty_39, void %loop-memcpy-expansion81.split, i62 0, void %loop-memcpy-expansion81.preheader"   --->   Operation 546 'phi' 'loop_index82' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 547 [1/1] (3.46ns)   --->   "%empty_39 = add i62 %loop_index82, i62 1"   --->   Operation 547 'add' 'empty_39' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 548 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 548 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 549 [1/1] (2.79ns)   --->   "%exitcond15437 = icmp_eq  i62 %loop_index82, i62 %sext_ln36" [backward_fcc/backprop.cpp:36]   --->   Operation 549 'icmp' 'exitcond15437' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 550 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 550 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %exitcond15437, void %loop-memcpy-expansion81.split, void %loop-memcpy-residual-header84.loopexit" [backward_fcc/backprop.cpp:36]   --->   Operation 551 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 552 [1/1] (0.00ns)   --->   "%empty_42 = trunc i62 %loop_index82"   --->   Operation 552 'trunc' 'empty_42' <Predicate = (!exitcond15437)> <Delay = 0.00>

State 41 <SV = 34> <Delay = 7.30>
ST_41 : Operation 553 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3"   --->   Operation 553 'read' 'gmem_addr_3_read' <Predicate = (!exitcond15437)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 35> <Delay = 3.25>
ST_42 : Operation 554 [1/1] (0.00ns)   --->   "%empty_41 = bitcast i32 %gmem_addr_3_read"   --->   Operation 554 'bitcast' 'empty_41' <Predicate = (!exitcond15437)> <Delay = 0.00>
ST_42 : Operation 555 [1/1] (0.00ns)   --->   "%loop_index82_cast_cast = zext i7 %empty_42"   --->   Operation 555 'zext' 'loop_index82_cast_cast' <Predicate = (!exitcond15437)> <Delay = 0.00>
ST_42 : Operation 556 [1/1] (0.00ns)   --->   "%dybuf_addr = getelementptr i32 %dybuf, i32 0, i32 %loop_index82_cast_cast"   --->   Operation 556 'getelementptr' 'dybuf_addr' <Predicate = (!exitcond15437)> <Delay = 0.00>
ST_42 : Operation 557 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_41, i7 %dybuf_addr"   --->   Operation 557 'store' 'store_ln0' <Predicate = (!exitcond15437)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_42 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion81"   --->   Operation 558 'br' 'br_ln0' <Predicate = (!exitcond15437)> <Delay = 0.00>

State 43 <SV = 34> <Delay = 6.91>
ST_43 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header84"   --->   Operation 559 'br' 'br_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 560 [1/1] (2.47ns)   --->   "%icmp_ln40 = icmp_sgt  i32 %ydim_read, i32 0" [backward_fcc/backprop.cpp:40]   --->   Operation 560 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 561 [1/1] (1.58ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %._crit_edge28, void %.lr.ph57" [backward_fcc/backprop.cpp:40]   --->   Operation 561 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>
ST_43 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i31 %trunc_ln36" [backward_fcc/backprop.cpp:40]   --->   Operation 562 'zext' 'zext_ln40' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_43 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i32 %xdim_read" [backward_fcc/backprop.cpp:40]   --->   Operation 563 'zext' 'zext_ln40_1' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_43 : Operation 564 [2/2] (6.91ns)   --->   "%mul_ln40 = mul i63 %zext_ln40, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:40]   --->   Operation 564 'mul' 'mul_ln40' <Predicate = (icmp_ln40)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 35> <Delay = 6.91>
ST_44 : Operation 565 [1/2] (6.91ns)   --->   "%mul_ln40 = mul i63 %zext_ln40, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:40]   --->   Operation 565 'mul' 'mul_ln40' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 566 [1/1] (1.58ns)   --->   "%br_ln40 = br void" [backward_fcc/backprop.cpp:40]   --->   Operation 566 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 45 <SV = 36> <Delay = 5.23>
ST_45 : Operation 567 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph57, i63 %add_ln40_2, void %BurstBB" [backward_fcc/backprop.cpp:40]   --->   Operation 567 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 568 [1/1] (0.00ns)   --->   "%i = phi i31 0, void %.lr.ph57, i31 %select_ln40_1, void %BurstBB" [backward_fcc/backprop.cpp:40]   --->   Operation 568 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 569 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph57, i32 %add_ln41, void %BurstBB" [backward_fcc/backprop.cpp:41]   --->   Operation 569 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 570 [1/1] (3.49ns)   --->   "%add_ln40_2 = add i63 %indvar_flatten, i63 1" [backward_fcc/backprop.cpp:40]   --->   Operation 570 'add' 'add_ln40_2' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 571 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 571 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 572 [1/1] (2.78ns)   --->   "%icmp_ln40_1 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln40" [backward_fcc/backprop.cpp:40]   --->   Operation 572 'icmp' 'icmp_ln40_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 573 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40_1, void %._crit_edge53.loopexit, void %.lr.ph47.preheader.preheader" [backward_fcc/backprop.cpp:40]   --->   Operation 573 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 574 [67/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 574 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 37> <Delay = 5.23>
ST_46 : Operation 575 [66/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 575 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 38> <Delay = 5.23>
ST_47 : Operation 576 [65/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 576 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 39> <Delay = 5.23>
ST_48 : Operation 577 [64/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 577 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 40> <Delay = 5.23>
ST_49 : Operation 578 [63/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 578 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 41> <Delay = 5.23>
ST_50 : Operation 579 [62/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 579 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 42> <Delay = 5.23>
ST_51 : Operation 580 [61/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 580 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 43> <Delay = 5.23>
ST_52 : Operation 581 [60/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 581 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 44> <Delay = 5.23>
ST_53 : Operation 582 [59/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 582 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 45> <Delay = 5.23>
ST_54 : Operation 583 [58/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 583 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 46> <Delay = 5.23>
ST_55 : Operation 584 [57/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 584 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 47> <Delay = 5.23>
ST_56 : Operation 585 [56/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 585 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 48> <Delay = 5.23>
ST_57 : Operation 586 [55/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 586 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 49> <Delay = 5.23>
ST_58 : Operation 587 [54/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 587 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 50> <Delay = 5.23>
ST_59 : Operation 588 [53/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 588 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 51> <Delay = 5.23>
ST_60 : Operation 589 [52/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 589 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 52> <Delay = 5.23>
ST_61 : Operation 590 [51/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 590 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 53> <Delay = 5.23>
ST_62 : Operation 591 [50/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 591 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 54> <Delay = 5.23>
ST_63 : Operation 592 [49/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 592 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 55> <Delay = 5.23>
ST_64 : Operation 593 [48/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 593 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 56> <Delay = 5.23>
ST_65 : Operation 594 [47/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 594 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 57> <Delay = 5.23>
ST_66 : Operation 595 [46/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 595 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 58> <Delay = 5.23>
ST_67 : Operation 596 [45/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 596 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 59> <Delay = 5.23>
ST_68 : Operation 597 [44/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 597 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 60> <Delay = 5.23>
ST_69 : Operation 598 [43/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 598 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 61> <Delay = 5.23>
ST_70 : Operation 599 [42/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 599 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 62> <Delay = 5.23>
ST_71 : Operation 600 [41/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 600 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 63> <Delay = 5.23>
ST_72 : Operation 601 [40/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 601 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 64> <Delay = 5.23>
ST_73 : Operation 602 [39/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 602 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 65> <Delay = 5.23>
ST_74 : Operation 603 [38/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 603 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 66> <Delay = 5.23>
ST_75 : Operation 604 [37/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 604 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 67> <Delay = 5.23>
ST_76 : Operation 605 [36/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 605 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 68> <Delay = 5.23>
ST_77 : Operation 606 [35/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 606 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 69> <Delay = 5.23>
ST_78 : Operation 607 [34/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 607 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 70> <Delay = 5.23>
ST_79 : Operation 608 [33/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 608 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 71> <Delay = 5.23>
ST_80 : Operation 609 [32/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 609 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 72> <Delay = 5.23>
ST_81 : Operation 610 [31/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 610 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 73> <Delay = 5.23>
ST_82 : Operation 611 [30/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 611 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 74> <Delay = 5.23>
ST_83 : Operation 612 [29/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 612 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 75> <Delay = 5.23>
ST_84 : Operation 613 [28/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 613 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 76> <Delay = 5.23>
ST_85 : Operation 614 [27/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 614 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 77> <Delay = 5.23>
ST_86 : Operation 615 [26/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 615 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 78> <Delay = 5.23>
ST_87 : Operation 616 [25/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 616 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 79> <Delay = 5.23>
ST_88 : Operation 617 [24/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 617 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 80> <Delay = 5.23>
ST_89 : Operation 618 [23/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 618 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 81> <Delay = 5.23>
ST_90 : Operation 619 [22/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 619 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 82> <Delay = 5.23>
ST_91 : Operation 620 [21/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 620 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 83> <Delay = 5.23>
ST_92 : Operation 621 [20/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 621 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 84> <Delay = 5.23>
ST_93 : Operation 622 [19/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 622 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 85> <Delay = 5.23>
ST_94 : Operation 623 [18/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 623 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 86> <Delay = 5.23>
ST_95 : Operation 624 [17/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 624 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 87> <Delay = 5.23>
ST_96 : Operation 625 [16/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 625 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 88> <Delay = 5.23>
ST_97 : Operation 626 [15/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 626 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 89> <Delay = 5.23>
ST_98 : Operation 627 [14/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 627 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 90> <Delay = 5.23>
ST_99 : Operation 628 [13/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 628 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 91> <Delay = 5.23>
ST_100 : Operation 629 [12/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 629 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 92> <Delay = 5.23>
ST_101 : Operation 630 [11/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 630 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 93> <Delay = 5.23>
ST_102 : Operation 631 [10/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 631 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 94> <Delay = 5.23>
ST_103 : Operation 632 [9/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 632 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 95> <Delay = 5.23>
ST_104 : Operation 633 [8/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 633 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 96> <Delay = 5.23>
ST_105 : Operation 634 [7/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 634 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 97> <Delay = 5.23>
ST_106 : Operation 635 [6/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 635 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 98> <Delay = 5.23>
ST_107 : Operation 636 [5/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 636 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 99> <Delay = 5.23>
ST_108 : Operation 637 [4/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 637 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 100> <Delay = 5.72>
ST_109 : Operation 638 [1/1] (2.52ns)   --->   "%add_ln40 = add i31 %i, i31 1" [backward_fcc/backprop.cpp:40]   --->   Operation 638 'add' 'add_ln40' <Predicate = (!icmp_ln40_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 639 [1/1] (2.47ns)   --->   "%icmp_ln41 = icmp_eq  i32 %j, i32 %xdim_read" [backward_fcc/backprop.cpp:41]   --->   Operation 639 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 640 [1/1] (0.69ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i32 0, i32 %j" [backward_fcc/backprop.cpp:40]   --->   Operation 640 'select' 'select_ln40' <Predicate = (!icmp_ln40_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 641 [1/1] (0.73ns)   --->   "%select_ln40_1 = select i1 %icmp_ln41, i31 %add_ln40, i31 %i" [backward_fcc/backprop.cpp:40]   --->   Operation 641 'select' 'select_ln40_1' <Predicate = (!icmp_ln40_1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i31 %select_ln40_1" [backward_fcc/backprop.cpp:40]   --->   Operation 642 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_109 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = trunc i31 %select_ln40_1" [backward_fcc/backprop.cpp:40]   --->   Operation 643 'trunc' 'trunc_ln40_1' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_109 : Operation 644 [3/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 644 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 645 [1/1] (2.55ns)   --->   "%add_ln41 = add i32 %select_ln40, i32 1" [backward_fcc/backprop.cpp:41]   --->   Operation 645 'add' 'add_ln41' <Predicate = (!icmp_ln40_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 101> <Delay = 6.91>
ST_110 : Operation 646 [2/2] (6.91ns)   --->   "%mul_ln40_1 = mul i30 %trunc_ln40, i30 %trunc_ln35" [backward_fcc/backprop.cpp:40]   --->   Operation 646 'mul' 'mul_ln40_1' <Predicate = (!icmp_ln40_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i7 %trunc_ln40_1" [backward_fcc/backprop.cpp:42]   --->   Operation 647 'zext' 'zext_ln42' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_110 : Operation 648 [1/1] (4.17ns)   --->   "%mul_ln42 = mul i14 %zext_ln42, i14 100" [backward_fcc/backprop.cpp:42]   --->   Operation 648 'mul' 'mul_ln42' <Predicate = (!icmp_ln40_1)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 649 [2/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 649 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %select_ln40" [backward_fcc/backprop.cpp:42]   --->   Operation 650 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_110 : Operation 651 [1/1] (1.81ns)   --->   "%add_ln42 = add i14 %mul_ln42, i14 %trunc_ln42" [backward_fcc/backprop.cpp:42]   --->   Operation 651 'add' 'add_ln42' <Predicate = (!icmp_ln40_1)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 102> <Delay = 6.91>
ST_111 : Operation 652 [1/2] (6.91ns)   --->   "%mul_ln40_1 = mul i30 %trunc_ln40, i30 %trunc_ln35" [backward_fcc/backprop.cpp:40]   --->   Operation 652 'mul' 'mul_ln40_1' <Predicate = (!icmp_ln40_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 653 [1/67] (5.23ns)   --->   "%urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 653 'urem' 'urem_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 103> <Delay = 2.55>
ST_112 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln42_1_mid2_v_v_v_v = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %mul_ln40_1, i2 0" [backward_fcc/backprop.cpp:40]   --->   Operation 654 'bitconcatenate' 'sext_ln42_1_mid2_v_v_v_v' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_112 : Operation 655 [1/1] (2.55ns)   --->   "%add_ln40_1 = add i32 %sext_ln42_1_mid2_v_v_v_v, i32 %dw_read" [backward_fcc/backprop.cpp:40]   --->   Operation 655 'add' 'add_ln40_1' <Predicate = (!icmp_ln40_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln42_1_mid2_v = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln40_1, i32 2, i32 31" [backward_fcc/backprop.cpp:40]   --->   Operation 656 'partselect' 'sext_ln42_1_mid2_v' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_112 : Operation 657 [1/1] (2.47ns)   --->   "%icmp_ln6 = icmp_eq  i63 %urem_ln6, i63 0" [backward_fcc/backprop.cpp:6]   --->   Operation 657 'icmp' 'icmp_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 658 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %BurstBB, void %ReqBB" [backward_fcc/backprop.cpp:6]   --->   Operation 658 'br' 'br_ln6' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>

State 113 <SV = 104> <Delay = 7.30>
ST_113 : Operation 659 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_1_VITIS_LOOP_41_2_str"   --->   Operation 659 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_113 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i30 %sext_ln42_1_mid2_v" [backward_fcc/backprop.cpp:40]   --->   Operation 660 'sext' 'sext_ln40' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_113 : Operation 661 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 661 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_113 : Operation 662 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [backward_fcc/backprop.cpp:41]   --->   Operation 662 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_113 : Operation 663 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i32 %sext_ln40" [backward_fcc/backprop.cpp:42]   --->   Operation 663 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_113 : Operation 664 [7/7] (7.30ns)   --->   "%gmem_addr_12_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read" [backward_fcc/backprop.cpp:42]   --->   Operation 664 'readreq' 'gmem_addr_12_rd_req' <Predicate = (icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 105> <Delay = 7.30>
ST_114 : Operation 665 [6/7] (7.30ns)   --->   "%gmem_addr_12_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read" [backward_fcc/backprop.cpp:42]   --->   Operation 665 'readreq' 'gmem_addr_12_rd_req' <Predicate = (icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 106> <Delay = 7.30>
ST_115 : Operation 666 [5/7] (7.30ns)   --->   "%gmem_addr_12_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read" [backward_fcc/backprop.cpp:42]   --->   Operation 666 'readreq' 'gmem_addr_12_rd_req' <Predicate = (icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 107> <Delay = 7.30>
ST_116 : Operation 667 [4/7] (7.30ns)   --->   "%gmem_addr_12_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read" [backward_fcc/backprop.cpp:42]   --->   Operation 667 'readreq' 'gmem_addr_12_rd_req' <Predicate = (icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 108> <Delay = 7.30>
ST_117 : Operation 668 [3/7] (7.30ns)   --->   "%gmem_addr_12_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read" [backward_fcc/backprop.cpp:42]   --->   Operation 668 'readreq' 'gmem_addr_12_rd_req' <Predicate = (icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 109> <Delay = 7.30>
ST_118 : Operation 669 [2/7] (7.30ns)   --->   "%gmem_addr_12_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read" [backward_fcc/backprop.cpp:42]   --->   Operation 669 'readreq' 'gmem_addr_12_rd_req' <Predicate = (icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 110> <Delay = 7.30>
ST_119 : Operation 670 [1/7] (7.30ns)   --->   "%gmem_addr_12_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read" [backward_fcc/backprop.cpp:42]   --->   Operation 670 'readreq' 'gmem_addr_12_rd_req' <Predicate = (icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 671 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB"   --->   Operation 671 'br' 'br_ln0' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 120 <SV = 111> <Delay = 7.30>
ST_120 : Operation 672 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [backward_fcc/backprop.cpp:42]   --->   Operation 672 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln40_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 112> <Delay = 3.25>
ST_121 : Operation 673 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i32 %gmem_addr_4_read" [backward_fcc/backprop.cpp:42]   --->   Operation 673 'bitcast' 'bitcast_ln42' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_121 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i14 %add_ln42" [backward_fcc/backprop.cpp:42]   --->   Operation 674 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_121 : Operation 675 [1/1] (0.00ns)   --->   "%dwbuf_addr = getelementptr i32 %dwbuf, i32 0, i32 %zext_ln42_1" [backward_fcc/backprop.cpp:42]   --->   Operation 675 'getelementptr' 'dwbuf_addr' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_121 : Operation 676 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %bitcast_ln42, i14 %dwbuf_addr" [backward_fcc/backprop.cpp:42]   --->   Operation 676 'store' 'store_ln42' <Predicate = (!icmp_ln40_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_121 : Operation 677 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 677 'br' 'br_ln0' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>

State 122 <SV = 37> <Delay = 1.58>
ST_122 : Operation 678 [1/1] (1.58ns)   --->   "%br_ln46 = br void %.lr.ph47.preheader" [backward_fcc/backprop.cpp:46]   --->   Operation 678 'br' 'br_ln46' <Predicate = true> <Delay = 1.58>

State 123 <SV = 38> <Delay = 5.23>
ST_123 : Operation 679 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i63 %add_ln46_2, void %BurstBB108, i63 0, void %.lr.ph47.preheader.preheader" [backward_fcc/backprop.cpp:46]   --->   Operation 679 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 680 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %select_ln46_1, void %BurstBB108, i31 0, void %.lr.ph47.preheader.preheader" [backward_fcc/backprop.cpp:46]   --->   Operation 680 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 681 [1/1] (0.00ns)   --->   "%j_1 = phi i32 %add_ln47, void %BurstBB108, i32 0, void %.lr.ph47.preheader.preheader" [backward_fcc/backprop.cpp:47]   --->   Operation 681 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 682 [1/1] (3.49ns)   --->   "%add_ln46_2 = add i63 %indvar_flatten17, i63 1" [backward_fcc/backprop.cpp:46]   --->   Operation 682 'add' 'add_ln46_2' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 683 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 683 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 684 [1/1] (2.78ns)   --->   "%icmp_ln46 = icmp_eq  i63 %indvar_flatten17, i63 %mul_ln40" [backward_fcc/backprop.cpp:46]   --->   Operation 684 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 685 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %._crit_edge43.loopexit, void %.lr.ph37.preheader.preheader" [backward_fcc/backprop.cpp:46]   --->   Operation 685 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 686 [67/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 686 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 39> <Delay = 5.23>
ST_124 : Operation 687 [66/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 687 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 40> <Delay = 5.23>
ST_125 : Operation 688 [65/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 688 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 41> <Delay = 5.23>
ST_126 : Operation 689 [64/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 689 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 42> <Delay = 5.23>
ST_127 : Operation 690 [63/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 690 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 43> <Delay = 5.23>
ST_128 : Operation 691 [62/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 691 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 44> <Delay = 5.23>
ST_129 : Operation 692 [61/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 692 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 45> <Delay = 5.23>
ST_130 : Operation 693 [60/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 693 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 46> <Delay = 5.23>
ST_131 : Operation 694 [59/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 694 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 47> <Delay = 5.23>
ST_132 : Operation 695 [58/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 695 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 48> <Delay = 5.23>
ST_133 : Operation 696 [57/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 696 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 49> <Delay = 5.23>
ST_134 : Operation 697 [56/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 697 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 50> <Delay = 5.23>
ST_135 : Operation 698 [55/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 698 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 51> <Delay = 5.23>
ST_136 : Operation 699 [54/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 699 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 52> <Delay = 5.23>
ST_137 : Operation 700 [53/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 700 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 53> <Delay = 5.23>
ST_138 : Operation 701 [52/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 701 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 54> <Delay = 5.23>
ST_139 : Operation 702 [51/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 702 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 55> <Delay = 5.23>
ST_140 : Operation 703 [50/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 703 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 56> <Delay = 5.23>
ST_141 : Operation 704 [49/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 704 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 57> <Delay = 5.23>
ST_142 : Operation 705 [48/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 705 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 58> <Delay = 5.23>
ST_143 : Operation 706 [47/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 706 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 59> <Delay = 5.23>
ST_144 : Operation 707 [46/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 707 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 60> <Delay = 5.23>
ST_145 : Operation 708 [45/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 708 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 61> <Delay = 5.23>
ST_146 : Operation 709 [44/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 709 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 62> <Delay = 5.23>
ST_147 : Operation 710 [43/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 710 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 63> <Delay = 5.23>
ST_148 : Operation 711 [42/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 711 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 64> <Delay = 5.23>
ST_149 : Operation 712 [41/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 712 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 65> <Delay = 5.23>
ST_150 : Operation 713 [40/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 713 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 66> <Delay = 5.23>
ST_151 : Operation 714 [39/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 714 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 67> <Delay = 5.23>
ST_152 : Operation 715 [38/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 715 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 68> <Delay = 5.23>
ST_153 : Operation 716 [37/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 716 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 69> <Delay = 5.23>
ST_154 : Operation 717 [36/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 717 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 70> <Delay = 5.23>
ST_155 : Operation 718 [35/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 718 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 71> <Delay = 5.23>
ST_156 : Operation 719 [34/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 719 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 72> <Delay = 5.23>
ST_157 : Operation 720 [33/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 720 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 73> <Delay = 5.23>
ST_158 : Operation 721 [32/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 721 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 74> <Delay = 5.23>
ST_159 : Operation 722 [31/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 722 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 75> <Delay = 5.23>
ST_160 : Operation 723 [30/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 723 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 76> <Delay = 5.23>
ST_161 : Operation 724 [29/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 724 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 77> <Delay = 5.23>
ST_162 : Operation 725 [28/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 725 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 78> <Delay = 5.23>
ST_163 : Operation 726 [27/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 726 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 79> <Delay = 5.23>
ST_164 : Operation 727 [26/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 727 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 80> <Delay = 5.23>
ST_165 : Operation 728 [25/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 728 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 81> <Delay = 5.23>
ST_166 : Operation 729 [24/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 729 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 82> <Delay = 5.23>
ST_167 : Operation 730 [23/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 730 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 83> <Delay = 5.23>
ST_168 : Operation 731 [22/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 731 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 84> <Delay = 5.23>
ST_169 : Operation 732 [21/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 732 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 85> <Delay = 5.23>
ST_170 : Operation 733 [20/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 733 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 86> <Delay = 5.23>
ST_171 : Operation 734 [19/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 734 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 87> <Delay = 5.23>
ST_172 : Operation 735 [18/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 735 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 88> <Delay = 5.23>
ST_173 : Operation 736 [17/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 736 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 89> <Delay = 5.23>
ST_174 : Operation 737 [16/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 737 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 90> <Delay = 5.23>
ST_175 : Operation 738 [15/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 738 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 91> <Delay = 5.23>
ST_176 : Operation 739 [14/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 739 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 92> <Delay = 5.23>
ST_177 : Operation 740 [13/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 740 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 93> <Delay = 5.23>
ST_178 : Operation 741 [12/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 741 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 94> <Delay = 5.23>
ST_179 : Operation 742 [11/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 742 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 95> <Delay = 5.23>
ST_180 : Operation 743 [10/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 743 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 96> <Delay = 5.23>
ST_181 : Operation 744 [9/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 744 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 97> <Delay = 5.23>
ST_182 : Operation 745 [8/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 745 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 98> <Delay = 5.23>
ST_183 : Operation 746 [7/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 746 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 99> <Delay = 5.23>
ST_184 : Operation 747 [6/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 747 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 100> <Delay = 5.23>
ST_185 : Operation 748 [5/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 748 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 101> <Delay = 5.23>
ST_186 : Operation 749 [4/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 749 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 102> <Delay = 5.72>
ST_187 : Operation 750 [1/1] (2.52ns)   --->   "%add_ln46 = add i31 %i_1, i31 1" [backward_fcc/backprop.cpp:46]   --->   Operation 750 'add' 'add_ln46' <Predicate = (!icmp_ln46)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 751 [1/1] (2.47ns)   --->   "%icmp_ln47 = icmp_eq  i32 %j_1, i32 %xdim_read" [backward_fcc/backprop.cpp:47]   --->   Operation 751 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln46)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 752 [1/1] (0.69ns)   --->   "%select_ln46 = select i1 %icmp_ln47, i32 0, i32 %j_1" [backward_fcc/backprop.cpp:46]   --->   Operation 752 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 753 [1/1] (0.73ns)   --->   "%select_ln46_1 = select i1 %icmp_ln47, i31 %add_ln46, i31 %i_1" [backward_fcc/backprop.cpp:46]   --->   Operation 753 'select' 'select_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 754 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i31 %select_ln46_1" [backward_fcc/backprop.cpp:46]   --->   Operation 754 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_187 : Operation 755 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i31 %select_ln46_1" [backward_fcc/backprop.cpp:46]   --->   Operation 755 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_187 : Operation 756 [3/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 756 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 757 [1/1] (2.55ns)   --->   "%add_ln47 = add i32 %select_ln46, i32 1" [backward_fcc/backprop.cpp:47]   --->   Operation 757 'add' 'add_ln47' <Predicate = (!icmp_ln46)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 103> <Delay = 6.91>
ST_188 : Operation 758 [2/2] (6.91ns)   --->   "%mul_ln46 = mul i30 %trunc_ln46, i30 %trunc_ln35" [backward_fcc/backprop.cpp:46]   --->   Operation 758 'mul' 'mul_ln46' <Predicate = (!icmp_ln46)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i7 %trunc_ln46_1" [backward_fcc/backprop.cpp:48]   --->   Operation 759 'zext' 'zext_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_188 : Operation 760 [1/1] (4.17ns)   --->   "%mul_ln48 = mul i14 %zext_ln48, i14 100" [backward_fcc/backprop.cpp:48]   --->   Operation 760 'mul' 'mul_ln48' <Predicate = (!icmp_ln46)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 761 [2/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 761 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %select_ln46" [backward_fcc/backprop.cpp:48]   --->   Operation 762 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_188 : Operation 763 [1/1] (1.81ns)   --->   "%add_ln48 = add i14 %mul_ln48, i14 %trunc_ln48" [backward_fcc/backprop.cpp:48]   --->   Operation 763 'add' 'add_ln48' <Predicate = (!icmp_ln46)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 104> <Delay = 6.91>
ST_189 : Operation 764 [1/2] (6.91ns)   --->   "%mul_ln46 = mul i30 %trunc_ln46, i30 %trunc_ln35" [backward_fcc/backprop.cpp:46]   --->   Operation 764 'mul' 'mul_ln46' <Predicate = (!icmp_ln46)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 765 [1/67] (5.23ns)   --->   "%urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1" [backward_fcc/backprop.cpp:6]   --->   Operation 765 'urem' 'urem_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 105> <Delay = 2.55>
ST_190 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln48_1_mid2_v_v_v_v = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %mul_ln46, i2 0" [backward_fcc/backprop.cpp:46]   --->   Operation 766 'bitconcatenate' 'sext_ln48_1_mid2_v_v_v_v' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_190 : Operation 767 [1/1] (2.55ns)   --->   "%add_ln46_1 = add i32 %sext_ln48_1_mid2_v_v_v_v, i32 %w_read" [backward_fcc/backprop.cpp:46]   --->   Operation 767 'add' 'add_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln48_1_mid2_v = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln46_1, i32 2, i32 31" [backward_fcc/backprop.cpp:46]   --->   Operation 768 'partselect' 'sext_ln48_1_mid2_v' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_190 : Operation 769 [1/1] (2.47ns)   --->   "%icmp_ln6_1 = icmp_eq  i63 %urem_ln6_1, i63 0" [backward_fcc/backprop.cpp:6]   --->   Operation 769 'icmp' 'icmp_ln6_1' <Predicate = (!icmp_ln46)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 770 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6_1, void %BurstBB108, void %ReqBB110" [backward_fcc/backprop.cpp:6]   --->   Operation 770 'br' 'br_ln6' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 191 <SV = 106> <Delay = 7.30>
ST_191 : Operation 771 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_46_3_VITIS_LOOP_47_4_str"   --->   Operation 771 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_191 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i30 %sext_ln48_1_mid2_v" [backward_fcc/backprop.cpp:46]   --->   Operation 772 'sext' 'sext_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_191 : Operation 773 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 773 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_191 : Operation 774 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [backward_fcc/backprop.cpp:47]   --->   Operation 774 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_191 : Operation 775 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i32 %sext_ln46" [backward_fcc/backprop.cpp:48]   --->   Operation 775 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_191 : Operation 776 [7/7] (7.30ns)   --->   "%gmem_addr_13_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 %xdim_read" [backward_fcc/backprop.cpp:48]   --->   Operation 776 'readreq' 'gmem_addr_13_rd_req' <Predicate = (icmp_ln6_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 107> <Delay = 7.30>
ST_192 : Operation 777 [6/7] (7.30ns)   --->   "%gmem_addr_13_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 %xdim_read" [backward_fcc/backprop.cpp:48]   --->   Operation 777 'readreq' 'gmem_addr_13_rd_req' <Predicate = (icmp_ln6_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 108> <Delay = 7.30>
ST_193 : Operation 778 [5/7] (7.30ns)   --->   "%gmem_addr_13_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 %xdim_read" [backward_fcc/backprop.cpp:48]   --->   Operation 778 'readreq' 'gmem_addr_13_rd_req' <Predicate = (icmp_ln6_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 109> <Delay = 7.30>
ST_194 : Operation 779 [4/7] (7.30ns)   --->   "%gmem_addr_13_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 %xdim_read" [backward_fcc/backprop.cpp:48]   --->   Operation 779 'readreq' 'gmem_addr_13_rd_req' <Predicate = (icmp_ln6_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 110> <Delay = 7.30>
ST_195 : Operation 780 [3/7] (7.30ns)   --->   "%gmem_addr_13_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 %xdim_read" [backward_fcc/backprop.cpp:48]   --->   Operation 780 'readreq' 'gmem_addr_13_rd_req' <Predicate = (icmp_ln6_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 111> <Delay = 7.30>
ST_196 : Operation 781 [2/7] (7.30ns)   --->   "%gmem_addr_13_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 %xdim_read" [backward_fcc/backprop.cpp:48]   --->   Operation 781 'readreq' 'gmem_addr_13_rd_req' <Predicate = (icmp_ln6_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 112> <Delay = 7.30>
ST_197 : Operation 782 [1/7] (7.30ns)   --->   "%gmem_addr_13_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 %xdim_read" [backward_fcc/backprop.cpp:48]   --->   Operation 782 'readreq' 'gmem_addr_13_rd_req' <Predicate = (icmp_ln6_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 783 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB108"   --->   Operation 783 'br' 'br_ln0' <Predicate = (icmp_ln6_1)> <Delay = 0.00>

State 198 <SV = 113> <Delay = 7.30>
ST_198 : Operation 784 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:48]   --->   Operation 784 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 114> <Delay = 3.25>
ST_199 : Operation 785 [1/1] (0.00ns)   --->   "%bitcast_ln48 = bitcast i32 %gmem_addr_5_read" [backward_fcc/backprop.cpp:48]   --->   Operation 785 'bitcast' 'bitcast_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_199 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i14 %add_ln48" [backward_fcc/backprop.cpp:48]   --->   Operation 786 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_199 : Operation 787 [1/1] (0.00ns)   --->   "%wbuf_addr = getelementptr i32 %wbuf, i32 0, i32 %zext_ln48_1" [backward_fcc/backprop.cpp:48]   --->   Operation 787 'getelementptr' 'wbuf_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_199 : Operation 788 [1/1] (3.25ns)   --->   "%store_ln48 = store i32 %bitcast_ln48, i14 %wbuf_addr" [backward_fcc/backprop.cpp:48]   --->   Operation 788 'store' 'store_ln48' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_199 : Operation 789 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph47.preheader"   --->   Operation 789 'br' 'br_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 200 <SV = 39> <Delay = 1.58>
ST_200 : Operation 790 [1/1] (1.58ns)   --->   "%br_ln52 = br void %.lr.ph37.preheader" [backward_fcc/backprop.cpp:52]   --->   Operation 790 'br' 'br_ln52' <Predicate = true> <Delay = 1.58>

State 201 <SV = 40> <Delay = 6.76>
ST_201 : Operation 791 [1/1] (0.00ns)   --->   "%indvar_flatten26 = phi i63 %add_ln52_1, void %._crit_edge33.loopexit, i63 0, void %.lr.ph37.preheader.preheader" [backward_fcc/backprop.cpp:52]   --->   Operation 791 'phi' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 792 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %select_ln52_3, void %._crit_edge33.loopexit, i31 0, void %.lr.ph37.preheader.preheader" [backward_fcc/backprop.cpp:52]   --->   Operation 792 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 793 [1/1] (0.00ns)   --->   "%j_2 = phi i32 %add_ln53, void %._crit_edge33.loopexit, i32 0, void %.lr.ph37.preheader.preheader" [backward_fcc/backprop.cpp:53]   --->   Operation 793 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 794 [1/1] (3.49ns)   --->   "%add_ln52_1 = add i63 %indvar_flatten26, i63 1" [backward_fcc/backprop.cpp:52]   --->   Operation 794 'add' 'add_ln52_1' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 795 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 795 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 796 [1/1] (2.78ns)   --->   "%icmp_ln52 = icmp_eq  i63 %indvar_flatten26, i63 %mul_ln40" [backward_fcc/backprop.cpp:52]   --->   Operation 796 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 797 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %._crit_edge33.loopexit, void %.lr.ph27.preheader" [backward_fcc/backprop.cpp:52]   --->   Operation 797 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 798 [1/1] (2.52ns)   --->   "%add_ln52 = add i31 %i_2, i31 1" [backward_fcc/backprop.cpp:52]   --->   Operation 798 'add' 'add_ln52' <Predicate = (!icmp_ln52)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 799 [1/1] (2.47ns)   --->   "%icmp_ln53 = icmp_eq  i32 %j_2, i32 %xdim_read" [backward_fcc/backprop.cpp:53]   --->   Operation 799 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln52)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 800 [1/1] (0.69ns)   --->   "%select_ln52 = select i1 %icmp_ln53, i32 0, i32 %j_2" [backward_fcc/backprop.cpp:52]   --->   Operation 800 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_201 : Operation 801 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i31 %add_ln52" [backward_fcc/backprop.cpp:52]   --->   Operation 801 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_201 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln52_1 = trunc i31 %i_2" [backward_fcc/backprop.cpp:52]   --->   Operation 802 'trunc' 'trunc_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_201 : Operation 803 [1/1] (0.99ns)   --->   "%select_ln52_2 = select i1 %icmp_ln53, i7 %trunc_ln52, i7 %trunc_ln52_1" [backward_fcc/backprop.cpp:52]   --->   Operation 803 'select' 'select_ln52_2' <Predicate = (!icmp_ln52)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_201 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i7 %select_ln52_2" [backward_fcc/backprop.cpp:52]   --->   Operation 804 'zext' 'zext_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_201 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i7 %select_ln52_2" [backward_fcc/backprop.cpp:54]   --->   Operation 805 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_201 : Operation 806 [3/3] (1.05ns) (grouped into DSP with root node add_ln54)   --->   "%mul_ln54 = mul i14 %zext_ln54_1, i14 100" [backward_fcc/backprop.cpp:54]   --->   Operation 806 'mul' 'mul_ln54' <Predicate = (!icmp_ln52)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 807 [1/1] (0.00ns)   --->   "%dybuf_addr_1 = getelementptr i32 %dybuf, i32 0, i32 %zext_ln52" [backward_fcc/backprop.cpp:52]   --->   Operation 807 'getelementptr' 'dybuf_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_201 : Operation 808 [2/2] (3.25ns)   --->   "%dybuf_load = load i7 %dybuf_addr_1" [backward_fcc/backprop.cpp:52]   --->   Operation 808 'load' 'dybuf_load' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_201 : Operation 809 [1/1] (0.73ns)   --->   "%select_ln52_3 = select i1 %icmp_ln53, i31 %add_ln52, i31 %i_2" [backward_fcc/backprop.cpp:52]   --->   Operation 809 'select' 'select_ln52_3' <Predicate = (!icmp_ln52)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_201 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %select_ln52" [backward_fcc/backprop.cpp:54]   --->   Operation 810 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_201 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i14 %trunc_ln54" [backward_fcc/backprop.cpp:54]   --->   Operation 811 'zext' 'zext_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_201 : Operation 812 [1/1] (0.00ns)   --->   "%xbuf_addr_1 = getelementptr i32 %xbuf, i32 0, i32 %zext_ln54" [backward_fcc/backprop.cpp:55]   --->   Operation 812 'getelementptr' 'xbuf_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_201 : Operation 813 [2/2] (3.25ns)   --->   "%xbuf_load = load i7 %xbuf_addr_1" [backward_fcc/backprop.cpp:55]   --->   Operation 813 'load' 'xbuf_load' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_201 : Operation 814 [1/1] (2.55ns)   --->   "%add_ln53 = add i32 %select_ln52, i32 1" [backward_fcc/backprop.cpp:53]   --->   Operation 814 'add' 'add_ln53' <Predicate = (!icmp_ln52)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 41> <Delay = 3.25>
ST_202 : Operation 815 [2/3] (1.05ns) (grouped into DSP with root node add_ln54)   --->   "%mul_ln54 = mul i14 %zext_ln54_1, i14 100" [backward_fcc/backprop.cpp:54]   --->   Operation 815 'mul' 'mul_ln54' <Predicate = (!icmp_ln52)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_202 : Operation 816 [1/2] (3.25ns)   --->   "%dybuf_load = load i7 %dybuf_addr_1" [backward_fcc/backprop.cpp:52]   --->   Operation 816 'load' 'dybuf_load' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_202 : Operation 817 [1/2] (3.25ns)   --->   "%xbuf_load = load i7 %xbuf_addr_1" [backward_fcc/backprop.cpp:55]   --->   Operation 817 'load' 'xbuf_load' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 203 <SV = 42> <Delay = 5.70>
ST_203 : Operation 818 [1/3] (0.00ns) (grouped into DSP with root node add_ln54)   --->   "%mul_ln54 = mul i14 %zext_ln54_1, i14 100" [backward_fcc/backprop.cpp:54]   --->   Operation 818 'mul' 'mul_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_203 : Operation 819 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln54 = add i14 %mul_ln54, i14 %trunc_ln54" [backward_fcc/backprop.cpp:54]   --->   Operation 819 'add' 'add_ln54' <Predicate = (!icmp_ln52)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_203 : Operation 820 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %dybuf_load, i32 %xbuf_load" [backward_fcc/backprop.cpp:55]   --->   Operation 820 'fmul' 'mul1' <Predicate = (!icmp_ln52)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 43> <Delay = 5.70>
ST_204 : Operation 821 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln54 = add i14 %mul_ln54, i14 %trunc_ln54" [backward_fcc/backprop.cpp:54]   --->   Operation 821 'add' 'add_ln54' <Predicate = (!icmp_ln52)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_204 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i14 %add_ln54" [backward_fcc/backprop.cpp:54]   --->   Operation 822 'zext' 'zext_ln54_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_204 : Operation 823 [1/1] (0.00ns)   --->   "%wbuf_addr_1 = getelementptr i32 %wbuf, i32 0, i32 %zext_ln54_2" [backward_fcc/backprop.cpp:54]   --->   Operation 823 'getelementptr' 'wbuf_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_204 : Operation 824 [1/1] (0.00ns)   --->   "%dwbuf_addr_1 = getelementptr i32 %dwbuf, i32 0, i32 %zext_ln54_2" [backward_fcc/backprop.cpp:55]   --->   Operation 824 'getelementptr' 'dwbuf_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_204 : Operation 825 [2/2] (3.25ns)   --->   "%wbuf_load = load i14 %wbuf_addr_1" [backward_fcc/backprop.cpp:54]   --->   Operation 825 'load' 'wbuf_load' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_204 : Operation 826 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %dybuf_load, i32 %xbuf_load" [backward_fcc/backprop.cpp:55]   --->   Operation 826 'fmul' 'mul1' <Predicate = (!icmp_ln52)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 44> <Delay = 5.70>
ST_205 : Operation 827 [1/2] (3.25ns)   --->   "%wbuf_load = load i14 %wbuf_addr_1" [backward_fcc/backprop.cpp:54]   --->   Operation 827 'load' 'wbuf_load' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_205 : Operation 828 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %dybuf_load, i32 %xbuf_load" [backward_fcc/backprop.cpp:55]   --->   Operation 828 'fmul' 'mul1' <Predicate = (!icmp_ln52)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 829 [2/2] (3.25ns)   --->   "%dwbuf_load = load i14 %dwbuf_addr_1" [backward_fcc/backprop.cpp:55]   --->   Operation 829 'load' 'dwbuf_load' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 206 <SV = 45> <Delay = 5.70>
ST_206 : Operation 830 [4/4] (5.70ns)   --->   "%mul = fmul i32 %dybuf_load, i32 %wbuf_load" [backward_fcc/backprop.cpp:54]   --->   Operation 830 'fmul' 'mul' <Predicate = (!icmp_ln52)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 831 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %dybuf_load, i32 %xbuf_load" [backward_fcc/backprop.cpp:55]   --->   Operation 831 'fmul' 'mul1' <Predicate = (!icmp_ln52)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 832 [1/2] (3.25ns)   --->   "%dwbuf_load = load i14 %dwbuf_addr_1" [backward_fcc/backprop.cpp:55]   --->   Operation 832 'load' 'dwbuf_load' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 207 <SV = 46> <Delay = 7.25>
ST_207 : Operation 833 [3/4] (5.70ns)   --->   "%mul = fmul i32 %dybuf_load, i32 %wbuf_load" [backward_fcc/backprop.cpp:54]   --->   Operation 833 'fmul' 'mul' <Predicate = (!icmp_ln52)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 834 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %dwbuf_load, i32 %mul1" [backward_fcc/backprop.cpp:55]   --->   Operation 834 'fadd' 'add1' <Predicate = (!icmp_ln52)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 47> <Delay = 7.25>
ST_208 : Operation 835 [2/4] (5.70ns)   --->   "%mul = fmul i32 %dybuf_load, i32 %wbuf_load" [backward_fcc/backprop.cpp:54]   --->   Operation 835 'fmul' 'mul' <Predicate = (!icmp_ln52)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 836 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %dwbuf_load, i32 %mul1" [backward_fcc/backprop.cpp:55]   --->   Operation 836 'fadd' 'add1' <Predicate = (!icmp_ln52)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 48> <Delay = 7.25>
ST_209 : Operation 837 [1/4] (5.70ns)   --->   "%mul = fmul i32 %dybuf_load, i32 %wbuf_load" [backward_fcc/backprop.cpp:54]   --->   Operation 837 'fmul' 'mul' <Predicate = (!icmp_ln52)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 838 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %dwbuf_load, i32 %mul1" [backward_fcc/backprop.cpp:55]   --->   Operation 838 'fadd' 'add1' <Predicate = (!icmp_ln52)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 49> <Delay = 7.25>
ST_210 : Operation 839 [1/1] (0.00ns)   --->   "%dxbuf_addr_1 = getelementptr i32 %dxbuf, i32 0, i32 %zext_ln54" [backward_fcc/backprop.cpp:54]   --->   Operation 839 'getelementptr' 'dxbuf_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_210 : Operation 840 [1/1] (3.25ns)   --->   "%store_ln54 = store i32 %mul, i7 %dxbuf_addr_1" [backward_fcc/backprop.cpp:54]   --->   Operation 840 'store' 'store_ln54' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_210 : Operation 841 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %dwbuf_load, i32 %mul1" [backward_fcc/backprop.cpp:55]   --->   Operation 841 'fadd' 'add1' <Predicate = (!icmp_ln52)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 50> <Delay = 7.25>
ST_211 : Operation 842 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %dwbuf_load, i32 %mul1" [backward_fcc/backprop.cpp:55]   --->   Operation 842 'fadd' 'add1' <Predicate = (!icmp_ln52)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 51> <Delay = 3.25>
ST_212 : Operation 843 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_52_5_VITIS_LOOP_53_6_str"   --->   Operation 843 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_212 : Operation 844 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 844 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_212 : Operation 845 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [backward_fcc/backprop.cpp:53]   --->   Operation 845 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_212 : Operation 846 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %add1, i14 %dwbuf_addr_1" [backward_fcc/backprop.cpp:55]   --->   Operation 846 'store' 'store_ln55' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_212 : Operation 847 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph37.preheader"   --->   Operation 847 'br' 'br_ln0' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 213 <SV = 41> <Delay = 1.58>
ST_213 : Operation 848 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph27"   --->   Operation 848 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 214 <SV = 42> <Delay = 3.25>
ST_214 : Operation 849 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln60, void %.split23, i31 0, void %.lr.ph27.preheader" [backward_fcc/backprop.cpp:60]   --->   Operation 849 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 850 [1/1] (2.52ns)   --->   "%add_ln60 = add i31 %i_3, i31 1" [backward_fcc/backprop.cpp:60]   --->   Operation 850 'add' 'add_ln60' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 851 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 851 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 852 [1/1] (2.47ns)   --->   "%icmp_ln60 = icmp_eq  i31 %i_3, i31 %trunc_ln36" [backward_fcc/backprop.cpp:60]   --->   Operation 852 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 853 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 853 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 854 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %.split23, void %._crit_edge28.loopexit" [backward_fcc/backprop.cpp:60]   --->   Operation 854 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i31 %i_3" [backward_fcc/backprop.cpp:61]   --->   Operation 855 'trunc' 'trunc_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_214 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i7 %trunc_ln61" [backward_fcc/backprop.cpp:61]   --->   Operation 856 'zext' 'zext_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_214 : Operation 857 [1/1] (0.00ns)   --->   "%dybuf_addr_2 = getelementptr i32 %dybuf, i32 0, i32 %zext_ln61" [backward_fcc/backprop.cpp:61]   --->   Operation 857 'getelementptr' 'dybuf_addr_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_214 : Operation 858 [2/2] (3.25ns)   --->   "%dybuf_load_1 = load i7 %dybuf_addr_2" [backward_fcc/backprop.cpp:61]   --->   Operation 858 'load' 'dybuf_load_1' <Predicate = (!icmp_ln60)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_214 : Operation 859 [1/1] (0.00ns)   --->   "%dbbuf_addr_1 = getelementptr i32 %dbbuf, i32 0, i32 %zext_ln61" [backward_fcc/backprop.cpp:61]   --->   Operation 859 'getelementptr' 'dbbuf_addr_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_214 : Operation 860 [2/2] (3.25ns)   --->   "%dbbuf_load = load i7 %dbbuf_addr_1" [backward_fcc/backprop.cpp:61]   --->   Operation 860 'load' 'dbbuf_load' <Predicate = (!icmp_ln60)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 215 <SV = 43> <Delay = 3.25>
ST_215 : Operation 861 [1/2] (3.25ns)   --->   "%dybuf_load_1 = load i7 %dybuf_addr_2" [backward_fcc/backprop.cpp:61]   --->   Operation 861 'load' 'dybuf_load_1' <Predicate = (!icmp_ln60)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_215 : Operation 862 [1/2] (3.25ns)   --->   "%dbbuf_load = load i7 %dbbuf_addr_1" [backward_fcc/backprop.cpp:61]   --->   Operation 862 'load' 'dbbuf_load' <Predicate = (!icmp_ln60)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 216 <SV = 44> <Delay = 7.25>
ST_216 : Operation 863 [5/5] (7.25ns)   --->   "%add = fadd i32 %dbbuf_load, i32 %dybuf_load_1" [backward_fcc/backprop.cpp:61]   --->   Operation 863 'fadd' 'add' <Predicate = (!icmp_ln60)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 45> <Delay = 7.25>
ST_217 : Operation 864 [4/5] (7.25ns)   --->   "%add = fadd i32 %dbbuf_load, i32 %dybuf_load_1" [backward_fcc/backprop.cpp:61]   --->   Operation 864 'fadd' 'add' <Predicate = (!icmp_ln60)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 46> <Delay = 7.25>
ST_218 : Operation 865 [3/5] (7.25ns)   --->   "%add = fadd i32 %dbbuf_load, i32 %dybuf_load_1" [backward_fcc/backprop.cpp:61]   --->   Operation 865 'fadd' 'add' <Predicate = (!icmp_ln60)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 47> <Delay = 7.25>
ST_219 : Operation 866 [2/5] (7.25ns)   --->   "%add = fadd i32 %dbbuf_load, i32 %dybuf_load_1" [backward_fcc/backprop.cpp:61]   --->   Operation 866 'fadd' 'add' <Predicate = (!icmp_ln60)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 48> <Delay = 7.25>
ST_220 : Operation 867 [1/5] (7.25ns)   --->   "%add = fadd i32 %dbbuf_load, i32 %dybuf_load_1" [backward_fcc/backprop.cpp:61]   --->   Operation 867 'fadd' 'add' <Predicate = (!icmp_ln60)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 49> <Delay = 3.25>
ST_221 : Operation 868 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [backward_fcc/backprop.cpp:60]   --->   Operation 868 'specloopname' 'specloopname_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_221 : Operation 869 [1/1] (3.25ns)   --->   "%store_ln61 = store i32 %add, i7 %dbbuf_addr_1" [backward_fcc/backprop.cpp:61]   --->   Operation 869 'store' 'store_ln61' <Predicate = (!icmp_ln60)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_221 : Operation 870 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph27"   --->   Operation 870 'br' 'br_ln0' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 222 <SV = 43> <Delay = 7.30>
ST_222 : Operation 871 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge28"   --->   Operation 871 'br' 'br_ln0' <Predicate = (icmp_ln40)> <Delay = 1.58>
ST_222 : Operation 872 [1/1] (0.00ns)   --->   "%cmp54_pr = phi i1 0, void %loop-memcpy-residual-header84, i1 1, void %._crit_edge28.loopexit"   --->   Operation 872 'phi' 'cmp54_pr' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 873 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln36, void %loop-memcpy-residual-header78, void %loop-memcpy-expansion75.preheader" [backward_fcc/backprop.cpp:65]   --->   Operation 873 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 874 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %db_read, i32 2, i32 31"   --->   Operation 874 'partselect' 'p_cast5' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_222 : Operation 875 [1/1] (0.00ns)   --->   "%p_cast5_cast = sext i30 %p_cast5"   --->   Operation 875 'sext' 'p_cast5_cast' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_222 : Operation 876 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i32 %p_cast5_cast"   --->   Operation 876 'getelementptr' 'gmem_addr_6' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_222 : Operation 877 [1/1] (7.30ns)   --->   "%empty_44 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_6, i32 %ydim_read"   --->   Operation 877 'writereq' 'empty_44' <Predicate = (icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 878 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion75"   --->   Operation 878 'br' 'br_ln0' <Predicate = (icmp_ln36)> <Delay = 1.58>

State 223 <SV = 44> <Delay = 3.46>
ST_223 : Operation 879 [1/1] (0.00ns)   --->   "%loop_index76 = phi i62 %empty_45, void %loop-memcpy-expansion75.split, i62 0, void %loop-memcpy-expansion75.preheader"   --->   Operation 879 'phi' 'loop_index76' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 880 [1/1] (3.46ns)   --->   "%empty_45 = add i62 %loop_index76, i62 1"   --->   Operation 880 'add' 'empty_45' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 881 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 881 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 882 [1/1] (2.79ns)   --->   "%exitcond12122 = icmp_eq  i62 %loop_index76, i62 %sext_ln36" [backward_fcc/backprop.cpp:36]   --->   Operation 882 'icmp' 'exitcond12122' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 883 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 883 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 884 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %exitcond12122, void %loop-memcpy-expansion75.split, void %loop-memcpy-residual-header78.loopexit" [backward_fcc/backprop.cpp:36]   --->   Operation 884 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 885 [1/1] (0.00ns)   --->   "%empty_47 = trunc i62 %loop_index76"   --->   Operation 885 'trunc' 'empty_47' <Predicate = (!exitcond12122)> <Delay = 0.00>
ST_223 : Operation 886 [1/1] (0.00ns)   --->   "%loop_index76_cast_cast = zext i7 %empty_47"   --->   Operation 886 'zext' 'loop_index76_cast_cast' <Predicate = (!exitcond12122)> <Delay = 0.00>
ST_223 : Operation 887 [1/1] (0.00ns)   --->   "%dbbuf_addr_2 = getelementptr i32 %dbbuf, i32 0, i32 %loop_index76_cast_cast"   --->   Operation 887 'getelementptr' 'dbbuf_addr_2' <Predicate = (!exitcond12122)> <Delay = 0.00>
ST_223 : Operation 888 [2/2] (3.25ns)   --->   "%dbbuf_load_1 = load i7 %dbbuf_addr_2"   --->   Operation 888 'load' 'dbbuf_load_1' <Predicate = (!exitcond12122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 224 <SV = 45> <Delay = 3.25>
ST_224 : Operation 889 [1/2] (3.25ns)   --->   "%dbbuf_load_1 = load i7 %dbbuf_addr_2"   --->   Operation 889 'load' 'dbbuf_load_1' <Predicate = (!exitcond12122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 225 <SV = 46> <Delay = 7.30>
ST_225 : Operation 890 [1/1] (0.00ns)   --->   "%empty_48 = bitcast i32 %dbbuf_load_1"   --->   Operation 890 'bitcast' 'empty_48' <Predicate = (!exitcond12122)> <Delay = 0.00>
ST_225 : Operation 891 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_6, i32 %empty_48, i4 15"   --->   Operation 891 'write' 'write_ln0' <Predicate = (!exitcond12122)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_225 : Operation 892 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion75"   --->   Operation 892 'br' 'br_ln0' <Predicate = (!exitcond12122)> <Delay = 0.00>

State 226 <SV = 45> <Delay = 7.30>
ST_226 : Operation 893 [5/5] (7.30ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [backward_fcc/backprop.cpp:66]   --->   Operation 893 'writeresp' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 46> <Delay = 7.30>
ST_227 : Operation 894 [4/5] (7.30ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [backward_fcc/backprop.cpp:66]   --->   Operation 894 'writeresp' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 47> <Delay = 7.30>
ST_228 : Operation 895 [3/5] (7.30ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [backward_fcc/backprop.cpp:66]   --->   Operation 895 'writeresp' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 48> <Delay = 7.30>
ST_229 : Operation 896 [2/5] (7.30ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [backward_fcc/backprop.cpp:66]   --->   Operation 896 'writeresp' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 49> <Delay = 7.30>
ST_230 : Operation 897 [1/5] (7.30ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [backward_fcc/backprop.cpp:66]   --->   Operation 897 'writeresp' 'empty_66' <Predicate = (icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_230 : Operation 898 [1/1] (0.00ns)   --->   "%br_ln66 = br void %loop-memcpy-residual-header78" [backward_fcc/backprop.cpp:66]   --->   Operation 898 'br' 'br_ln66' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_230 : Operation 899 [2/2] (6.91ns)   --->   "%mul_ln66 = mul i32 %ydim_read, i32 %xdim_read" [backward_fcc/backprop.cpp:66]   --->   Operation 899 'mul' 'mul_ln66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 50> <Delay = 6.91>
ST_231 : Operation 900 [1/2] (6.91ns)   --->   "%mul_ln66 = mul i32 %ydim_read, i32 %xdim_read" [backward_fcc/backprop.cpp:66]   --->   Operation 900 'mul' 'mul_ln66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 51> <Delay = 2.47>
ST_232 : Operation 901 [1/1] (2.47ns)   --->   "%icmp_ln66 = icmp_eq  i32 %mul_ln66, i32 0" [backward_fcc/backprop.cpp:66]   --->   Operation 901 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 52> <Delay = 7.30>
ST_233 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i32 %mul_ln66" [backward_fcc/backprop.cpp:66]   --->   Operation 902 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 903 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %loop-memcpy-expansion69.preheader, void %loop-memcpy-residual-header66" [backward_fcc/backprop.cpp:66]   --->   Operation 903 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 904 [1/1] (0.00ns)   --->   "%p_cast8 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %dw_read, i32 2, i32 31"   --->   Operation 904 'partselect' 'p_cast8' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_233 : Operation 905 [1/1] (0.00ns)   --->   "%p_cast8_cast = sext i30 %p_cast8"   --->   Operation 905 'sext' 'p_cast8_cast' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_233 : Operation 906 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i32 %p_cast8_cast"   --->   Operation 906 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_233 : Operation 907 [1/1] (7.30ns)   --->   "%empty_67 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_7, i32 %mul_ln66" [backward_fcc/backprop.cpp:66]   --->   Operation 907 'writereq' 'empty_67' <Predicate = (!icmp_ln66)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_233 : Operation 908 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion69"   --->   Operation 908 'br' 'br_ln0' <Predicate = (!icmp_ln66)> <Delay = 1.58>

State 234 <SV = 53> <Delay = 3.46>
ST_234 : Operation 909 [1/1] (0.00ns)   --->   "%loop_index70 = phi i62 %empty_49, void %loop-memcpy-expansion69.split, i62 0, void %loop-memcpy-expansion69.preheader"   --->   Operation 909 'phi' 'loop_index70' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 910 [1/1] (3.46ns)   --->   "%empty_49 = add i62 %loop_index70, i62 1"   --->   Operation 910 'add' 'empty_49' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 911 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 911 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 912 [1/1] (2.79ns)   --->   "%exitcond12021 = icmp_eq  i62 %loop_index70, i62 %sext_ln66" [backward_fcc/backprop.cpp:66]   --->   Operation 912 'icmp' 'exitcond12021' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 913 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 913 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 914 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %exitcond12021, void %loop-memcpy-expansion69.split, void %loop-memcpy-expansion63.preheader" [backward_fcc/backprop.cpp:66]   --->   Operation 914 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 915 [1/1] (0.00ns)   --->   "%empty_51 = trunc i62 %loop_index70"   --->   Operation 915 'trunc' 'empty_51' <Predicate = (!exitcond12021)> <Delay = 0.00>
ST_234 : Operation 916 [1/1] (0.00ns)   --->   "%loop_index70_cast_cast = zext i14 %empty_51"   --->   Operation 916 'zext' 'loop_index70_cast_cast' <Predicate = (!exitcond12021)> <Delay = 0.00>
ST_234 : Operation 917 [1/1] (0.00ns)   --->   "%dwbuf_addr_2 = getelementptr i32 %dwbuf, i32 0, i32 %loop_index70_cast_cast"   --->   Operation 917 'getelementptr' 'dwbuf_addr_2' <Predicate = (!exitcond12021)> <Delay = 0.00>
ST_234 : Operation 918 [2/2] (3.25ns)   --->   "%dwbuf_load_1 = load i14 %dwbuf_addr_2"   --->   Operation 918 'load' 'dwbuf_load_1' <Predicate = (!exitcond12021)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 235 <SV = 54> <Delay = 3.25>
ST_235 : Operation 919 [1/2] (3.25ns)   --->   "%dwbuf_load_1 = load i14 %dwbuf_addr_2"   --->   Operation 919 'load' 'dwbuf_load_1' <Predicate = (!exitcond12021)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 236 <SV = 55> <Delay = 7.30>
ST_236 : Operation 920 [1/1] (0.00ns)   --->   "%empty_52 = bitcast i32 %dwbuf_load_1"   --->   Operation 920 'bitcast' 'empty_52' <Predicate = (!exitcond12021)> <Delay = 0.00>
ST_236 : Operation 921 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_7, i32 %empty_52, i4 15"   --->   Operation 921 'write' 'write_ln0' <Predicate = (!exitcond12021)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_236 : Operation 922 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion69"   --->   Operation 922 'br' 'br_ln0' <Predicate = (!exitcond12021)> <Delay = 0.00>

State 237 <SV = 54> <Delay = 7.30>
ST_237 : Operation 923 [5/5] (7.30ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7"   --->   Operation 923 'writeresp' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 238 <SV = 55> <Delay = 7.30>
ST_238 : Operation 924 [4/5] (7.30ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7"   --->   Operation 924 'writeresp' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 56> <Delay = 7.30>
ST_239 : Operation 925 [3/5] (7.30ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7"   --->   Operation 925 'writeresp' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 57> <Delay = 7.30>
ST_240 : Operation 926 [2/5] (7.30ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7"   --->   Operation 926 'writeresp' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 58> <Delay = 7.30>
ST_241 : Operation 927 [1/5] (7.30ns)   --->   "%empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7"   --->   Operation 927 'writeresp' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_241 : Operation 928 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w_read, i32 2, i32 31"   --->   Operation 928 'partselect' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 929 [1/1] (0.00ns)   --->   "%p_cast13_cast = sext i30 %p_cast4"   --->   Operation 929 'sext' 'p_cast13_cast' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 930 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i32 %p_cast13_cast"   --->   Operation 930 'getelementptr' 'gmem_addr_8' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 931 [1/1] (7.30ns)   --->   "%empty_65 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_8, i32 %mul_ln66" [backward_fcc/backprop.cpp:66]   --->   Operation 931 'writereq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_241 : Operation 932 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion63"   --->   Operation 932 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 242 <SV = 59> <Delay = 3.46>
ST_242 : Operation 933 [1/1] (0.00ns)   --->   "%loop_index64 = phi i62 %empty_53, void %loop-memcpy-expansion63.split, i62 0, void %loop-memcpy-expansion63.preheader"   --->   Operation 933 'phi' 'loop_index64' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 934 [1/1] (3.46ns)   --->   "%empty_53 = add i62 %loop_index64, i62 1"   --->   Operation 934 'add' 'empty_53' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 935 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 935 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 936 [1/1] (2.79ns)   --->   "%exitcond11920 = icmp_eq  i62 %loop_index64, i62 %sext_ln66" [backward_fcc/backprop.cpp:66]   --->   Operation 936 'icmp' 'exitcond11920' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 937 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 937 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 938 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %exitcond11920, void %loop-memcpy-expansion63.split, void %loop-memcpy-residual-header66.loopexit" [backward_fcc/backprop.cpp:66]   --->   Operation 938 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 939 [1/1] (0.00ns)   --->   "%empty_55 = trunc i62 %loop_index64"   --->   Operation 939 'trunc' 'empty_55' <Predicate = (!exitcond11920)> <Delay = 0.00>
ST_242 : Operation 940 [1/1] (0.00ns)   --->   "%loop_index64_cast_cast = zext i14 %empty_55"   --->   Operation 940 'zext' 'loop_index64_cast_cast' <Predicate = (!exitcond11920)> <Delay = 0.00>
ST_242 : Operation 941 [1/1] (0.00ns)   --->   "%wbuf_addr_2 = getelementptr i32 %wbuf, i32 0, i32 %loop_index64_cast_cast"   --->   Operation 941 'getelementptr' 'wbuf_addr_2' <Predicate = (!exitcond11920)> <Delay = 0.00>
ST_242 : Operation 942 [2/2] (3.25ns)   --->   "%wbuf_load_1 = load i14 %wbuf_addr_2"   --->   Operation 942 'load' 'wbuf_load_1' <Predicate = (!exitcond11920)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 243 <SV = 60> <Delay = 3.25>
ST_243 : Operation 943 [1/2] (3.25ns)   --->   "%wbuf_load_1 = load i14 %wbuf_addr_2"   --->   Operation 943 'load' 'wbuf_load_1' <Predicate = (!exitcond11920)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 244 <SV = 61> <Delay = 7.30>
ST_244 : Operation 944 [1/1] (0.00ns)   --->   "%empty_56 = bitcast i32 %wbuf_load_1"   --->   Operation 944 'bitcast' 'empty_56' <Predicate = (!exitcond11920)> <Delay = 0.00>
ST_244 : Operation 945 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_8, i32 %empty_56, i4 15"   --->   Operation 945 'write' 'write_ln0' <Predicate = (!exitcond11920)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_244 : Operation 946 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion63"   --->   Operation 946 'br' 'br_ln0' <Predicate = (!exitcond11920)> <Delay = 0.00>

State 245 <SV = 60> <Delay = 7.30>
ST_245 : Operation 947 [5/5] (7.30ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8" [backward_fcc/backprop.cpp:68]   --->   Operation 947 'writeresp' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 61> <Delay = 7.30>
ST_246 : Operation 948 [4/5] (7.30ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8" [backward_fcc/backprop.cpp:68]   --->   Operation 948 'writeresp' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 247 <SV = 62> <Delay = 7.30>
ST_247 : Operation 949 [3/5] (7.30ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8" [backward_fcc/backprop.cpp:68]   --->   Operation 949 'writeresp' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 248 <SV = 63> <Delay = 7.30>
ST_248 : Operation 950 [2/5] (7.30ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8" [backward_fcc/backprop.cpp:68]   --->   Operation 950 'writeresp' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 249 <SV = 64> <Delay = 7.30>
ST_249 : Operation 951 [1/5] (7.30ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8" [backward_fcc/backprop.cpp:68]   --->   Operation 951 'writeresp' 'empty_62' <Predicate = (!icmp_ln66)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_249 : Operation 952 [1/1] (0.00ns)   --->   "%br_ln68 = br void %loop-memcpy-residual-header66" [backward_fcc/backprop.cpp:68]   --->   Operation 952 'br' 'br_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_249 : Operation 953 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln35, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader" [backward_fcc/backprop.cpp:68]   --->   Operation 953 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 954 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %dx_read, i32 2, i32 31"   --->   Operation 954 'partselect' 'p_cast6' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_249 : Operation 955 [1/1] (0.00ns)   --->   "%p_cast10_cast = sext i30 %p_cast6"   --->   Operation 955 'sext' 'p_cast10_cast' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_249 : Operation 956 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i32 %p_cast10_cast"   --->   Operation 956 'getelementptr' 'gmem_addr_9' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_249 : Operation 957 [1/1] (7.30ns)   --->   "%empty_63 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_9, i32 %xdim_read"   --->   Operation 957 'writereq' 'empty_63' <Predicate = (icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_249 : Operation 958 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 958 'br' 'br_ln0' <Predicate = (icmp_ln35)> <Delay = 1.58>

State 250 <SV = 65> <Delay = 3.46>
ST_250 : Operation 959 [1/1] (0.00ns)   --->   "%loop_index = phi i62 %empty_57, void %loop-memcpy-expansion.split, i62 0, void %loop-memcpy-expansion.preheader"   --->   Operation 959 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 960 [1/1] (3.46ns)   --->   "%empty_57 = add i62 %loop_index, i62 1"   --->   Operation 960 'add' 'empty_57' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 961 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 961 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 962 [1/1] (2.79ns)   --->   "%exitcond11819 = icmp_eq  i62 %loop_index, i62 %sext_ln35" [backward_fcc/backprop.cpp:35]   --->   Operation 962 'icmp' 'exitcond11819' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 963 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 963 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 964 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %exitcond11819, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit" [backward_fcc/backprop.cpp:35]   --->   Operation 964 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 965 [1/1] (0.00ns)   --->   "%empty_59 = trunc i62 %loop_index"   --->   Operation 965 'trunc' 'empty_59' <Predicate = (!exitcond11819)> <Delay = 0.00>
ST_250 : Operation 966 [1/1] (0.00ns)   --->   "%loop_index_cast_cast = zext i7 %empty_59"   --->   Operation 966 'zext' 'loop_index_cast_cast' <Predicate = (!exitcond11819)> <Delay = 0.00>
ST_250 : Operation 967 [1/1] (0.00ns)   --->   "%dxbuf_addr_2 = getelementptr i32 %dxbuf, i32 0, i32 %loop_index_cast_cast"   --->   Operation 967 'getelementptr' 'dxbuf_addr_2' <Predicate = (!exitcond11819)> <Delay = 0.00>
ST_250 : Operation 968 [2/2] (3.25ns)   --->   "%dxbuf_load = load i7 %dxbuf_addr_2"   --->   Operation 968 'load' 'dxbuf_load' <Predicate = (!exitcond11819)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 251 <SV = 66> <Delay = 3.25>
ST_251 : Operation 969 [1/2] (3.25ns)   --->   "%dxbuf_load = load i7 %dxbuf_addr_2"   --->   Operation 969 'load' 'dxbuf_load' <Predicate = (!exitcond11819)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 252 <SV = 67> <Delay = 7.30>
ST_252 : Operation 970 [1/1] (0.00ns)   --->   "%empty_60 = bitcast i32 %dxbuf_load"   --->   Operation 970 'bitcast' 'empty_60' <Predicate = (!exitcond11819)> <Delay = 0.00>
ST_252 : Operation 971 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_9, i32 %empty_60, i4 15"   --->   Operation 971 'write' 'write_ln0' <Predicate = (!exitcond11819)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_252 : Operation 972 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 972 'br' 'br_ln0' <Predicate = (!exitcond11819)> <Delay = 0.00>

State 253 <SV = 66> <Delay = 7.30>
ST_253 : Operation 973 [5/5] (7.30ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [backward_fcc/backprop.cpp:70]   --->   Operation 973 'writeresp' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 254 <SV = 67> <Delay = 7.30>
ST_254 : Operation 974 [4/5] (7.30ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [backward_fcc/backprop.cpp:70]   --->   Operation 974 'writeresp' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 255 <SV = 68> <Delay = 7.30>
ST_255 : Operation 975 [3/5] (7.30ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [backward_fcc/backprop.cpp:70]   --->   Operation 975 'writeresp' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 256 <SV = 69> <Delay = 7.30>
ST_256 : Operation 976 [2/5] (7.30ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [backward_fcc/backprop.cpp:70]   --->   Operation 976 'writeresp' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 257 <SV = 70> <Delay = 7.30>
ST_257 : Operation 977 [1/5] (7.30ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [backward_fcc/backprop.cpp:70]   --->   Operation 977 'writeresp' 'empty_61' <Predicate = (icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_257 : Operation 978 [1/1] (0.00ns)   --->   "%br_ln70 = br void %loop-memcpy-residual-header" [backward_fcc/backprop.cpp:70]   --->   Operation 978 'br' 'br_ln70' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_257 : Operation 979 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %cmp54_pr, void %._crit_edge23, void %.lr.ph22" [backward_fcc/backprop.cpp:70]   --->   Operation 979 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 980 [1/1] (2.47ns)   --->   "%icmp_ln70 = icmp_slt  i32 %ydim_read, i32 1" [backward_fcc/backprop.cpp:70]   --->   Operation 980 'icmp' 'icmp_ln70' <Predicate = (cmp54_pr)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 981 [1/1] (0.73ns)   --->   "%select_ln70 = select i1 %icmp_ln70, i31 1, i31 %trunc_ln36" [backward_fcc/backprop.cpp:70]   --->   Operation 981 'select' 'select_ln70' <Predicate = (cmp54_pr)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 258 <SV = 71> <Delay = 6.91>
ST_258 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i31 %select_ln70" [backward_fcc/backprop.cpp:70]   --->   Operation 982 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i32 %xdim_read" [backward_fcc/backprop.cpp:70]   --->   Operation 983 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 984 [2/2] (6.91ns)   --->   "%mul_ln70 = mul i63 %zext_ln70, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:70]   --->   Operation 984 'mul' 'mul_ln70' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 72> <Delay = 6.91>
ST_259 : Operation 985 [1/2] (6.91ns)   --->   "%mul_ln70 = mul i63 %zext_ln70, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:70]   --->   Operation 985 'mul' 'mul_ln70' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 986 [1/1] (1.58ns)   --->   "%br_ln70 = br void" [backward_fcc/backprop.cpp:70]   --->   Operation 986 'br' 'br_ln70' <Predicate = true> <Delay = 1.58>

State 260 <SV = 73> <Delay = 5.72>
ST_260 : Operation 987 [1/1] (0.00ns)   --->   "%indvar_flatten38 = phi i63 0, void %.lr.ph22, i63 %add_ln70_2, void %BurstBB114" [backward_fcc/backprop.cpp:70]   --->   Operation 987 'phi' 'indvar_flatten38' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 988 [1/1] (0.00ns)   --->   "%i_4 = phi i31 0, void %.lr.ph22, i31 %select_ln70_2, void %BurstBB114" [backward_fcc/backprop.cpp:70]   --->   Operation 988 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 989 [1/1] (0.00ns)   --->   "%j_3 = phi i32 0, void %.lr.ph22, i32 %add_ln71, void %BurstBB114" [backward_fcc/backprop.cpp:71]   --->   Operation 989 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 990 [1/1] (3.49ns)   --->   "%add_ln70_2 = add i63 %indvar_flatten38, i63 1" [backward_fcc/backprop.cpp:70]   --->   Operation 990 'add' 'add_ln70_2' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 991 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 991 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 992 [1/1] (2.78ns)   --->   "%icmp_ln70_1 = icmp_eq  i63 %indvar_flatten38, i63 %mul_ln70" [backward_fcc/backprop.cpp:70]   --->   Operation 992 'icmp' 'icmp_ln70_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 993 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70_1, void %._crit_edge18.loopexit, void %._crit_edge23.loopexit" [backward_fcc/backprop.cpp:70]   --->   Operation 993 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 994 [1/1] (2.52ns)   --->   "%add_ln70 = add i31 %i_4, i31 1" [backward_fcc/backprop.cpp:70]   --->   Operation 994 'add' 'add_ln70' <Predicate = (!icmp_ln70_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 995 [1/1] (2.47ns)   --->   "%icmp_ln71 = icmp_eq  i32 %j_3, i32 %xdim_read" [backward_fcc/backprop.cpp:71]   --->   Operation 995 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln70_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 996 [1/1] (0.69ns)   --->   "%select_ln70_1 = select i1 %icmp_ln71, i32 0, i32 %j_3" [backward_fcc/backprop.cpp:70]   --->   Operation 996 'select' 'select_ln70_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_260 : Operation 997 [1/1] (0.73ns)   --->   "%select_ln70_2 = select i1 %icmp_ln71, i31 %add_ln70, i31 %i_4" [backward_fcc/backprop.cpp:70]   --->   Operation 997 'select' 'select_ln70_2' <Predicate = (!icmp_ln70_1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_260 : Operation 998 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i31 %select_ln70_2" [backward_fcc/backprop.cpp:70]   --->   Operation 998 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_260 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln70_1 = trunc i31 %select_ln70_2" [backward_fcc/backprop.cpp:70]   --->   Operation 999 'trunc' 'trunc_ln70_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_260 : Operation 1000 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i7 %trunc_ln70_1" [backward_fcc/backprop.cpp:72]   --->   Operation 1000 'zext' 'zext_ln72' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_260 : Operation 1001 [3/3] (1.05ns) (grouped into DSP with root node add_ln72)   --->   "%mul_ln72 = mul i14 %zext_ln72, i14 100" [backward_fcc/backprop.cpp:72]   --->   Operation 1001 'mul' 'mul_ln72' <Predicate = (!icmp_ln70_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_260 : Operation 1002 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i32 %select_ln70_1" [backward_fcc/backprop.cpp:72]   --->   Operation 1002 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_260 : Operation 1003 [67/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1003 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1004 [1/1] (2.55ns)   --->   "%add_ln71 = add i32 %select_ln70_1, i32 1" [backward_fcc/backprop.cpp:71]   --->   Operation 1004 'add' 'add_ln71' <Predicate = (!icmp_ln70_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1005 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1005 'br' 'br_ln0' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>

State 261 <SV = 74> <Delay = 6.91>
ST_261 : Operation 1006 [2/2] (6.91ns)   --->   "%mul_ln70_1 = mul i30 %trunc_ln70, i30 %trunc_ln35" [backward_fcc/backprop.cpp:70]   --->   Operation 1006 'mul' 'mul_ln70_1' <Predicate = (!icmp_ln70_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1007 [2/3] (1.05ns) (grouped into DSP with root node add_ln72)   --->   "%mul_ln72 = mul i14 %zext_ln72, i14 100" [backward_fcc/backprop.cpp:72]   --->   Operation 1007 'mul' 'mul_ln72' <Predicate = (!icmp_ln70_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 1008 [66/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1008 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1009 [67/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1009 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 75> <Delay = 6.91>
ST_262 : Operation 1010 [1/2] (6.91ns)   --->   "%mul_ln70_1 = mul i30 %trunc_ln70, i30 %trunc_ln35" [backward_fcc/backprop.cpp:70]   --->   Operation 1010 'mul' 'mul_ln70_1' <Predicate = (!icmp_ln70_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 1011 [1/3] (0.00ns) (grouped into DSP with root node add_ln72)   --->   "%mul_ln72 = mul i14 %zext_ln72, i14 100" [backward_fcc/backprop.cpp:72]   --->   Operation 1011 'mul' 'mul_ln72' <Predicate = (!icmp_ln70_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 1012 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72 = add i14 %mul_ln72, i14 %trunc_ln72" [backward_fcc/backprop.cpp:72]   --->   Operation 1012 'add' 'add_ln72' <Predicate = (!icmp_ln70_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 1013 [65/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1013 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 1014 [66/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1014 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 76> <Delay = 5.23>
ST_263 : Operation 1015 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72 = add i14 %mul_ln72, i14 %trunc_ln72" [backward_fcc/backprop.cpp:72]   --->   Operation 1015 'add' 'add_ln72' <Predicate = (!icmp_ln70_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_263 : Operation 1016 [64/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1016 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 1017 [65/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1017 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 77> <Delay = 5.23>
ST_264 : Operation 1018 [63/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1018 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 1019 [64/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1019 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 78> <Delay = 5.23>
ST_265 : Operation 1020 [62/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1020 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1021 [63/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1021 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 79> <Delay = 5.23>
ST_266 : Operation 1022 [61/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1022 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 1023 [62/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1023 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 80> <Delay = 5.23>
ST_267 : Operation 1024 [60/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1024 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 1025 [61/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1025 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 81> <Delay = 5.23>
ST_268 : Operation 1026 [59/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1026 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 1027 [60/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1027 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 82> <Delay = 5.23>
ST_269 : Operation 1028 [58/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1028 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 1029 [59/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1029 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 83> <Delay = 5.23>
ST_270 : Operation 1030 [57/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1030 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 1031 [58/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1031 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 84> <Delay = 5.23>
ST_271 : Operation 1032 [56/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1032 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1033 [57/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1033 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 85> <Delay = 5.23>
ST_272 : Operation 1034 [55/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1034 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1035 [56/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1035 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 86> <Delay = 5.23>
ST_273 : Operation 1036 [54/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1036 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 1037 [55/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1037 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 87> <Delay = 5.23>
ST_274 : Operation 1038 [53/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1038 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 1039 [54/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1039 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 88> <Delay = 5.23>
ST_275 : Operation 1040 [52/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1040 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 1041 [53/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1041 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 89> <Delay = 5.23>
ST_276 : Operation 1042 [51/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1042 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 1043 [52/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1043 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 90> <Delay = 5.23>
ST_277 : Operation 1044 [50/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1044 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 1045 [51/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1045 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 91> <Delay = 5.23>
ST_278 : Operation 1046 [49/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1046 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 1047 [50/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1047 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 92> <Delay = 5.23>
ST_279 : Operation 1048 [48/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1048 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 1049 [49/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1049 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 93> <Delay = 5.23>
ST_280 : Operation 1050 [47/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1050 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 1051 [48/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1051 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 94> <Delay = 5.23>
ST_281 : Operation 1052 [46/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1052 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 1053 [47/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1053 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 95> <Delay = 5.23>
ST_282 : Operation 1054 [45/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1054 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 1055 [46/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1055 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 96> <Delay = 5.23>
ST_283 : Operation 1056 [44/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1056 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 1057 [45/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1057 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 97> <Delay = 5.23>
ST_284 : Operation 1058 [43/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1058 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 1059 [44/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1059 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 98> <Delay = 5.23>
ST_285 : Operation 1060 [42/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1060 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 1061 [43/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1061 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 99> <Delay = 5.23>
ST_286 : Operation 1062 [41/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1062 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 1063 [42/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1063 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 100> <Delay = 5.23>
ST_287 : Operation 1064 [40/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1064 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 1065 [41/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1065 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 101> <Delay = 5.23>
ST_288 : Operation 1066 [39/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1066 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 1067 [40/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1067 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 102> <Delay = 5.23>
ST_289 : Operation 1068 [38/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1068 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 1069 [39/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1069 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 103> <Delay = 5.23>
ST_290 : Operation 1070 [1/1] (0.00ns)   --->   "%sext_ln72_1_mid2_v_v_v_v = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %mul_ln70_1, i2 0" [backward_fcc/backprop.cpp:70]   --->   Operation 1070 'bitconcatenate' 'sext_ln72_1_mid2_v_v_v_v' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_290 : Operation 1071 [1/1] (2.55ns)   --->   "%add_ln70_1 = add i32 %sext_ln72_1_mid2_v_v_v_v, i32 %dw_read" [backward_fcc/backprop.cpp:70]   --->   Operation 1071 'add' 'add_ln70_1' <Predicate = (!icmp_ln70_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln72_1_mid2_v = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln70_1, i32 2, i32 31" [backward_fcc/backprop.cpp:70]   --->   Operation 1072 'partselect' 'sext_ln72_1_mid2_v' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_290 : Operation 1073 [37/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1073 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 1074 [38/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1074 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 104> <Delay = 5.23>
ST_291 : Operation 1075 [36/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1075 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 1076 [37/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1076 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 105> <Delay = 5.23>
ST_292 : Operation 1077 [35/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1077 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 1078 [36/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1078 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 106> <Delay = 5.23>
ST_293 : Operation 1079 [34/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1079 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 1080 [35/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1080 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 107> <Delay = 5.23>
ST_294 : Operation 1081 [33/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1081 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 1082 [34/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1082 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 108> <Delay = 5.23>
ST_295 : Operation 1083 [32/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1083 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 1084 [33/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1084 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 109> <Delay = 5.23>
ST_296 : Operation 1085 [31/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1085 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 1086 [32/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1086 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 110> <Delay = 5.23>
ST_297 : Operation 1087 [30/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1087 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 1088 [31/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1088 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 111> <Delay = 5.23>
ST_298 : Operation 1089 [29/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1089 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 1090 [30/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1090 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 112> <Delay = 5.23>
ST_299 : Operation 1091 [28/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1091 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 1092 [29/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1092 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 113> <Delay = 5.23>
ST_300 : Operation 1093 [27/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1093 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 1094 [28/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1094 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 114> <Delay = 5.23>
ST_301 : Operation 1095 [26/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1095 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 1096 [27/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1096 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 115> <Delay = 5.23>
ST_302 : Operation 1097 [25/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1097 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 1098 [26/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1098 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 116> <Delay = 5.23>
ST_303 : Operation 1099 [24/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1099 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 1100 [25/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1100 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 117> <Delay = 5.23>
ST_304 : Operation 1101 [23/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1101 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 1102 [24/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1102 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 118> <Delay = 5.23>
ST_305 : Operation 1103 [22/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1103 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1104 [23/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1104 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 119> <Delay = 5.23>
ST_306 : Operation 1105 [21/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1105 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1106 [22/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1106 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 120> <Delay = 5.23>
ST_307 : Operation 1107 [20/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1107 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 1108 [21/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1108 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 121> <Delay = 5.23>
ST_308 : Operation 1109 [19/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1109 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1110 [20/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1110 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 122> <Delay = 5.23>
ST_309 : Operation 1111 [18/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1111 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1112 [19/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1112 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 123> <Delay = 5.23>
ST_310 : Operation 1113 [17/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1113 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 1114 [18/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1114 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 124> <Delay = 5.23>
ST_311 : Operation 1115 [16/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1115 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 1116 [17/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1116 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 125> <Delay = 5.23>
ST_312 : Operation 1117 [15/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1117 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 1118 [16/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1118 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 126> <Delay = 5.23>
ST_313 : Operation 1119 [14/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1119 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 1120 [15/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1120 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 127> <Delay = 5.23>
ST_314 : Operation 1121 [13/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1121 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 1122 [14/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1122 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 128> <Delay = 5.23>
ST_315 : Operation 1123 [12/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1123 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 1124 [13/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1124 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 129> <Delay = 5.23>
ST_316 : Operation 1125 [11/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1125 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 1126 [12/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1126 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 130> <Delay = 5.23>
ST_317 : Operation 1127 [10/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1127 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 1128 [11/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1128 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 131> <Delay = 5.23>
ST_318 : Operation 1129 [9/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1129 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 1130 [10/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1130 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 132> <Delay = 5.23>
ST_319 : Operation 1131 [8/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1131 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 1132 [9/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1132 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 133> <Delay = 5.23>
ST_320 : Operation 1133 [7/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1133 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 1134 [8/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1134 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 134> <Delay = 5.23>
ST_321 : Operation 1135 [6/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1135 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 1136 [7/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1136 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 135> <Delay = 5.23>
ST_322 : Operation 1137 [5/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1137 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 1138 [6/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1138 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 136> <Delay = 5.23>
ST_323 : Operation 1139 [4/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1139 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 1140 [5/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1140 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 137> <Delay = 5.23>
ST_324 : Operation 1141 [3/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1141 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 1142 [4/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1142 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 138> <Delay = 5.23>
ST_325 : Operation 1143 [2/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1143 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 1144 [3/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1144 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 139> <Delay = 5.23>
ST_326 : Operation 1145 [1/67] (5.23ns)   --->   "%urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1145 'urem' 'urem_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 1146 [2/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1146 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 140> <Delay = 5.23>
ST_327 : Operation 1147 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i14 %add_ln72" [backward_fcc/backprop.cpp:72]   --->   Operation 1147 'zext' 'zext_ln72_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_327 : Operation 1148 [1/1] (0.00ns)   --->   "%dwbuf_addr_3 = getelementptr i32 %dwbuf, i32 0, i32 %zext_ln72_1" [backward_fcc/backprop.cpp:72]   --->   Operation 1148 'getelementptr' 'dwbuf_addr_3' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_327 : Operation 1149 [2/2] (3.25ns)   --->   "%dwbuf_load_2 = load i14 %dwbuf_addr_3" [backward_fcc/backprop.cpp:72]   --->   Operation 1149 'load' 'dwbuf_load_2' <Predicate = (!icmp_ln70_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_327 : Operation 1150 [1/1] (2.47ns)   --->   "%icmp_ln6_2 = icmp_eq  i63 %urem_ln6_2, i63 0" [backward_fcc/backprop.cpp:6]   --->   Operation 1150 'icmp' 'icmp_ln6_2' <Predicate = (!icmp_ln70_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 1151 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6_2, void %BurstBB111, void %ReqBB113" [backward_fcc/backprop.cpp:6]   --->   Operation 1151 'br' 'br_ln6' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_327 : Operation 1152 [1/67] (5.23ns)   --->   "%urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1152 'urem' 'urem_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 5.23> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 141> <Delay = 7.30>
ST_328 : Operation 1153 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_70_8_VITIS_LOOP_71_9_str"   --->   Operation 1153 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_328 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i30 %sext_ln72_1_mid2_v" [backward_fcc/backprop.cpp:70]   --->   Operation 1154 'sext' 'sext_ln70' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_328 : Operation 1155 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1155 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_328 : Operation 1156 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [backward_fcc/backprop.cpp:71]   --->   Operation 1156 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_328 : Operation 1157 [1/2] (3.25ns)   --->   "%dwbuf_load_2 = load i14 %dwbuf_addr_3" [backward_fcc/backprop.cpp:72]   --->   Operation 1157 'load' 'dwbuf_load_2' <Predicate = (!icmp_ln70_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_328 : Operation 1158 [1/1] (0.00ns)   --->   "%bitcast_ln72 = bitcast i32 %dwbuf_load_2" [backward_fcc/backprop.cpp:72]   --->   Operation 1158 'bitcast' 'bitcast_ln72' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_328 : Operation 1159 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i32 %sext_ln70" [backward_fcc/backprop.cpp:72]   --->   Operation 1159 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_328 : Operation 1160 [1/1] (7.30ns)   --->   "%gmem_addr_14_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 %xdim_read" [backward_fcc/backprop.cpp:72]   --->   Operation 1160 'writereq' 'gmem_addr_14_wr_req' <Predicate = (icmp_ln6_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_328 : Operation 1161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB111"   --->   Operation 1161 'br' 'br_ln0' <Predicate = (icmp_ln6_2)> <Delay = 0.00>
ST_328 : Operation 1162 [1/1] (2.47ns)   --->   "%icmp_ln6_3 = icmp_eq  i63 %urem_ln6_3, i63 0" [backward_fcc/backprop.cpp:6]   --->   Operation 1162 'icmp' 'icmp_ln6_3' <Predicate = (!icmp_ln70_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 1163 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6_3, void %BurstBB114, void %RespBB" [backward_fcc/backprop.cpp:6]   --->   Operation 1163 'br' 'br_ln6' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>

State 329 <SV = 142> <Delay = 7.30>
ST_329 : Operation 1164 [1/1] (7.30ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_10, i32 %bitcast_ln72, i4 15" [backward_fcc/backprop.cpp:72]   --->   Operation 1164 'write' 'write_ln72' <Predicate = (!icmp_ln70_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 330 <SV = 143> <Delay = 7.30>
ST_330 : Operation 1165 [5/5] (7.30ns)   --->   "%gmem_addr_14_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_10" [backward_fcc/backprop.cpp:72]   --->   Operation 1165 'writeresp' 'gmem_addr_14_wr_resp' <Predicate = (icmp_ln6_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 331 <SV = 144> <Delay = 7.30>
ST_331 : Operation 1166 [4/5] (7.30ns)   --->   "%gmem_addr_14_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_10" [backward_fcc/backprop.cpp:72]   --->   Operation 1166 'writeresp' 'gmem_addr_14_wr_resp' <Predicate = (icmp_ln6_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 332 <SV = 145> <Delay = 7.30>
ST_332 : Operation 1167 [3/5] (7.30ns)   --->   "%gmem_addr_14_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_10" [backward_fcc/backprop.cpp:72]   --->   Operation 1167 'writeresp' 'gmem_addr_14_wr_resp' <Predicate = (icmp_ln6_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 333 <SV = 146> <Delay = 7.30>
ST_333 : Operation 1168 [2/5] (7.30ns)   --->   "%gmem_addr_14_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_10" [backward_fcc/backprop.cpp:72]   --->   Operation 1168 'writeresp' 'gmem_addr_14_wr_resp' <Predicate = (icmp_ln6_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 334 <SV = 147> <Delay = 7.30>
ST_334 : Operation 1169 [1/5] (7.30ns)   --->   "%gmem_addr_14_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_10" [backward_fcc/backprop.cpp:72]   --->   Operation 1169 'writeresp' 'gmem_addr_14_wr_resp' <Predicate = (icmp_ln6_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_334 : Operation 1170 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB114"   --->   Operation 1170 'br' 'br_ln0' <Predicate = (icmp_ln6_3)> <Delay = 0.00>

State 335 <SV = 74> <Delay = 6.91>
ST_335 : Operation 1171 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge23"   --->   Operation 1171 'br' 'br_ln0' <Predicate = (cmp54_pr)> <Delay = 0.00>
ST_335 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i32 %ydim_read" [backward_fcc/backprop.cpp:76]   --->   Operation 1172 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i32 %xdim_read" [backward_fcc/backprop.cpp:76]   --->   Operation 1173 'zext' 'zext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1174 [2/2] (6.91ns)   --->   "%mul_ln76 = mul i64 %zext_ln76, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:76]   --->   Operation 1174 'mul' 'mul_ln76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 75> <Delay = 6.91>
ST_336 : Operation 1175 [1/2] (6.91ns)   --->   "%mul_ln76 = mul i64 %zext_ln76, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:76]   --->   Operation 1175 'mul' 'mul_ln76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 1176 [1/1] (1.58ns)   --->   "%br_ln76 = br void" [backward_fcc/backprop.cpp:76]   --->   Operation 1176 'br' 'br_ln76' <Predicate = true> <Delay = 1.58>

State 337 <SV = 76> <Delay = 5.27>
ST_337 : Operation 1177 [1/1] (0.00ns)   --->   "%indvar_flatten53 = phi i64 0, void %._crit_edge23, i64 %add_ln76_2, void %BurstBB118" [backward_fcc/backprop.cpp:76]   --->   Operation 1177 'phi' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 1178 [1/1] (3.52ns)   --->   "%add_ln76_2 = add i64 %indvar_flatten53, i64 1" [backward_fcc/backprop.cpp:76]   --->   Operation 1178 'add' 'add_ln76_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 1179 [1/1] (2.77ns)   --->   "%icmp_ln76 = icmp_eq  i64 %indvar_flatten53, i64 %mul_ln76" [backward_fcc/backprop.cpp:76]   --->   Operation 1179 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 1180 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %._crit_edge.loopexit, void %._crit_edge13.loopexit" [backward_fcc/backprop.cpp:76]   --->   Operation 1180 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 1181 [68/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1181 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 1182 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1182 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 338 <SV = 77> <Delay = 5.27>
ST_338 : Operation 1183 [67/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1183 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 1184 [68/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1184 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 78> <Delay = 5.27>
ST_339 : Operation 1185 [66/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1185 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 1186 [67/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1186 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 79> <Delay = 5.27>
ST_340 : Operation 1187 [65/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1187 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 1188 [66/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1188 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 80> <Delay = 5.27>
ST_341 : Operation 1189 [64/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1189 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 1190 [65/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1190 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 81> <Delay = 5.27>
ST_342 : Operation 1191 [63/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1191 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 1192 [64/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1192 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 82> <Delay = 5.27>
ST_343 : Operation 1193 [62/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1193 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 1194 [63/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1194 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 83> <Delay = 5.27>
ST_344 : Operation 1195 [61/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1195 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 1196 [62/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1196 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 84> <Delay = 5.27>
ST_345 : Operation 1197 [60/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1197 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 1198 [61/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1198 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 85> <Delay = 5.27>
ST_346 : Operation 1199 [59/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1199 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 1200 [60/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1200 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 86> <Delay = 5.27>
ST_347 : Operation 1201 [58/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1201 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 1202 [59/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1202 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 87> <Delay = 5.27>
ST_348 : Operation 1203 [57/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1203 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 1204 [58/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1204 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 88> <Delay = 5.27>
ST_349 : Operation 1205 [56/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1205 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 1206 [57/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1206 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 89> <Delay = 5.27>
ST_350 : Operation 1207 [55/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1207 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 1208 [56/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1208 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 90> <Delay = 5.27>
ST_351 : Operation 1209 [54/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1209 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 1210 [55/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1210 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 91> <Delay = 5.27>
ST_352 : Operation 1211 [53/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1211 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 1212 [54/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1212 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 92> <Delay = 5.27>
ST_353 : Operation 1213 [52/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1213 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 1214 [53/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1214 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 93> <Delay = 5.27>
ST_354 : Operation 1215 [51/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1215 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 1216 [52/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1216 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 94> <Delay = 5.27>
ST_355 : Operation 1217 [50/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1217 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 1218 [51/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1218 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 95> <Delay = 5.27>
ST_356 : Operation 1219 [49/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1219 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 1220 [50/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1220 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 96> <Delay = 5.27>
ST_357 : Operation 1221 [48/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1221 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 1222 [49/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1222 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 97> <Delay = 5.27>
ST_358 : Operation 1223 [47/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1223 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 1224 [48/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1224 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 98> <Delay = 5.27>
ST_359 : Operation 1225 [46/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1225 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 1226 [47/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1226 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 99> <Delay = 5.27>
ST_360 : Operation 1227 [45/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1227 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 1228 [46/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1228 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 100> <Delay = 5.27>
ST_361 : Operation 1229 [44/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1229 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 1230 [45/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1230 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 101> <Delay = 5.27>
ST_362 : Operation 1231 [43/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1231 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 1232 [44/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1232 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 102> <Delay = 5.27>
ST_363 : Operation 1233 [42/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1233 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 1234 [43/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1234 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 103> <Delay = 5.27>
ST_364 : Operation 1235 [41/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1235 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1236 [42/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1236 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 104> <Delay = 5.27>
ST_365 : Operation 1237 [40/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1237 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 1238 [41/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1238 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 105> <Delay = 5.27>
ST_366 : Operation 1239 [39/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1239 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 1240 [40/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1240 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 106> <Delay = 5.27>
ST_367 : Operation 1241 [38/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1241 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 1242 [39/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1242 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 107> <Delay = 5.27>
ST_368 : Operation 1243 [37/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1243 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 1244 [38/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1244 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 108> <Delay = 5.27>
ST_369 : Operation 1245 [36/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1245 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_369 : Operation 1246 [37/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1246 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 109> <Delay = 5.27>
ST_370 : Operation 1247 [35/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1247 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_370 : Operation 1248 [36/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1248 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 110> <Delay = 5.27>
ST_371 : Operation 1249 [34/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1249 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_371 : Operation 1250 [35/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1250 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 111> <Delay = 5.27>
ST_372 : Operation 1251 [33/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1251 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_372 : Operation 1252 [34/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1252 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 112> <Delay = 5.27>
ST_373 : Operation 1253 [32/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1253 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 1254 [33/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1254 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 113> <Delay = 5.27>
ST_374 : Operation 1255 [31/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1255 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 1256 [32/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1256 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 114> <Delay = 5.27>
ST_375 : Operation 1257 [30/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1257 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 1258 [31/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1258 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 115> <Delay = 5.27>
ST_376 : Operation 1259 [29/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1259 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 1260 [30/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1260 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 116> <Delay = 5.27>
ST_377 : Operation 1261 [28/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1261 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 1262 [29/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1262 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 117> <Delay = 5.27>
ST_378 : Operation 1263 [27/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1263 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 1264 [28/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1264 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 118> <Delay = 5.27>
ST_379 : Operation 1265 [26/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1265 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 1266 [27/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1266 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 119> <Delay = 5.27>
ST_380 : Operation 1267 [25/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1267 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1268 [26/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1268 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 120> <Delay = 5.27>
ST_381 : Operation 1269 [24/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1269 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1270 [25/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1270 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 121> <Delay = 5.27>
ST_382 : Operation 1271 [23/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1271 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1272 [24/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1272 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 122> <Delay = 5.27>
ST_383 : Operation 1273 [22/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1273 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1274 [23/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1274 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 123> <Delay = 5.27>
ST_384 : Operation 1275 [21/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1275 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1276 [22/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1276 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 124> <Delay = 5.27>
ST_385 : Operation 1277 [20/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1277 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1278 [21/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1278 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 125> <Delay = 5.27>
ST_386 : Operation 1279 [19/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1279 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1280 [20/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1280 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 126> <Delay = 5.27>
ST_387 : Operation 1281 [18/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1281 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1282 [19/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1282 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 127> <Delay = 5.27>
ST_388 : Operation 1283 [17/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1283 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 1284 [18/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1284 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 128> <Delay = 5.27>
ST_389 : Operation 1285 [16/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1285 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_389 : Operation 1286 [17/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1286 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 129> <Delay = 5.27>
ST_390 : Operation 1287 [15/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1287 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 1288 [16/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1288 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 130> <Delay = 5.27>
ST_391 : Operation 1289 [14/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1289 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 1290 [15/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1290 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 131> <Delay = 5.27>
ST_392 : Operation 1291 [13/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1291 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 1292 [14/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1292 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 132> <Delay = 5.27>
ST_393 : Operation 1293 [12/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1293 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_393 : Operation 1294 [13/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1294 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 133> <Delay = 5.27>
ST_394 : Operation 1295 [11/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1295 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 1296 [12/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1296 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 134> <Delay = 5.27>
ST_395 : Operation 1297 [10/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1297 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_395 : Operation 1298 [11/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1298 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 135> <Delay = 5.27>
ST_396 : Operation 1299 [9/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1299 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 1300 [10/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1300 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 136> <Delay = 5.27>
ST_397 : Operation 1301 [8/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1301 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 1302 [9/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1302 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 137> <Delay = 5.27>
ST_398 : Operation 1303 [7/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1303 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 1304 [8/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1304 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 399 <SV = 138> <Delay = 5.27>
ST_399 : Operation 1305 [6/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1305 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 1306 [7/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1306 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 139> <Delay = 5.27>
ST_400 : Operation 1307 [5/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1307 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 1308 [6/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1308 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 140> <Delay = 5.27>
ST_401 : Operation 1309 [4/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1309 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 1310 [5/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1310 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 141> <Delay = 5.72>
ST_402 : Operation 1311 [1/1] (0.00ns)   --->   "%i_5 = phi i31 0, void %._crit_edge23, i31 %select_ln76_1, void %BurstBB118" [backward_fcc/backprop.cpp:76]   --->   Operation 1311 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 1312 [1/1] (0.00ns)   --->   "%j_4 = phi i32 0, void %._crit_edge23, i32 %add_ln77, void %BurstBB118" [backward_fcc/backprop.cpp:77]   --->   Operation 1312 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 1313 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1313 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 1314 [1/1] (2.52ns)   --->   "%add_ln76 = add i31 %i_5, i31 1" [backward_fcc/backprop.cpp:76]   --->   Operation 1314 'add' 'add_ln76' <Predicate = (!icmp_ln76)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 1315 [1/1] (2.47ns)   --->   "%icmp_ln77 = icmp_eq  i32 %j_4, i32 %xdim_read" [backward_fcc/backprop.cpp:77]   --->   Operation 1315 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 1316 [1/1] (0.69ns)   --->   "%select_ln76 = select i1 %icmp_ln77, i32 0, i32 %j_4" [backward_fcc/backprop.cpp:76]   --->   Operation 1316 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_402 : Operation 1317 [1/1] (0.73ns)   --->   "%select_ln76_1 = select i1 %icmp_ln77, i31 %add_ln76, i31 %i_5" [backward_fcc/backprop.cpp:76]   --->   Operation 1317 'select' 'select_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_402 : Operation 1318 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i31 %select_ln76_1" [backward_fcc/backprop.cpp:76]   --->   Operation 1318 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_402 : Operation 1319 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = trunc i31 %select_ln76_1" [backward_fcc/backprop.cpp:76]   --->   Operation 1319 'trunc' 'trunc_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_402 : Operation 1320 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i7 %trunc_ln76_1" [backward_fcc/backprop.cpp:78]   --->   Operation 1320 'zext' 'zext_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_402 : Operation 1321 [3/3] (1.05ns) (grouped into DSP with root node add_ln78)   --->   "%mul_ln78 = mul i14 %zext_ln78, i14 100" [backward_fcc/backprop.cpp:78]   --->   Operation 1321 'mul' 'mul_ln78' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_402 : Operation 1322 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i32 %select_ln76" [backward_fcc/backprop.cpp:78]   --->   Operation 1322 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_402 : Operation 1323 [3/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1323 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 1324 [1/1] (2.55ns)   --->   "%add_ln77 = add i32 %select_ln76, i32 1" [backward_fcc/backprop.cpp:77]   --->   Operation 1324 'add' 'add_ln77' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 1325 [4/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1325 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 403 <SV = 142> <Delay = 6.91>
ST_403 : Operation 1326 [2/2] (6.91ns)   --->   "%mul_ln76_1 = mul i30 %trunc_ln76, i30 %trunc_ln35" [backward_fcc/backprop.cpp:76]   --->   Operation 1326 'mul' 'mul_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 1327 [2/3] (1.05ns) (grouped into DSP with root node add_ln78)   --->   "%mul_ln78 = mul i14 %zext_ln78, i14 100" [backward_fcc/backprop.cpp:78]   --->   Operation 1327 'mul' 'mul_ln78' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_403 : Operation 1328 [2/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1328 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 1329 [3/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1329 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 143> <Delay = 6.91>
ST_404 : Operation 1330 [1/2] (6.91ns)   --->   "%mul_ln76_1 = mul i30 %trunc_ln76, i30 %trunc_ln35" [backward_fcc/backprop.cpp:76]   --->   Operation 1330 'mul' 'mul_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 1331 [1/3] (0.00ns) (grouped into DSP with root node add_ln78)   --->   "%mul_ln78 = mul i14 %zext_ln78, i14 100" [backward_fcc/backprop.cpp:78]   --->   Operation 1331 'mul' 'mul_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_404 : Operation 1332 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln78 = add i14 %mul_ln78, i14 %trunc_ln78" [backward_fcc/backprop.cpp:78]   --->   Operation 1332 'add' 'add_ln78' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_404 : Operation 1333 [1/68] (5.27ns)   --->   "%urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1333 'urem' 'urem_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 1334 [2/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1334 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 144> <Delay = 5.35>
ST_405 : Operation 1335 [1/1] (0.00ns)   --->   "%sext_ln78_1_mid2_v_v_v_v = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %mul_ln76_1, i2 0" [backward_fcc/backprop.cpp:76]   --->   Operation 1335 'bitconcatenate' 'sext_ln78_1_mid2_v_v_v_v' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_405 : Operation 1336 [1/1] (2.55ns)   --->   "%add_ln76_1 = add i32 %sext_ln78_1_mid2_v_v_v_v, i32 %w_read" [backward_fcc/backprop.cpp:76]   --->   Operation 1336 'add' 'add_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_405 : Operation 1337 [1/1] (0.00ns)   --->   "%sext_ln78_1_mid2_v = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln76_1, i32 2, i32 31" [backward_fcc/backprop.cpp:76]   --->   Operation 1337 'partselect' 'sext_ln78_1_mid2_v' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_405 : Operation 1338 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln78 = add i14 %mul_ln78, i14 %trunc_ln78" [backward_fcc/backprop.cpp:78]   --->   Operation 1338 'add' 'add_ln78' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_405 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i14 %add_ln78" [backward_fcc/backprop.cpp:78]   --->   Operation 1339 'zext' 'zext_ln78_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_405 : Operation 1340 [1/1] (0.00ns)   --->   "%wbuf_addr_3 = getelementptr i32 %wbuf, i32 0, i32 %zext_ln78_1" [backward_fcc/backprop.cpp:78]   --->   Operation 1340 'getelementptr' 'wbuf_addr_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_405 : Operation 1341 [2/2] (3.25ns)   --->   "%wbuf_load_2 = load i14 %wbuf_addr_3" [backward_fcc/backprop.cpp:78]   --->   Operation 1341 'load' 'wbuf_load_2' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_405 : Operation 1342 [1/1] (2.47ns)   --->   "%icmp_ln6_4 = icmp_eq  i64 %urem_ln6_4, i64 0" [backward_fcc/backprop.cpp:6]   --->   Operation 1342 'icmp' 'icmp_ln6_4' <Predicate = (!icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_405 : Operation 1343 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6_4, void %BurstBB115, void %ReqBB117" [backward_fcc/backprop.cpp:6]   --->   Operation 1343 'br' 'br_ln6' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_405 : Operation 1344 [1/68] (5.27ns)   --->   "%urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1" [backward_fcc/backprop.cpp:6]   --->   Operation 1344 'urem' 'urem_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 145> <Delay = 7.30>
ST_406 : Operation 1345 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_76_10_VITIS_LOOP_77_11_str"   --->   Operation 1345 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_406 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i30 %sext_ln78_1_mid2_v" [backward_fcc/backprop.cpp:76]   --->   Operation 1346 'sext' 'sext_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_406 : Operation 1347 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1347 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_406 : Operation 1348 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [backward_fcc/backprop.cpp:77]   --->   Operation 1348 'specloopname' 'specloopname_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_406 : Operation 1349 [1/2] (3.25ns)   --->   "%wbuf_load_2 = load i14 %wbuf_addr_3" [backward_fcc/backprop.cpp:78]   --->   Operation 1349 'load' 'wbuf_load_2' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_406 : Operation 1350 [1/1] (0.00ns)   --->   "%bitcast_ln78 = bitcast i32 %wbuf_load_2" [backward_fcc/backprop.cpp:78]   --->   Operation 1350 'bitcast' 'bitcast_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_406 : Operation 1351 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i32 %sext_ln76" [backward_fcc/backprop.cpp:78]   --->   Operation 1351 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_406 : Operation 1352 [1/1] (7.30ns)   --->   "%gmem_addr_15_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 %xdim_read" [backward_fcc/backprop.cpp:78]   --->   Operation 1352 'writereq' 'gmem_addr_15_wr_req' <Predicate = (icmp_ln6_4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_406 : Operation 1353 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB115"   --->   Operation 1353 'br' 'br_ln0' <Predicate = (icmp_ln6_4)> <Delay = 0.00>
ST_406 : Operation 1354 [1/1] (2.47ns)   --->   "%icmp_ln6_5 = icmp_eq  i64 %urem_ln6_5, i64 0" [backward_fcc/backprop.cpp:6]   --->   Operation 1354 'icmp' 'icmp_ln6_5' <Predicate = (!icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 1355 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6_5, void %BurstBB118, void %RespBB120" [backward_fcc/backprop.cpp:6]   --->   Operation 1355 'br' 'br_ln6' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 407 <SV = 146> <Delay = 7.30>
ST_407 : Operation 1356 [1/1] (7.30ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_11, i32 %bitcast_ln78, i4 15" [backward_fcc/backprop.cpp:78]   --->   Operation 1356 'write' 'write_ln78' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 408 <SV = 147> <Delay = 7.30>
ST_408 : Operation 1357 [5/5] (7.30ns)   --->   "%gmem_addr_15_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11" [backward_fcc/backprop.cpp:78]   --->   Operation 1357 'writeresp' 'gmem_addr_15_wr_resp' <Predicate = (icmp_ln6_5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 409 <SV = 148> <Delay = 7.30>
ST_409 : Operation 1358 [4/5] (7.30ns)   --->   "%gmem_addr_15_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11" [backward_fcc/backprop.cpp:78]   --->   Operation 1358 'writeresp' 'gmem_addr_15_wr_resp' <Predicate = (icmp_ln6_5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 410 <SV = 149> <Delay = 7.30>
ST_410 : Operation 1359 [3/5] (7.30ns)   --->   "%gmem_addr_15_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11" [backward_fcc/backprop.cpp:78]   --->   Operation 1359 'writeresp' 'gmem_addr_15_wr_resp' <Predicate = (icmp_ln6_5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 411 <SV = 150> <Delay = 7.30>
ST_411 : Operation 1360 [2/5] (7.30ns)   --->   "%gmem_addr_15_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11" [backward_fcc/backprop.cpp:78]   --->   Operation 1360 'writeresp' 'gmem_addr_15_wr_resp' <Predicate = (icmp_ln6_5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 412 <SV = 151> <Delay = 7.30>
ST_412 : Operation 1361 [1/5] (7.30ns)   --->   "%gmem_addr_15_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11" [backward_fcc/backprop.cpp:78]   --->   Operation 1361 'writeresp' 'gmem_addr_15_wr_resp' <Predicate = (icmp_ln6_5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_412 : Operation 1362 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB118"   --->   Operation 1362 'br' 'br_ln0' <Predicate = (icmp_ln6_5)> <Delay = 0.00>

State 413 <SV = 142> <Delay = 0.00>
ST_413 : Operation 1363 [1/1] (0.00ns)   --->   "%ret_ln82 = ret" [backward_fcc/backprop.cpp:82]   --->   Operation 1363 'ret' 'ret_ln82' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'xdim' [33]  (1 ns)
	'icmp' operation ('icmp_ln35', backward_fcc/backprop.cpp:35) [48]  (2.47 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [53]  (0 ns)
	bus request on port 'gmem' [54]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [54]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [54]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [54]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [54]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [54]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [54]  (7.3 ns)

 <State 9>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index100') with incoming values : ('empty_27') [57]  (0 ns)
	'add' operation ('empty_27') [58]  (3.47 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [64]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_29' on array 'xbuf', backward_fcc/backprop.cpp:27 [69]  (3.25 ns)

 <State 12>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln36', backward_fcc/backprop.cpp:36) [76]  (2.47 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1') [81]  (0 ns)
	bus request on port 'gmem' [82]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [82]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [82]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [82]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [82]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [82]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [82]  (7.3 ns)

 <State 20>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index94') with incoming values : ('empty_31') [85]  (0 ns)
	'add' operation ('empty_31') [86]  (3.47 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [92]  (7.3 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_33' on array 'dbbuf', backward_fcc/backprop.cpp:32 [97]  (3.25 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2') [106]  (0 ns)
	bus request on port 'gmem' [107]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [107]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [107]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [107]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [107]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [107]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [107]  (7.3 ns)

 <State 30>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index88') with incoming values : ('empty_35') [110]  (0 ns)
	'add' operation ('empty_35') [111]  (3.47 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [117]  (7.3 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_37' on array 'dxbuf', backward_fcc/backprop.cpp:29 [122]  (3.25 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3') [131]  (0 ns)
	bus request on port 'gmem' [132]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [132]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [132]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [132]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [132]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [132]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [132]  (7.3 ns)

 <State 40>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index82') with incoming values : ('empty_39') [135]  (0 ns)
	'add' operation ('empty_39') [136]  (3.47 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [142]  (7.3 ns)

 <State 42>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_41' on array 'dybuf', backward_fcc/backprop.cpp:31 [147]  (3.25 ns)

 <State 43>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln40', backward_fcc/backprop.cpp:40) [157]  (6.91 ns)

 <State 44>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln40', backward_fcc/backprop.cpp:40) [157]  (6.91 ns)

 <State 45>: 5.24ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', backward_fcc/backprop.cpp:40) with incoming values : ('add_ln40_2', backward_fcc/backprop.cpp:40) [160]  (0 ns)
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 46>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 47>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 48>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 49>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 50>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 51>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 52>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 53>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 54>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 55>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 56>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 57>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 58>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 59>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 60>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 61>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 62>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 63>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 64>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 65>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 66>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 67>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 68>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 69>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 70>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 71>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 72>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 73>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 74>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 75>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 76>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 77>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 78>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 79>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 80>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 81>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 82>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 83>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 84>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 85>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 86>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 87>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 88>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 89>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 90>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 91>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 92>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 93>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 94>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 95>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 96>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 97>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 98>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 99>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 100>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 101>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 102>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 103>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 104>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 105>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 106>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 107>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 108>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', backward_fcc/backprop.cpp:6) [185]  (5.24 ns)

 <State 109>: 5.72ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln41', backward_fcc/backprop.cpp:41) [170]  (2.47 ns)
	'select' operation ('select_ln40', backward_fcc/backprop.cpp:40) [171]  (0.698 ns)
	'add' operation ('add_ln41', backward_fcc/backprop.cpp:41) [199]  (2.55 ns)

 <State 110>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln40_1', backward_fcc/backprop.cpp:40) [174]  (6.91 ns)

 <State 111>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln40_1', backward_fcc/backprop.cpp:40) [174]  (6.91 ns)

 <State 112>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln40_1', backward_fcc/backprop.cpp:40) [179]  (2.55 ns)

 <State 113>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_4', backward_fcc/backprop.cpp:42) [184]  (0 ns)
	bus request on port 'gmem' (backward_fcc/backprop.cpp:42) [189]  (7.3 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:42) [189]  (7.3 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:42) [189]  (7.3 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:42) [189]  (7.3 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:42) [189]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:42) [189]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:42) [189]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (backward_fcc/backprop.cpp:42) [192]  (7.3 ns)

 <State 121>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln42', backward_fcc/backprop.cpp:42) of variable 'bitcast_ln42', backward_fcc/backprop.cpp:42 on array 'dwbuf', backward_fcc/backprop.cpp:30 [198]  (3.25 ns)

 <State 122>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten17', backward_fcc/backprop.cpp:46) with incoming values : ('add_ln46_2', backward_fcc/backprop.cpp:46) [204]  (1.59 ns)

 <State 123>: 5.24ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten17', backward_fcc/backprop.cpp:46) with incoming values : ('add_ln46_2', backward_fcc/backprop.cpp:46) [204]  (0 ns)
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 124>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 125>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 126>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 127>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 128>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 129>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 130>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 131>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 132>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 133>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 134>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 135>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 136>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 137>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 138>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 139>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 140>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 141>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 142>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 143>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 144>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 145>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 146>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 147>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 148>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 149>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 150>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 151>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 152>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 153>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 154>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 155>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 156>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 157>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 158>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 159>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 160>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 161>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 162>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 163>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 164>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 165>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 166>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 167>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 168>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 169>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 170>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 171>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 172>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 173>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 174>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 175>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 176>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 177>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 178>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 179>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 180>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 181>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 182>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 183>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 184>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 185>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 186>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_1', backward_fcc/backprop.cpp:6) [229]  (5.24 ns)

 <State 187>: 5.72ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln47', backward_fcc/backprop.cpp:47) [214]  (2.47 ns)
	'select' operation ('select_ln46', backward_fcc/backprop.cpp:46) [215]  (0.698 ns)
	'add' operation ('add_ln47', backward_fcc/backprop.cpp:47) [243]  (2.55 ns)

 <State 188>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', backward_fcc/backprop.cpp:46) [218]  (6.91 ns)

 <State 189>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', backward_fcc/backprop.cpp:46) [218]  (6.91 ns)

 <State 190>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln46_1', backward_fcc/backprop.cpp:46) [223]  (2.55 ns)

 <State 191>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_5', backward_fcc/backprop.cpp:48) [228]  (0 ns)
	bus request on port 'gmem' (backward_fcc/backprop.cpp:48) [233]  (7.3 ns)

 <State 192>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:48) [233]  (7.3 ns)

 <State 193>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:48) [233]  (7.3 ns)

 <State 194>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:48) [233]  (7.3 ns)

 <State 195>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:48) [233]  (7.3 ns)

 <State 196>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:48) [233]  (7.3 ns)

 <State 197>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:48) [233]  (7.3 ns)

 <State 198>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (backward_fcc/backprop.cpp:48) [236]  (7.3 ns)

 <State 199>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln48', backward_fcc/backprop.cpp:48) of variable 'bitcast_ln48', backward_fcc/backprop.cpp:48 on array 'wbuf', backward_fcc/backprop.cpp:28 [242]  (3.25 ns)

 <State 200>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten26', backward_fcc/backprop.cpp:52) with incoming values : ('add_ln52_1', backward_fcc/backprop.cpp:52) [248]  (1.59 ns)

 <State 201>: 6.77ns
The critical path consists of the following:
	'phi' operation ('i', backward_fcc/backprop.cpp:52) with incoming values : ('select_ln52_3', backward_fcc/backprop.cpp:52) [249]  (0 ns)
	'add' operation ('add_ln52', backward_fcc/backprop.cpp:52) [256]  (2.52 ns)
	'select' operation ('select_ln52_2', backward_fcc/backprop.cpp:52) [262]  (0.993 ns)
	'getelementptr' operation ('dybuf_addr_1', backward_fcc/backprop.cpp:52) [266]  (0 ns)
	'load' operation ('dybuf_load', backward_fcc/backprop.cpp:52) on array 'dybuf', backward_fcc/backprop.cpp:31 [267]  (3.25 ns)

 <State 202>: 3.25ns
The critical path consists of the following:
	'load' operation ('dybuf_load', backward_fcc/backprop.cpp:52) on array 'dybuf', backward_fcc/backprop.cpp:31 [267]  (3.25 ns)

 <State 203>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul1', backward_fcc/backprop.cpp:55) [283]  (5.7 ns)

 <State 204>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul1', backward_fcc/backprop.cpp:55) [283]  (5.7 ns)

 <State 205>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul1', backward_fcc/backprop.cpp:55) [283]  (5.7 ns)

 <State 206>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', backward_fcc/backprop.cpp:54) [278]  (5.7 ns)

 <State 207>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1', backward_fcc/backprop.cpp:55) [285]  (7.26 ns)

 <State 208>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1', backward_fcc/backprop.cpp:55) [285]  (7.26 ns)

 <State 209>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1', backward_fcc/backprop.cpp:55) [285]  (7.26 ns)

 <State 210>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1', backward_fcc/backprop.cpp:55) [285]  (7.26 ns)

 <State 211>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1', backward_fcc/backprop.cpp:55) [285]  (7.26 ns)

 <State 212>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln55', backward_fcc/backprop.cpp:55) of variable 'add1', backward_fcc/backprop.cpp:55 on array 'dwbuf', backward_fcc/backprop.cpp:30 [286]  (3.25 ns)

 <State 213>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', backward_fcc/backprop.cpp:60) with incoming values : ('add_ln60', backward_fcc/backprop.cpp:60) [292]  (1.59 ns)

 <State 214>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', backward_fcc/backprop.cpp:60) with incoming values : ('add_ln60', backward_fcc/backprop.cpp:60) [292]  (0 ns)
	'getelementptr' operation ('dybuf_addr_2', backward_fcc/backprop.cpp:61) [302]  (0 ns)
	'load' operation ('dybuf_load_1', backward_fcc/backprop.cpp:61) on array 'dybuf', backward_fcc/backprop.cpp:31 [303]  (3.25 ns)

 <State 215>: 3.25ns
The critical path consists of the following:
	'load' operation ('dybuf_load_1', backward_fcc/backprop.cpp:61) on array 'dybuf', backward_fcc/backprop.cpp:31 [303]  (3.25 ns)

 <State 216>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', backward_fcc/backprop.cpp:61) [306]  (7.26 ns)

 <State 217>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', backward_fcc/backprop.cpp:61) [306]  (7.26 ns)

 <State 218>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', backward_fcc/backprop.cpp:61) [306]  (7.26 ns)

 <State 219>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', backward_fcc/backprop.cpp:61) [306]  (7.26 ns)

 <State 220>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', backward_fcc/backprop.cpp:61) [306]  (7.26 ns)

 <State 221>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln61', backward_fcc/backprop.cpp:61) of variable 'add', backward_fcc/backprop.cpp:61 on array 'dbbuf', backward_fcc/backprop.cpp:32 [307]  (3.25 ns)

 <State 222>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_6') [317]  (0 ns)
	bus request on port 'gmem' [318]  (7.3 ns)

 <State 223>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index76') with incoming values : ('empty_45') [321]  (0 ns)
	'add' operation ('empty_45') [322]  (3.47 ns)

 <State 224>: 3.25ns
The critical path consists of the following:
	'load' operation ('dbbuf_load_1') on array 'dbbuf', backward_fcc/backprop.cpp:32 [331]  (3.25 ns)

 <State 225>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [333]  (7.3 ns)

 <State 226>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:66) [336]  (7.3 ns)

 <State 227>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:66) [336]  (7.3 ns)

 <State 228>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:66) [336]  (7.3 ns)

 <State 229>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:66) [336]  (7.3 ns)

 <State 230>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:66) [336]  (7.3 ns)

 <State 231>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln66', backward_fcc/backprop.cpp:66) [339]  (6.91 ns)

 <State 232>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln66', backward_fcc/backprop.cpp:66) [341]  (2.47 ns)

 <State 233>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_7') [346]  (0 ns)
	bus request on port 'gmem' (backward_fcc/backprop.cpp:66) [347]  (7.3 ns)

 <State 234>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index70') with incoming values : ('empty_49') [350]  (0 ns)
	'add' operation ('empty_49') [351]  (3.47 ns)

 <State 235>: 3.25ns
The critical path consists of the following:
	'load' operation ('dwbuf_load_1') on array 'dwbuf', backward_fcc/backprop.cpp:30 [360]  (3.25 ns)

 <State 236>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [362]  (7.3 ns)

 <State 237>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' [365]  (7.3 ns)

 <State 238>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' [365]  (7.3 ns)

 <State 239>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' [365]  (7.3 ns)

 <State 240>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' [365]  (7.3 ns)

 <State 241>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' [365]  (7.3 ns)

 <State 242>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index64') with incoming values : ('empty_53') [372]  (0 ns)
	'add' operation ('empty_53') [373]  (3.47 ns)

 <State 243>: 3.25ns
The critical path consists of the following:
	'load' operation ('wbuf_load_1') on array 'wbuf', backward_fcc/backprop.cpp:28 [382]  (3.25 ns)

 <State 244>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [384]  (7.3 ns)

 <State 245>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:68) [387]  (7.3 ns)

 <State 246>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:68) [387]  (7.3 ns)

 <State 247>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:68) [387]  (7.3 ns)

 <State 248>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:68) [387]  (7.3 ns)

 <State 249>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:68) [387]  (7.3 ns)

 <State 250>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_57') [398]  (0 ns)
	'add' operation ('empty_57') [399]  (3.47 ns)

 <State 251>: 3.25ns
The critical path consists of the following:
	'load' operation ('dxbuf_load') on array 'dxbuf', backward_fcc/backprop.cpp:29 [408]  (3.25 ns)

 <State 252>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [410]  (7.3 ns)

 <State 253>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:70) [413]  (7.3 ns)

 <State 254>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:70) [413]  (7.3 ns)

 <State 255>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:70) [413]  (7.3 ns)

 <State 256>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:70) [413]  (7.3 ns)

 <State 257>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:70) [413]  (7.3 ns)

 <State 258>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln70', backward_fcc/backprop.cpp:70) [422]  (6.91 ns)

 <State 259>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln70', backward_fcc/backprop.cpp:70) [422]  (6.91 ns)

 <State 260>: 5.72ns
The critical path consists of the following:
	'phi' operation ('j', backward_fcc/backprop.cpp:71) with incoming values : ('add_ln71', backward_fcc/backprop.cpp:71) [427]  (0 ns)
	'icmp' operation ('icmp_ln71', backward_fcc/backprop.cpp:71) [435]  (2.47 ns)
	'select' operation ('select_ln70_1', backward_fcc/backprop.cpp:70) [436]  (0.698 ns)
	'add' operation ('add_ln71', backward_fcc/backprop.cpp:71) [464]  (2.55 ns)

 <State 261>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln70_1', backward_fcc/backprop.cpp:70) [439]  (6.91 ns)

 <State 262>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln70_1', backward_fcc/backprop.cpp:70) [439]  (6.91 ns)

 <State 263>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 264>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 265>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 266>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 267>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 268>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 269>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 270>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 271>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 272>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 273>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 274>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 275>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 276>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 277>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 278>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 279>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 280>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 281>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 282>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 283>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 284>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 285>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 286>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 287>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 288>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 289>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 290>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 291>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 292>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 293>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 294>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 295>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 296>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 297>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 298>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 299>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 300>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 301>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 302>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 303>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 304>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 305>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 306>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 307>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 308>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 309>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 310>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 311>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 312>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 313>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 314>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 315>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 316>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 317>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 318>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 319>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 320>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 321>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 322>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 323>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 324>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 325>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 326>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 327>: 5.24ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_3', backward_fcc/backprop.cpp:6) [465]  (5.24 ns)

 <State 328>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_10', backward_fcc/backprop.cpp:72) [455]  (0 ns)
	bus request on port 'gmem' (backward_fcc/backprop.cpp:72) [460]  (7.3 ns)

 <State 329>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (backward_fcc/backprop.cpp:72) [463]  (7.3 ns)

 <State 330>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:72) [469]  (7.3 ns)

 <State 331>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:72) [469]  (7.3 ns)

 <State 332>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:72) [469]  (7.3 ns)

 <State 333>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:72) [469]  (7.3 ns)

 <State 334>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:72) [469]  (7.3 ns)

 <State 335>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln76', backward_fcc/backprop.cpp:76) [478]  (6.91 ns)

 <State 336>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln76', backward_fcc/backprop.cpp:76) [478]  (6.91 ns)

 <State 337>: 5.27ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten53', backward_fcc/backprop.cpp:76) with incoming values : ('add_ln76_2', backward_fcc/backprop.cpp:76) [481]  (0 ns)
	'urem' operation ('urem_ln6_4', backward_fcc/backprop.cpp:6) [512]  (5.27 ns)

 <State 338>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 339>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 340>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 341>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 342>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 343>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 344>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 345>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 346>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 347>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 348>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 349>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 350>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 351>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 352>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 353>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 354>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 355>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 356>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 357>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 358>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 359>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 360>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 361>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 362>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 363>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 364>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 365>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 366>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 367>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 368>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 369>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 370>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 371>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 372>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 373>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 374>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 375>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 376>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 377>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 378>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 379>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 380>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 381>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 382>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 383>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 384>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 385>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 386>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 387>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 388>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 389>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 390>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 391>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 392>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 393>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 394>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 395>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 396>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 397>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 398>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 399>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 400>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 401>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6_5', backward_fcc/backprop.cpp:6) [521]  (5.27 ns)

 <State 402>: 5.72ns
The critical path consists of the following:
	'phi' operation ('j', backward_fcc/backprop.cpp:77) with incoming values : ('add_ln77', backward_fcc/backprop.cpp:77) [483]  (0 ns)
	'icmp' operation ('icmp_ln77', backward_fcc/backprop.cpp:77) [491]  (2.47 ns)
	'select' operation ('select_ln76', backward_fcc/backprop.cpp:76) [492]  (0.698 ns)
	'add' operation ('add_ln77', backward_fcc/backprop.cpp:77) [520]  (2.55 ns)

 <State 403>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln76_1', backward_fcc/backprop.cpp:76) [495]  (6.91 ns)

 <State 404>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln76_1', backward_fcc/backprop.cpp:76) [495]  (6.91 ns)

 <State 405>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[506] ('add_ln78', backward_fcc/backprop.cpp:78) [506]  (2.1 ns)
	'getelementptr' operation ('wbuf_addr_3', backward_fcc/backprop.cpp:78) [508]  (0 ns)
	'load' operation ('wbuf_load_2', backward_fcc/backprop.cpp:78) on array 'wbuf', backward_fcc/backprop.cpp:28 [509]  (3.25 ns)

 <State 406>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_11', backward_fcc/backprop.cpp:78) [511]  (0 ns)
	bus request on port 'gmem' (backward_fcc/backprop.cpp:78) [516]  (7.3 ns)

 <State 407>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (backward_fcc/backprop.cpp:78) [519]  (7.3 ns)

 <State 408>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:78) [525]  (7.3 ns)

 <State 409>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:78) [525]  (7.3 ns)

 <State 410>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:78) [525]  (7.3 ns)

 <State 411>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:78) [525]  (7.3 ns)

 <State 412>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:78) [525]  (7.3 ns)

 <State 413>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
