# Digital Stopwatch Controller

This submission implements a digital stopwatch using Verilog RTL.
The design uses synchronous counters and an FSM for control.
RTL was verified using ModelSim and software co-design was done using Verilator.

Author: Saksham Srivastava
