Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  3 14:54:53 2024
| Host         : LAPTOP-VB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    100         
SYNTH-16   Warning           Address collision              1           
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (120)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (198)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (120)
--------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: uartBoardToBoard/baudrate_gen/baud_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uartMyKeyboardToMyBasys/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (198)
--------------------------------------------------
 There are 198 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.398        0.000                      0                  236        0.102        0.000                      0                  236        4.500        0.000                       0                   143  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.398        0.000                      0                  236        0.102        0.000                      0                  236        4.500        0.000                       0                   143  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.506ns (40.984%)  route 3.609ns (59.016%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.563     5.084    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.084    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.679 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.679    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.796    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.913    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.030    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.264    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.381 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.381    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.704 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.979     8.683    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X34Y50         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.985     9.973    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.097 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.101    11.199    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X35Y49         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.445    14.786    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.506ns (40.984%)  route 3.609ns (59.016%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.563     5.084    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.084    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.679 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.679    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.796    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.913    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.030    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.264    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.381 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.381    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.704 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.979     8.683    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X34Y50         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.985     9.973    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.097 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.101    11.199    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X35Y49         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.445    14.786    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.506ns (40.984%)  route 3.609ns (59.016%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.563     5.084    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.084    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.679 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.679    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.796    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.913    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.030    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.264    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.381 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.381    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.704 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.979     8.683    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X34Y50         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.985     9.973    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.097 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.101    11.199    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X35Y49         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.445    14.786    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.506ns (40.984%)  route 3.609ns (59.016%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.563     5.084    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.084    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.679 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.679    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.796    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.913    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.030    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.264    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.381 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.381    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.704 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.979     8.683    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X34Y50         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.985     9.973    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.097 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.101    11.199    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X35Y49         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.445    14.786    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 2.506ns (41.933%)  route 3.470ns (58.067%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.563     5.084    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.084    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.679 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.679    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.796    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.913    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.030    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.264    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.381 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.381    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.704 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.979     8.683    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X34Y50         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.985     9.973    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.097 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.963    11.060    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X35Y48         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.445    14.786    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.429    14.597    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 2.506ns (41.933%)  route 3.470ns (58.067%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.563     5.084    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.084    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.679 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.679    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.796    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.913    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.030    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.264    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.381 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.381    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.704 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.979     8.683    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X34Y50         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.985     9.973    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.097 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.963    11.060    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X35Y48         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.445    14.786    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.429    14.597    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 2.506ns (41.933%)  route 3.470ns (58.067%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.563     5.084    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.084    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.679 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.679    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.796    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.913    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.030    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.264    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.381 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.381    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.704 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.979     8.683    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X34Y50         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.985     9.973    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.097 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.963    11.060    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X35Y48         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.445    14.786    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[26]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.429    14.597    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 2.506ns (41.933%)  route 3.470ns (58.067%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.563     5.084    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.084    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.679 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.679    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.796    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.913    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.030    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.264    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.381 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.381    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.704 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.979     8.683    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X34Y50         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.985     9.973    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.097 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.963    11.060    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X35Y48         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.445    14.786    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.429    14.597    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 2.431ns (40.917%)  route 3.510ns (59.083%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.564     5.085    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.138    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.775 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.775    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.892 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.892    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.009    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.126    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.243    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.360    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.683 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.979     8.662    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X34Y50         LUT6 (Prop_lut6_I1_O)        0.306     8.968 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.985     9.953    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.077 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.950    11.027    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X35Y42         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.443    14.784    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    14.595    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 2.431ns (40.917%)  route 3.510ns (59.083%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.564     5.085    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.138    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.775 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.775    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.892 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.892    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.009    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.126    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.243    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.360    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.683 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.979     8.662    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X34Y50         LUT6 (Prop_lut6_I1_O)        0.306     8.968 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.985     9.953    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.077 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.950    11.027    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X35Y42         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.443    14.784    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[1]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    14.595    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  3.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.485%)  route 0.181ns (52.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.562     1.445    tsg/clk_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  tsg/cur_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  tsg/cur_x_reg_reg[5]/Q
                         net (fo=5, routed)           0.181     1.790    tsg/dp_ram/ram_reg_1[5]
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.876     2.004    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.689    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.610%)  route 0.230ns (58.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.562     1.445    tsg/clk_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  tsg/cur_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  tsg/cur_x_reg_reg[4]/Q
                         net (fo=6, routed)           0.230     1.839    tsg/dp_ram/ram_reg_1[4]
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.876     2.004    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.689    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.562     1.445    tsg/clk_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  tsg/pix_x1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  tsg/pix_x1_reg_reg[8]/Q
                         net (fo=1, routed)           0.117     1.703    tsg/pix_x1_reg[8]
    SLICE_X10Y35         FDCE                                         r  tsg/pix_x2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.831     1.958    tsg/clk_IBUF_BUFG
    SLICE_X10Y35         FDCE                                         r  tsg/pix_x2_reg_reg[8]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X10Y35         FDCE (Hold_fdce_C_D)         0.063     1.543    tsg/pix_x2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.880%)  route 0.258ns (61.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.562     1.445    tsg/clk_IBUF_BUFG
    SLICE_X8Y35          FDPE                                         r  tsg/cur_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDPE (Prop_fdpe_C_Q)         0.164     1.609 r  tsg/cur_x_reg_reg[1]/Q
                         net (fo=7, routed)           0.258     1.867    tsg/dp_ram/ram_reg_1[1]
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.876     2.004    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.689    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.591     1.474    tsg/clk_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  tsg/pix_x1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  tsg/pix_x1_reg_reg[2]/Q
                         net (fo=1, routed)           0.110     1.725    tsg/pix_x1_reg[2]
    SLICE_X7Y39          FDCE                                         r  tsg/pix_x2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.862     1.989    tsg/clk_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  tsg/pix_x2_reg_reg[2]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X7Y39          FDCE (Hold_fdce_C_D)         0.072     1.546    tsg/pix_x2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.562     1.445    tsg/clk_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  tsg/pix_y1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  tsg/pix_y1_reg_reg[4]/Q
                         net (fo=1, routed)           0.116     1.702    tsg/pix_y1_reg[4]
    SLICE_X9Y35          FDCE                                         r  tsg/pix_y2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.831     1.958    tsg/clk_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  tsg/pix_y2_reg_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y35          FDCE (Hold_fdce_C_D)         0.071     1.516    tsg/pix_y2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.148ns (38.412%)  route 0.237ns (61.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.562     1.445    tsg/clk_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  tsg/cur_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.148     1.593 r  tsg/cur_x_reg_reg[2]/Q
                         net (fo=6, routed)           0.237     1.830    tsg/dp_ram/ram_reg_1[2]
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.876     2.004    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.130     1.636    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 tsg/cur_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.365%)  route 0.275ns (62.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.562     1.445    tsg/clk_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  tsg/cur_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  tsg/cur_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.275     1.884    tsg/dp_ram/Q[2]
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.876     2.004    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.689    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.762%)  route 0.282ns (63.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X6Y36          FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  vga/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.282     1.918    tsg/dp_ram/ADDRBWRADDR[1]
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.873     2.001    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.706    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tsg/cur_y_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.589%)  route 0.297ns (64.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.562     1.445    tsg/clk_IBUF_BUFG
    SLICE_X8Y34          FDPE                                         r  tsg/cur_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDPE (Prop_fdpe_C_Q)         0.164     1.609 r  tsg/cur_y_reg_reg[1]/Q
                         net (fo=7, routed)           0.297     1.906    tsg/dp_ram/Q[1]
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.876     2.004    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.689    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7    tsg/dp_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8    tsg/a_rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7    tsg/dp_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y38    rgb_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y35    rgb_reg_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y38    rgb_reg_reg[7]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y38    rgb_reg_reg[7]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y34   tsg/FSM_sequential_stage_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y34   tsg/FSM_sequential_stage_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    rgb_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    rgb_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y35    rgb_reg_reg[7]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y35    rgb_reg_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    rgb_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    rgb_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y34   tsg/FSM_sequential_stage_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y34   tsg/FSM_sequential_stage_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    rgb_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    rgb_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y35    rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y35    rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y34   tsg/FSM_sequential_stage_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y34   tsg/FSM_sequential_stage_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           170 Endpoints
Min Delay           170 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ja2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.825ns  (logic 3.972ns (40.427%)  route 5.853ns (59.573%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/bit_out_reg/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uartBoardToBoard/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.853     6.309    ja2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     9.825 r  ja2_OBUF_inst/O
                         net (fo=0)                   0.000     9.825    ja2
    L2                                                                r  ja2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.601ns  (logic 3.974ns (52.277%)  route 3.628ns (47.723%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/bit_out_reg/C
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uartMyKeyboardToMyBasys/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           3.628     4.084    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.601 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     7.601    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ja1
                            (input port)
  Destination:            uartMyKeyboardToMyBasys/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.223ns  (logic 1.574ns (25.295%)  route 4.649ns (74.705%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 f  ja1 (IN)
                         net (fo=0)                   0.000     0.000    ja1
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  ja1_IBUF_inst/O
                         net (fo=11, routed)          4.649     6.099    uartMyKeyboardToMyBasys/receiver/D[0]
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.223 r  uartMyKeyboardToMyBasys/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     6.223    uartMyKeyboardToMyBasys/receiver/receiving_i_1_n_0
    SLICE_X13Y37         FDRE                                         r  uartMyKeyboardToMyBasys/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uartBoardToBoard/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.836ns  (logic 1.580ns (27.077%)  route 4.256ns (72.923%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.256     5.712    uartBoardToBoard/receiver/D[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.124     5.836 r  uartBoardToBoard/receiver/received_i_1__0/O
                         net (fo=1, routed)           0.000     5.836    uartBoardToBoard/receiver/received_i_1__0_n_0
    SLICE_X0Y11          FDRE                                         r  uartBoardToBoard/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ja1
                            (input port)
  Destination:            uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.819ns  (logic 1.450ns (24.921%)  route 4.369ns (75.079%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  ja1 (IN)
                         net (fo=0)                   0.000     0.000    ja1
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  ja1_IBUF_inst/O
                         net (fo=11, routed)          4.369     5.819    uartMyKeyboardToMyBasys/receiver/D[0]
    SLICE_X10Y38         FDRE                                         r  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ja1
                            (input port)
  Destination:            uartMyKeyboardToMyBasys/receiver/last_bit_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.791ns  (logic 1.450ns (25.040%)  route 4.341ns (74.960%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  ja1 (IN)
                         net (fo=0)                   0.000     0.000    ja1
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  ja1_IBUF_inst/O
                         net (fo=11, routed)          4.341     5.791    uartMyKeyboardToMyBasys/receiver/D[0]
    SLICE_X13Y37         FDRE                                         r  uartMyKeyboardToMyBasys/receiver/last_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ja1
                            (input port)
  Destination:            uartMyKeyboardToMyBasys/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.786ns  (logic 1.574ns (27.208%)  route 4.211ns (72.792%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  ja1 (IN)
                         net (fo=0)                   0.000     0.000    ja1
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  ja1_IBUF_inst/O
                         net (fo=11, routed)          4.211     5.662    uartMyKeyboardToMyBasys/receiver/D[0]
    SLICE_X13Y37         LUT5 (Prop_lut5_I1_O)        0.124     5.786 r  uartMyKeyboardToMyBasys/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     5.786    uartMyKeyboardToMyBasys/receiver/received_i_1_n_0
    SLICE_X13Y37         FDRE                                         r  uartMyKeyboardToMyBasys/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ja1
                            (input port)
  Destination:            uartMyKeyboardToMyBasys/receiver/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.712ns  (logic 1.450ns (25.389%)  route 4.262ns (74.611%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  ja1 (IN)
                         net (fo=0)                   0.000     0.000    ja1
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  ja1_IBUF_inst/O
                         net (fo=11, routed)          4.262     5.712    uartMyKeyboardToMyBasys/receiver/D[0]
    SLICE_X13Y38         FDRE                                         r  uartMyKeyboardToMyBasys/receiver/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ja1
                            (input port)
  Destination:            uartMyKeyboardToMyBasys/receiver/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.695ns  (logic 1.450ns (25.463%)  route 4.245ns (74.537%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  ja1 (IN)
                         net (fo=0)                   0.000     0.000    ja1
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  ja1_IBUF_inst/O
                         net (fo=11, routed)          4.245     5.695    uartMyKeyboardToMyBasys/receiver/D[0]
    SLICE_X10Y37         FDRE                                         r  uartMyKeyboardToMyBasys/receiver/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ja1
                            (input port)
  Destination:            uartMyKeyboardToMyBasys/receiver/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.646ns  (logic 1.450ns (25.685%)  route 4.196ns (74.315%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  ja1 (IN)
                         net (fo=0)                   0.000     0.000    ja1
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  ja1_IBUF_inst/O
                         net (fo=11, routed)          4.196     5.646    uartMyKeyboardToMyBasys/receiver/D[0]
    SLICE_X8Y38          FDRE                                         r  uartMyKeyboardToMyBasys/receiver/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartBoardToBoard/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.821%)  route 0.080ns (36.179%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/received_reg/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/receiver/received_reg/Q
                         net (fo=3, routed)           0.080     0.221    uartBoardToBoard/receiver_n_0
    SLICE_X0Y11          FDRE                                         r  uartBoardToBoard/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[7]/C
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[7]/Q
                         net (fo=2, routed)           0.122     0.263    uartMyKeyboardToMyBasys/transmitter/Q[7]
    SLICE_X11Y36         FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.489%)  route 0.128ns (47.511%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  uartBoardToBoard/en_reg/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/en_reg/Q
                         net (fo=2, routed)           0.128     0.269    uartBoardToBoard/transmitter/en
    SLICE_X0Y11          FDRE                                         r  uartBoardToBoard/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.609%)  route 0.121ns (42.391%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/Q
                         net (fo=2, routed)           0.121     0.285    uartMyKeyboardToMyBasys/transmitter/Q[3]
    SLICE_X9Y38          FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (49.021%)  route 0.147ns (50.979%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/received_reg/C
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/receiver/received_reg/Q
                         net (fo=6, routed)           0.147     0.288    uartMyKeyboardToMyBasys/en1
    SLICE_X12Y35         FDRE                                         r  uartMyKeyboardToMyBasys/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/temp_reg[0]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/transmitter/temp_reg[0]/Q
                         net (fo=1, routed)           0.108     0.249    uartBoardToBoard/transmitter/temp_reg_n_0_[0]
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.045     0.294 r  uartBoardToBoard/transmitter/bit_out_i_3__0/O
                         net (fo=1, routed)           0.000     0.294    uartBoardToBoard/transmitter/bit_out_i_3__0_n_0
    SLICE_X1Y10          FDRE                                         r  uartBoardToBoard/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/last_bit_reg/C
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uartMyKeyboardToMyBasys/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uartMyKeyboardToMyBasys/receiver/last_bit
    SLICE_X13Y37         LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uartMyKeyboardToMyBasys/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    uartMyKeyboardToMyBasys/receiver/receiving_i_1_n_0
    SLICE_X13Y37         FDRE                                         r  uartMyKeyboardToMyBasys/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/last_bit_reg/C
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uartMyKeyboardToMyBasys/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uartMyKeyboardToMyBasys/receiver/last_bit
    SLICE_X13Y37         LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uartMyKeyboardToMyBasys/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.296    uartMyKeyboardToMyBasys/receiver/received_i_1_n_0
    SLICE_X13Y37         FDRE                                         r  uartMyKeyboardToMyBasys/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/last_rec_reg/C
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  uartMyKeyboardToMyBasys/last_rec_reg/Q
                         net (fo=1, routed)           0.059     0.207    uartMyKeyboardToMyBasys/receiver/last_rec
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  uartMyKeyboardToMyBasys/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.305    uartMyKeyboardToMyBasys/receiver_n_1
    SLICE_X12Y35         FDRE                                         r  uartMyKeyboardToMyBasys/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/count_reg[5]/C
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/transmitter/count_reg[5]/Q
                         net (fo=8, routed)           0.120     0.261    uartBoardToBoard/transmitter/count_reg[5]
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.045     0.306 r  uartBoardToBoard/transmitter/count[5]_i_1__2/O
                         net (fo=1, routed)           0.000     0.306    uartBoardToBoard/transmitter/count[5]_i_1__2_n_0
    SLICE_X3Y9           FDRE                                         r  uartBoardToBoard/transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.102ns  (logic 4.048ns (66.349%)  route 2.053ns (33.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.053     7.728    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.258 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.258    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.849ns  (logic 4.047ns (69.190%)  route 1.802ns (30.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           1.802     7.476    rgb_reg_reg[7]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.006 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.006    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.829ns  (logic 3.959ns (67.925%)  route 1.870ns (32.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    vga/clk_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           1.870     7.477    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    10.980 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.980    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.720ns  (logic 4.023ns (70.334%)  route 1.697ns (29.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           1.697     7.371    rgb_reg_reg[7]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.877 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.877    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.716ns  (logic 4.039ns (70.661%)  route 1.677ns (29.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.677     7.349    rgb_reg_reg[7]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.870 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.870    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.678ns  (logic 3.953ns (69.607%)  route 1.726ns (30.393%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.628     5.149    vga/clk_IBUF_BUFG
    SLICE_X4Y34          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           1.726     7.331    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    10.828 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.828    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.731ns  (logic 0.704ns (18.871%)  route 3.027ns (81.129%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.631     5.152    vga/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  vga/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           1.367     6.975    vga/Q[0]
    SLICE_X6Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.099 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           0.834     7.933    vga/h_count_next[9]_i_3_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.124     8.057 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          0.826     8.883    vga/v_count_next_1
    SLICE_X4Y35          FDCE                                         r  vga/v_count_next_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.731ns  (logic 0.704ns (18.871%)  route 3.027ns (81.129%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.631     5.152    vga/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  vga/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           1.367     6.975    vga/Q[0]
    SLICE_X6Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.099 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           0.834     7.933    vga/h_count_next[9]_i_3_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.124     8.057 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          0.826     8.883    vga/v_count_next_1
    SLICE_X4Y35          FDCE                                         r  vga/v_count_next_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.731ns  (logic 0.704ns (18.871%)  route 3.027ns (81.129%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.631     5.152    vga/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  vga/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           1.367     6.975    vga/Q[0]
    SLICE_X6Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.099 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           0.834     7.933    vga/h_count_next[9]_i_3_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.124     8.057 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          0.826     8.883    vga/v_count_next_1
    SLICE_X4Y35          FDCE                                         r  vga/v_count_next_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.731ns  (logic 0.704ns (18.871%)  route 3.027ns (81.129%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.631     5.152    vga/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  vga/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           1.367     6.975    vga/Q[0]
    SLICE_X6Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.099 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           0.834     7.933    vga/h_count_next[9]_i_3_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.124     8.057 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          0.826     8.883    vga/v_count_next_1
    SLICE_X4Y35          FDCE                                         r  vga/v_count_next_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.659%)  route 0.111ns (37.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/v_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.111     1.724    vga/v_count_reg_reg[9]_0[5]
    SLICE_X4Y35          LUT6 (Prop_lut6_I0_O)        0.045     1.769 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.769    vga/v_count_next[5]_i_1_n_0
    SLICE_X4Y35          FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.590     1.473    vga/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.111     1.726    vga/Q[2]
    SLICE_X6Y37          LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.771    vga/h_count_next_0[2]
    SLICE_X6Y37          FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.189ns (62.922%)  route 0.111ns (37.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.590     1.473    vga/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.111     1.726    vga/Q[2]
    SLICE_X6Y37          LUT4 (Prop_lut4_I0_O)        0.048     1.774 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.774    vga/h_count_next_0[3]
    SLICE_X6Y37          FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.296%)  route 0.157ns (45.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.590     1.473    vga/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga/h_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.157     1.771    vga/Q[5]
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.816    vga/h_count_next_0[9]
    SLICE_X4Y36          FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.113%)  route 0.158ns (45.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.590     1.473    vga/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga/h_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.158     1.772    vga/Q[5]
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.045     1.817 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.817    vga/h_count_next_0[5]
    SLICE_X4Y36          FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.209ns (58.612%)  route 0.148ns (41.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.164     1.636 f  vga/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.148     1.784    vga/v_count_reg_reg[9]_0[3]
    SLICE_X7Y36          LUT6 (Prop_lut6_I2_O)        0.045     1.829 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.829    vga/v_count_next[0]_i_1_n_0
    SLICE_X7Y36          FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.187ns (44.828%)  route 0.230ns (55.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.590     1.473    vga/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.230     1.844    vga/Q[1]
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.046     1.890 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.890    vga/h_count_next_0[1]
    SLICE_X4Y36          FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.186ns (44.161%)  route 0.235ns (55.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.590     1.473    vga/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga/h_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.235     1.849    vga/Q[5]
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.045     1.894 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.894    vga/h_count_next_0[8]
    SLICE_X4Y36          FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.186ns (44.150%)  route 0.235ns (55.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.590     1.473    vga/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 f  vga/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.235     1.849    vga/Q[0]
    SLICE_X4Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.894 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    vga/h_count_next_0[0]
    SLICE_X4Y36          FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.184ns (42.976%)  route 0.244ns (57.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.590     1.473    vga/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga/h_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.244     1.858    vga/Q[5]
    SLICE_X6Y37          LUT4 (Prop_lut4_I2_O)        0.043     1.901 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.901    vga/h_count_next_0[7]
    SLICE_X6Y37          FDCE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_x2_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.771ns  (logic 1.456ns (25.231%)  route 4.315ns (74.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.315     5.771    tsg/AR[0]
    SLICE_X8Y40          FDCE                                         f  tsg/pix_x2_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.448     4.789    tsg/clk_IBUF_BUFG
    SLICE_X8Y40          FDCE                                         r  tsg/pix_x2_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.544ns  (logic 1.456ns (26.267%)  route 4.088ns (73.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.088     5.544    vga/AR[0]
    SLICE_X4Y37          FDCE                                         f  vga/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.513     4.854    vga/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.544ns  (logic 1.456ns (26.267%)  route 4.088ns (73.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.088     5.544    vga/AR[0]
    SLICE_X4Y37          FDCE                                         f  vga/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.513     4.854    vga/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.544ns  (logic 1.456ns (26.267%)  route 4.088ns (73.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.088     5.544    vga/AR[0]
    SLICE_X4Y37          FDCE                                         f  vga/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.513     4.854    vga/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.544ns  (logic 1.456ns (26.267%)  route 4.088ns (73.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.088     5.544    vga/AR[0]
    SLICE_X4Y37          FDCE                                         f  vga/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.513     4.854    vga/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.539ns  (logic 1.456ns (26.287%)  route 4.083ns (73.713%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.083     5.539    vga/AR[0]
    SLICE_X5Y37          FDCE                                         f  vga/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.513     4.854    vga/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_sync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 1.456ns (26.372%)  route 4.066ns (73.628%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.066     5.522    vga/AR[0]
    SLICE_X4Y34          FDCE                                         f  vga/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.511     4.852    vga/clk_IBUF_BUFG
    SLICE_X4Y34          FDCE                                         r  vga/h_sync_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_x1_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.413ns  (logic 1.456ns (26.902%)  route 3.957ns (73.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          3.957     5.413    tsg/AR[0]
    SLICE_X6Y40          FDCE                                         f  tsg/pix_x1_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.515     4.856    tsg/clk_IBUF_BUFG
    SLICE_X6Y40          FDCE                                         r  tsg/pix_x1_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_x1_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.265ns  (logic 1.456ns (27.660%)  route 3.808ns (72.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          3.808     5.265    tsg/AR[0]
    SLICE_X7Y39          FDCE                                         f  tsg/pix_x1_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.515     4.856    tsg/clk_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  tsg/pix_x1_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_x1_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.265ns  (logic 1.456ns (27.660%)  route 3.808ns (72.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          3.808     5.265    tsg/AR[0]
    SLICE_X7Y39          FDCE                                         f  tsg/pix_x1_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.515     4.856    tsg/clk_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  tsg/pix_x1_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.059     0.187    vga/v_count_next[1]
    SLICE_X6Y36          FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.859     1.986    vga/clk_IBUF_BUFG
    SLICE_X6Y36          FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.100     0.241    vga/h_count_next[4]
    SLICE_X6Y36          FDCE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.859     1.986    vga/clk_IBUF_BUFG
    SLICE_X6Y36          FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.116     0.244    vga/v_count_next[8]
    SLICE_X6Y35          FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.859     1.986    vga/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    vga/h_count_next[1]
    SLICE_X4Y37          FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.860     1.987    vga/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.110     0.251    vga/v_count_next[9]
    SLICE_X6Y36          FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.859     1.986    vga/clk_IBUF_BUFG
    SLICE_X6Y36          FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    vga/h_count_next[0]
    SLICE_X5Y37          FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.860     1.987    vga/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    vga/v_count_next[0]
    SLICE_X6Y36          FDCE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.859     1.986    vga/clk_IBUF_BUFG
    SLICE_X6Y36          FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.116     0.257    vga/v_count_next[7]
    SLICE_X6Y35          FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.859     1.986    vga/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.119     0.260    vga/v_count_next[6]
    SLICE_X5Y35          FDCE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.859     1.986    vga/clk_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  vga/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tsg/dp_ram/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.757%)  route 0.120ns (42.243%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[5]/C
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[5]/Q
                         net (fo=2, routed)           0.120     0.284    tsg/dp_ram/ram_reg_2[5]
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.876     2.004    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK





