

================================================================
== Vitis HLS Report for 'top_Pipeline_LOOP_WT_I'
================================================================
* Date:           Fri Dec 13 13:11:25 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.966 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4684|     4684|  46.840 us|  46.840 us|  4684|  4684|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_WT_I  |     4682|     4682|         2|          1|          1|  4682|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.98>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wt_i, void @empty_0, i32 0, i32 0, void @empty_26, i32 4294967295, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %i_V"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc123"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_V_1 = load i13 %i_V"   --->   Operation 9 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.64ns)   --->   "%icmp_ln1027 = icmp_eq  i13 %i_V_1, i13 4682"   --->   Operation 11 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4682, i64 4682, i64 4682"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.75ns)   --->   "%add_ln840 = add i13 %i_V_1, i13 1"   --->   Operation 13 'add' 'add_ln840' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln773 = br i1 %icmp_ln1027, void %for.inc123.split, void %for.inc135.preheader.exitStub" [Accel.cpp:773]   --->   Operation 14 'br' 'br_ln773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln1514_3_cast = zext i13 %i_V_1"   --->   Operation 15 'zext' 'trunc_ln1514_3_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%wt_i_addr = getelementptr i64 %wt_i, i64 0, i64 %trunc_ln1514_3_cast" [Accel.cpp:774]   --->   Operation 16 'getelementptr' 'wt_i_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.98ns)   --->   "%wt_i_load = load i13 %wt_i_addr" [Accel.cpp:774]   --->   Operation 17 'load' 'wt_i_load' <Predicate = (!icmp_ln1027)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4682> <RAM>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln773 = store i13 %add_ln840, i13 %i_V" [Accel.cpp:773]   --->   Operation 18 'store' 'store_ln773' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.96>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln773 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [Accel.cpp:773]   --->   Operation 19 'specloopname' 'specloopname_ln773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln774)   --->   "%ret_V = trunc i13 %i_V_1"   --->   Operation 20 'trunc' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln774)   --->   "%select_ln1513 = select i1 %ret_V, i13 2341, i13 0"   --->   Operation 21 'select' 'select_ln1513' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node add_ln774)   --->   "%ret_V_8 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %i_V_1, i32 1, i32 12"   --->   Operation 22 'partselect' 'ret_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln774)   --->   "%zext_ln774 = zext i12 %ret_V_8" [Accel.cpp:774]   --->   Operation 23 'zext' 'zext_ln774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln774 = add i13 %select_ln1513, i13 %zext_ln774" [Accel.cpp:774]   --->   Operation 24 'add' 'add_ln774' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln774_1 = zext i13 %add_ln774" [Accel.cpp:774]   --->   Operation 25 'zext' 'zext_ln774_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%wt_mem_V_addr = getelementptr i64 %wt_mem_V, i64 0, i64 %zext_ln774_1" [Accel.cpp:774]   --->   Operation 26 'getelementptr' 'wt_mem_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (2.98ns)   --->   "%wt_i_load = load i13 %wt_i_addr" [Accel.cpp:774]   --->   Operation 27 'load' 'wt_i_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4682> <RAM>
ST_2 : Operation 28 [1/1] (2.98ns)   --->   "%store_ln774 = store i64 %wt_i_load, i13 %wt_mem_V_addr" [Accel.cpp:774]   --->   Operation 28 'store' 'store_ln774' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4682> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln773 = br void %for.inc123" [Accel.cpp:773]   --->   Operation 29 'br' 'br_ln773' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.98ns
The critical path consists of the following:
	'alloca' operation ('i.V') [3]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [8]  (0 ns)
	'getelementptr' operation ('wt_i_addr', Accel.cpp:774) [24]  (0 ns)
	'load' operation ('wt_i_load', Accel.cpp:774) on array 'wt_i' [25]  (2.98 ns)

 <State 2>: 5.97ns
The critical path consists of the following:
	'load' operation ('wt_i_load', Accel.cpp:774) on array 'wt_i' [25]  (2.98 ns)
	'store' operation ('store_ln774', Accel.cpp:774) of variable 'wt_i_load', Accel.cpp:774 on array 'wt_mem_V' [26]  (2.98 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
