$date
  Sun Dec 11 20:44:42 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_alu $end
$var reg 2 ! tb_operator[1:0] $end
$var reg 4 " tb_num1[3:0] $end
$var reg 4 # tb_num2[3:0] $end
$var reg 4 $ tb_result[3:0] $end
$scope module dut $end
$var reg 2 % operator[1:0] $end
$var reg 4 & num1[3:0] $end
$var reg 4 ' num2[3:0] $end
$var reg 4 ( result[3:0] $end
$var reg 4 ) result_interm[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00 !
b0000 "
b0000 #
b0000 $
b00 %
b0000 &
b0000 '
b0000 (
b0000 )
#20000000
b0010 "
b0001 #
b0011 $
b0010 &
b0001 '
b0011 (
b0011 )
#40000000
b0010 #
b0100 $
b0010 '
b0100 (
b0100 )
#60000000
b1101 "
b1001 #
b0110 $
b1101 &
b1001 '
b0110 (
b0110 )
#80000000
b0001 "
b0100 #
b0101 $
b0001 &
b0100 '
b0101 (
b0101 )
#100000000
