INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.sim/sim_1/synth/timing/xsim/Testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD16
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD17
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD18
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD19
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD20
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD21
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD22
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD23
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD24
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD25
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD26
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD27
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD28
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD29
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD30
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Program_Memory
INFO: [VRFC 10-311] analyzing module Sel_A
INFO: [VRFC 10-311] analyzing module Sel_B
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module baud_rate_gen
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/baud_rate_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
