

================================================================
== Vivado HLS Report for 'heapSort_noRecurv'
================================================================
* Date:           Wed Jun 23 13:52:51 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        heapSort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  698|  55994|  699|  55995|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   72|  18504|  3 ~ 771 |          -|          -|    24|    no    |
        |- Loop 2  |  624|  37488| 13 ~ 781 |          -|          -|    48|    no    |
        +----------+-----+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	2  / true
4 --> 
	5  / (!tmp_31)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_16 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([48 x float]* %A) nounwind, !map !8

ST_1: stg_17 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @heapSort_noRecurv_str) nounwind

ST_1: stg_18 [1/1] 1.57ns
:2  br label %1


 <State 2>: 2.61ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i6 [ 23, %0 ], [ %i_2, %2 ]

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i, i32 5)

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

ST_2: stg_22 [1/1] 0.00ns
:3  br i1 %tmp, label %.preheader.preheader, label %2

ST_2: stg_23 [2/2] 2.61ns
:0  call fastcc void @heapSort_noRecurv_maxHeapify_noRecurv([48 x float]* %A, i6 %i, i7 48) nounwind

ST_2: i_2 [1/1] 1.67ns
:1  %i_2 = add i6 %i, -1

ST_2: A_addr [1/1] 0.00ns
.preheader.preheader:0  %A_addr = getelementptr [48 x float]* %A, i64 0, i64 0

ST_2: stg_26 [1/1] 1.57ns
.preheader.preheader:1  br label %.preheader


 <State 3>: 0.00ns
ST_3: stg_27 [1/2] 0.00ns
:0  call fastcc void @heapSort_noRecurv_maxHeapify_noRecurv([48 x float]* %A, i6 %i, i7 48) nounwind

ST_3: stg_28 [1/1] 0.00ns
:2  br label %1


 <State 4>: 2.71ns
ST_4: i_assign [1/1] 0.00ns
.preheader:0  %i_assign = phi i7 [ %i_3, %_ifconv ], [ 47, %.preheader.preheader ]

ST_4: i_assign_cast [1/1] 0.00ns
.preheader:1  %i_assign_cast = sext i7 %i_assign to i32

ST_4: tmp_31 [1/1] 0.00ns
.preheader:2  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i_assign, i32 6)

ST_4: empty_7 [1/1] 0.00ns
.preheader:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

ST_4: stg_33 [1/1] 0.00ns
.preheader:4  br i1 %tmp_31, label %3, label %_ifconv

ST_4: tmp_i [1/1] 0.00ns
_ifconv:0  %tmp_i = zext i32 %i_assign_cast to i64

ST_4: A_addr_6 [1/1] 0.00ns
_ifconv:1  %A_addr_6 = getelementptr [48 x float]* %A, i64 0, i64 %tmp_i

ST_4: A_load_6 [2/2] 2.71ns
_ifconv:2  %A_load_6 = load float* %A_addr_6, align 4

ST_4: A_load [2/2] 2.71ns
_ifconv:26  %A_load = load float* %A_addr, align 4

ST_4: stg_38 [1/1] 0.00ns
:0  ret void


 <State 5>: 5.75ns
ST_5: A_load_6 [1/2] 2.71ns
_ifconv:2  %A_load_6 = load float* %A_addr_6, align 4

ST_5: p_Val2_5 [1/1] 0.00ns
_ifconv:3  %p_Val2_5 = bitcast float %A_load_6 to i32

ST_5: p_Result_s [1/1] 0.00ns
_ifconv:4  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_5, i32 31)

ST_5: loc_V [1/1] 0.00ns
_ifconv:5  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_5, i32 23, i32 30) nounwind

ST_5: loc_V_2 [1/1] 0.00ns
_ifconv:6  %loc_V_2 = trunc i32 %p_Val2_5 to i23

ST_5: tmp_i_i_i_i_cast1 [1/1] 0.00ns
_ifconv:9  %tmp_i_i_i_i_cast1 = zext i8 %loc_V to i9

ST_5: sh_assign [1/1] 1.67ns
_ifconv:10  %sh_assign = add i9 -127, %tmp_i_i_i_i_cast1

ST_5: isNeg [1/1] 0.00ns
_ifconv:11  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_5: tmp_2_i_i_i [1/1] 1.67ns
_ifconv:12  %tmp_2_i_i_i = sub i8 127, %loc_V

ST_5: tmp_2_i_i_i_cast [1/1] 0.00ns
_ifconv:13  %tmp_2_i_i_i_cast = sext i8 %tmp_2_i_i_i to i9

ST_5: sh_assign_2 [1/1] 1.37ns
_ifconv:14  %sh_assign_2 = select i1 %isNeg, i9 %tmp_2_i_i_i_cast, i9 %sh_assign

ST_5: A_load [1/2] 2.71ns
_ifconv:26  %A_load = load float* %A_addr, align 4

ST_5: stg_51 [1/1] 2.71ns
_ifconv:27  store float %A_load, float* %A_addr_6, align 4


 <State 6>: 7.02ns
ST_6: p_Result_2 [1/1] 0.00ns
_ifconv:7  %p_Result_2 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_2) nounwind

ST_6: tmp_i_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_8)
_ifconv:8  %tmp_i_i_i = zext i24 %p_Result_2 to i78

ST_6: sh_assign_2_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_8)
_ifconv:15  %sh_assign_2_cast = sext i9 %sh_assign_2 to i32

ST_6: sh_assign_2_cast_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_8)
_ifconv:16  %sh_assign_2_cast_cast = sext i9 %sh_assign_2 to i24

ST_6: tmp_3_i_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_8)
_ifconv:17  %tmp_3_i_i_i = zext i32 %sh_assign_2_cast to i78

ST_6: tmp_4_i_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_8)
_ifconv:18  %tmp_4_i_i_i = lshr i24 %p_Result_2, %sh_assign_2_cast_cast

ST_6: tmp_6_i_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_8)
_ifconv:19  %tmp_6_i_i_i = shl i78 %tmp_i_i_i, %tmp_3_i_i_i

ST_6: tmp_37 [1/1] 0.00ns (grouped into LUT with out node p_Val2_8)
_ifconv:20  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_4_i_i_i, i32 23)

ST_6: tmp_s [1/1] 0.00ns (grouped into LUT with out node p_Val2_8)
_ifconv:21  %tmp_s = zext i1 %tmp_37 to i32

ST_6: tmp_27 [1/1] 0.00ns (grouped into LUT with out node p_Val2_8)
_ifconv:22  %tmp_27 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_6_i_i_i, i32 23, i32 54)

ST_6: p_Val2_8 [1/1] 3.26ns (out node of the LUT)
_ifconv:23  %p_Val2_8 = select i1 %isNeg, i32 %tmp_s, i32 %tmp_27

ST_6: p_Val2_7_i_i_i [1/1] 2.39ns
_ifconv:24  %p_Val2_7_i_i_i = sub i32 0, %p_Val2_8

ST_6: p_Val2_s [1/1] 1.37ns
_ifconv:25  %p_Val2_s = select i1 %p_Result_s, i32 %p_Val2_7_i_i_i, i32 %p_Val2_8


 <State 7>: 6.18ns
ST_7: tmp_2_i [6/6] 6.18ns
_ifconv:28  %tmp_2_i = sitofp i32 %p_Val2_s to float


 <State 8>: 6.18ns
ST_8: tmp_2_i [5/6] 6.18ns
_ifconv:28  %tmp_2_i = sitofp i32 %p_Val2_s to float


 <State 9>: 6.18ns
ST_9: tmp_2_i [4/6] 6.18ns
_ifconv:28  %tmp_2_i = sitofp i32 %p_Val2_s to float


 <State 10>: 6.18ns
ST_10: tmp_2_i [3/6] 6.18ns
_ifconv:28  %tmp_2_i = sitofp i32 %p_Val2_s to float


 <State 11>: 6.18ns
ST_11: tmp_2_i [2/6] 6.18ns
_ifconv:28  %tmp_2_i = sitofp i32 %p_Val2_s to float


 <State 12>: 6.18ns
ST_12: tmp_2_i [1/6] 6.18ns
_ifconv:28  %tmp_2_i = sitofp i32 %p_Val2_s to float


 <State 13>: 2.71ns
ST_13: stg_71 [1/1] 2.71ns
_ifconv:29  store float %tmp_2_i, float* %A_addr, align 4


 <State 14>: 2.61ns
ST_14: stg_72 [2/2] 2.61ns
_ifconv:30  call fastcc void @heapSort_noRecurv_maxHeapify_noRecurv([48 x float]* %A, i6 0, i7 %i_assign) nounwind

ST_14: i_3 [1/1] 1.67ns
_ifconv:31  %i_3 = add i7 -1, %i_assign


 <State 15>: 0.00ns
ST_15: stg_74 [1/2] 0.00ns
_ifconv:30  call fastcc void @heapSort_noRecurv_maxHeapify_noRecurv([48 x float]* %A, i6 0, i7 %i_assign) nounwind

ST_15: stg_75 [1/1] 0.00ns
_ifconv:32  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
