Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct 21 11:08:27 2022
| Host         : DESKTOP-1UDCE0K running 64-bit major release  (build 9200)
| Command      : report_drc -file rx_test_wrapper_drc_opted.rpt -pb rx_test_wrapper_drc_opted.pb -rpx rx_test_wrapper_drc_opted.rpx
| Design       : rx_test_wrapper
| Device       : xczu28dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+----------+----------+---------------------------------------------------------------------+------------+
| Rule     | Severity | Description                                                         | Violations |
+----------+----------+---------------------------------------------------------------------+------------+
| AVAL-155 | Advisory | enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 1          |
+----------+----------+---------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
AVAL-155#1 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
rx_test_i/cfo_correction_0/scale_0/inst/dsp_macro_0_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>


