Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: rm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "rm.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "rm"
Output Format                      : NGC
Target Device                      : xc6vlx75t-1-ff784

---- Source Options
Top Module Name                    : rm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : One-Hot
Safe Implementation                : Yes
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : NO
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage2\rotate2\AddSubB\encoder.vhd" into library work
Parsing entity <encoder>.
Parsing architecture <rtl> of entity <encoder>.
Parsing VHDL file "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage2\rotate2\AddSubB\BShifter23_Left.vhd" into library work
Parsing entity <BShifter23_Left>.
Parsing architecture <rtl> of entity <bshifter23_left>.
Parsing VHDL file "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage2\rotate2\AddSubB\BShifter23.vhd" into library work
Parsing entity <BShifter23_Right>.
Parsing architecture <RTL> of entity <bshifter23_right>.
Parsing VHDL file "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage2\rotate2\Multiplier\FPMul.vhd" into library work
Parsing entity <FPMul>.
Parsing architecture <Behavioral> of entity <fpmul>.
Parsing VHDL file "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage2\rotate2\AddSubB\AddSub.vhd" into library work
Parsing entity <AddSub>.
Parsing architecture <Behavioral> of entity <addsub>.
Parsing VHDL file "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage2\rotate2\rotate2.vhd" into library work
Parsing entity <rotate2>.
Parsing architecture <structural> of entity <rotate2>.
Parsing VHDL file "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage2\rotate1\rotate1.vhd" into library work
Parsing entity <rotate1>.
Parsing architecture <structural> of entity <rotate1>.
Parsing VHDL file "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage2\butterfly\butterfly.vhd" into library work
Parsing entity <butterfly>.
Parsing architecture <structural> of entity <butterfly>.
Parsing VHDL file "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\reg8_32_en\reg32_en.vhd" into library work
Parsing entity <reg32_en>.
Parsing architecture <Behavioral> of entity <reg32_en>.
Parsing VHDL file "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\reg8_32\register\register.vhd" into library work
Parsing entity <reg32>.
Parsing architecture <Behavioral> of entity <reg32>.
Parsing VHDL file "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage3\stage3.vhd" into library work
Parsing entity <stage3>.
Parsing architecture <structural> of entity <stage3>.
Parsing VHDL file "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage2\stage2.vhd" into library work
Parsing entity <stage2>.
Parsing architecture <structural> of entity <stage2>.
Parsing VHDL file "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage1\stage1.vhd" into library work
Parsing entity <stage1>.
Parsing architecture <structural> of entity <stage1>.
Parsing VHDL file "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage0\stage0.vhd" into library work
Parsing entity <stage0>.
Parsing architecture <structural> of entity <stage0>.
Parsing VHDL file "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\reg8_32_en\reg8_32_en.vhd" into library work
Parsing entity <reg8_32_en>.
Parsing architecture <structural> of entity <reg8_32_en>.
Parsing VHDL file "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\reg8_32\reg8_32.vhd" into library work
Parsing entity <reg8_32>.
Parsing architecture <structural> of entity <reg8_32>.
Parsing VHDL file "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\D1_IDCT8.vhd" into library work
Parsing entity <rm>.
Parsing architecture <structural> of entity <rm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <rm> (architecture <structural>) from library <work>.

Elaborating entity <reg8_32_en> (architecture <structural>) from library <work>.

Elaborating entity <reg32_en> (architecture <Behavioral>) from library <work>.

Elaborating entity <stage3> (architecture <structural>) from library <work>.

Elaborating entity <rotate1> (architecture <structural>) from library <work>.

Elaborating entity <FPMul> (architecture <Behavioral>) from library <work>.

Elaborating entity <AddSub> (architecture <Behavioral>) from library <work>.

Elaborating entity <BShifter23_Right> (architecture <RTL>) from library <work>.

Elaborating entity <encoder> (architecture <rtl>) from library <work>.

Elaborating entity <BShifter23_Left> (architecture <rtl>) from library <work>.

Elaborating entity <reg8_32> (architecture <structural>) from library <work>.

Elaborating entity <reg32> (architecture <Behavioral>) from library <work>.

Elaborating entity <stage2> (architecture <structural>) from library <work>.

Elaborating entity <rotate2> (architecture <structural>) from library <work>.

Elaborating entity <butterfly> (architecture <structural>) from library <work>.

Elaborating entity <stage1> (architecture <structural>) from library <work>.

Elaborating entity <stage0> (architecture <structural>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <rm>.
    Related source file is "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\D1_IDCT8.vhd".
    Summary:
	no macro.
Unit <rm> synthesized.

Synthesizing Unit <reg8_32_en>.
    Related source file is "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\reg8_32_en\reg8_32_en.vhd".
    Summary:
	no macro.
Unit <reg8_32_en> synthesized.

Synthesizing Unit <reg32_en>.
    Related source file is "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\reg8_32_en\reg32_en.vhd".
    Found 32-bit register for signal <r_reg>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg32_en> synthesized.

Synthesizing Unit <stage3>.
    Related source file is "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage3\stage3.vhd".
    Summary:
	no macro.
Unit <stage3> synthesized.

Synthesizing Unit <rotate1>.
    Related source file is "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage2\rotate1\rotate1.vhd".
    Summary:
	no macro.
Unit <rotate1> synthesized.

Synthesizing Unit <FPMul>.
    Related source file is "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage2\rotate2\Multiplier\FPMul.vhd".
    Found 9-bit adder for signal <e_sum> created at line 63.
    Found 8-bit adder for signal <e_bl[7]_GND_9_o_add_8_OUT> created at line 1241.
    Found 8-bit subtractor for signal <e_bl<7:0>> created at line 42.
    Found 24x24-bit multiplier for signal <m_bl> created at line 70.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <FPMul> synthesized.

Synthesizing Unit <AddSub>.
    Related source file is "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage2\rotate2\AddSubB\AddSub.vhd".
    Found 8-bit adder for signal <e_l[7]_GND_11_o_add_13_OUT> created at line 1241.
    Found 25-bit adder for signal <GND_11_o_GND_11_o_add_21_OUT> created at line 96.
    Found 8-bit subtractor for signal <GND_11_o_GND_11_o_sub_16_OUT<7:0>> created at line 83.
    Found 5-bit subtractor for signal <diff<4:0>> created at line 45.
    Found 25-bit subtractor for signal <GND_11_o_GND_11_o_sub_20_OUT<24:0>> created at line 98.
    Found 8-bit comparator greater for signal <e2[7]_e1[7]_LessThan_5_o> created at line 58
    Found 8-bit comparator equal for signal <e2[7]_e1[7]_equal_6_o> created at line 58
    Found 23-bit comparator greater for signal <m2[22]_m1[22]_LessThan_7_o> created at line 58
    Found 23-bit comparator equal for signal <m2[22]_m1[22]_equal_9_o> created at line 60
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  84 Multiplexer(s).
Unit <AddSub> synthesized.

Synthesizing Unit <BShifter23_Right>.
    Related source file is "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage2\rotate2\AddSubB\BShifter23.vhd".
    Summary:
	inferred   5 Multiplexer(s).
Unit <BShifter23_Right> synthesized.

Synthesizing Unit <encoder>.
    Related source file is "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage2\rotate2\AddSubB\encoder.vhd".
    Summary:
	inferred  23 Multiplexer(s).
Unit <encoder> synthesized.

Synthesizing Unit <BShifter23_Left>.
    Related source file is "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage2\rotate2\AddSubB\BShifter23_Left.vhd".
    Summary:
	inferred   5 Multiplexer(s).
Unit <BShifter23_Left> synthesized.

Synthesizing Unit <reg8_32>.
    Related source file is "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\reg8_32\reg8_32.vhd".
    Summary:
	no macro.
Unit <reg8_32> synthesized.

Synthesizing Unit <reg32>.
    Related source file is "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\reg8_32\register\register.vhd".
    Found 32-bit register for signal <r_reg>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg32> synthesized.

Synthesizing Unit <stage2>.
    Related source file is "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage2\stage2.vhd".
    Summary:
	no macro.
Unit <stage2> synthesized.

Synthesizing Unit <rotate2>.
    Related source file is "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage2\rotate2\rotate2.vhd".
    Summary:
	no macro.
Unit <rotate2> synthesized.

Synthesizing Unit <butterfly>.
    Related source file is "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage2\butterfly\butterfly.vhd".
    Summary:
	no macro.
Unit <butterfly> synthesized.

Synthesizing Unit <stage1>.
    Related source file is "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage1\stage1.vhd".
    Summary:
	no macro.
Unit <stage1> synthesized.

Synthesizing Unit <stage0>.
    Related source file is "D:\MUTProject\KC705\PartialReconfig\Sources\RMIDCT\stage0\stage0.vhd".
    Summary:
	no macro.
Unit <stage0> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 16
 24x24-bit multiplier                                  : 16
# Adders/Subtractors                                   : 152
 25-bit addsub                                         : 26
 5-bit subtractor                                      : 26
 8-bit adder                                           : 42
 8-bit subtractor                                      : 42
 9-bit adder                                           : 16
# Registers                                            : 40
 32-bit register                                       : 40
# Comparators                                          : 104
 23-bit comparator equal                               : 26
 23-bit comparator greater                             : 26
 8-bit comparator equal                                : 26
 8-bit comparator greater                              : 26
# Multiplexers                                         : 3090
 1-bit 2-to-1 multiplexer                              : 1872
 23-bit 2-to-1 multiplexer                             : 172
 24-bit 2-to-1 multiplexer                             : 182
 25-bit 2-to-1 multiplexer                             : 104
 32-bit 2-to-1 multiplexer                             : 16
 5-bit 2-to-1 multiplexer                              : 624
 8-bit 2-to-1 multiplexer                              : 120
# Xors                                                 : 68
 1-bit xor2                                            : 68

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 16
 24x24-bit multiplier                                  : 16
# Adders/Subtractors                                   : 152
 25-bit addsub                                         : 26
 5-bit subtractor                                      : 26
 8-bit adder                                           : 58
 8-bit subtractor                                      : 42
# Registers                                            : 1280
 Flip-Flops                                            : 1280
# Comparators                                          : 104
 23-bit comparator equal                               : 26
 23-bit comparator greater                             : 26
 8-bit comparator equal                                : 26
 8-bit comparator greater                              : 26
# Multiplexers                                         : 3090
 1-bit 2-to-1 multiplexer                              : 1872
 23-bit 2-to-1 multiplexer                             : 172
 24-bit 2-to-1 multiplexer                             : 182
 25-bit 2-to-1 multiplexer                             : 104
 32-bit 2-to-1 multiplexer                             : 16
 5-bit 2-to-1 multiplexer                              : 624
 8-bit 2-to-1 multiplexer                              : 120
# Xors                                                 : 68
 1-bit xor2                                            : 68

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <reg8_32_en> ...

Optimizing unit <reg32_en> ...

Optimizing unit <reg8_32> ...

Optimizing unit <reg32> ...

Optimizing unit <rm> ...

Optimizing unit <AddSub> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block rm, actual ratio is 24.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1280
 Flip-Flops                                            : 1280

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : rm.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 12580
#      GND                         : 1
#      LUT2                        : 258
#      LUT3                        : 1373
#      LUT4                        : 2061
#      LUT5                        : 2156
#      LUT6                        : 4317
#      MUXCY                       : 1404
#      MUXF7                       : 21
#      VCC                         : 1
#      XORCY                       : 988
# FlipFlops/Latches                : 1280
#      FDC                         : 1024
#      FDCE                        : 256
# DSPs                             : 32
#      DSP48E1                     : 32

Device utilization summary:
---------------------------

Selected Device : 6vlx75tff784-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1280  out of  93120     1%  
 Number of Slice LUTs:                10165  out of  46560    21%  
    Number used as Logic:             10165  out of  46560    21%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  10447
   Number with an unused Flip Flop:    9167  out of  10447    87%  
   Number with an unused LUT:           282  out of  10447     2%  
   Number of fully used LUT-FF pairs:   998  out of  10447     9%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         515
 Number of bonded IOBs:                   0  out of    360     0%  

Specific Feature Utilization:
 Number of DSP48E1s:                     32  out of    288    11%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
clk                                | NONE(reg8_32_0/reg7/r_reg_31)| 1280  |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 19.125ns (Maximum Frequency: 52.289MHz)
   Minimum input arrival time before clock: 0.434ns
   Maximum output required time after clock: 0.375ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 19.125ns (frequency: 52.289MHz)
  Total number of paths / destination ports: 13677382243994 / 1024
-------------------------------------------------------------------------
Delay:               19.125ns (Levels of Logic = 36)
  Source:            reg8_32_1/reg0/r_reg_9 (FF)
  Destination:       reg8_32_2/reg1/r_reg_18 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: reg8_32_1/reg0/r_reg_9 to reg8_32_2/reg1/r_reg_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.375   0.413  reg8_32_1/reg0/r_reg_9 (reg8_32_1/reg0/r_reg_9)
     DSP48E1:A9->PCOUT47    1   3.920   0.000  stage1/rotate20/mul0/Mmult_m_bl (stage1/rotate20/mul0/Mmult_m_bl_PCOUT_to_stage1/rotate20/mul0/Mmult_m_bl1_PCIN_47)
     DSP48E1:PCIN47->P8    2   1.591   0.587  stage1/rotate20/mul0/Mmult_m_bl1 (stage1/rotate20/mul0/m_bl<25>)
     LUT4:I1->O           17   0.068   0.744  stage1/rotate20/mul0/Mmux_o1231 (stage1/rotate20/mid0<2>)
     LUT4:I0->O            1   0.068   0.000  stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_lut<1> (stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_lut<1>)
     MUXCY:S->O            1   0.290   0.000  stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<1> (stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<2> (stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<3> (stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<4> (stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<5> (stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<6> (stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<7> (stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<8> (stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<9> (stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<9>)
     MUXCY:CI->O           1   0.219   0.417  stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<10> (stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<10>)
     LUT6:I5->O            1   0.068   0.417  stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<11> (stage1/rotate20/sub/Mcompar_m2[22]_m1[22]_LessThan_7_o_cy<11>)
     LUT6:I5->O           91   0.068   0.582  stage1/rotate20/sub/e1gte236 (stage1/rotate20/sub/e1gte2)
     LUT3:I2->O            5   0.068   0.426  stage1/rotate20/sub/Mmux_e_l11 (stage1/rotate20/sub/Madd_e_l[7]_GND_11_o_add_13_OUT_cy<0>)
     MUXCY:DI->O           1   0.223   0.000  stage1/rotate20/sub/Msub_diff<4:0>_cy<0> (stage1/rotate20/sub/Msub_diff<4:0>_cy<0>)
     XORCY:CI->O          34   0.239   0.570  stage1/rotate20/sub/Msub_diff<4:0>_xor<1> (stage1/rotate20/sub/diff<1>)
     LUT6:I5->O            2   0.068   0.497  stage1/rotate20/sub/diff<1>81 (stage1/rotate20/sub/diff<1>_mmx_out16)
     LUT3:I1->O            2   0.068   0.423  stage1/rotate20/sub/diff<2>61 (stage1/rotate20/sub/diff<2>_mmx_out14)
     LUT6:I5->O            1   0.068   0.417  stage1/rotate20/sub/Mmux_m_o_B15_SW0 (N152)
     LUT6:I5->O            1   0.068   0.000  stage1/rotate20/sub/Mmux_m_o_rs_lut<0> (stage1/rotate20/sub/Mmux_m_o_rs_lut<0>)
     MUXCY:S->O            1   0.290   0.000  stage1/rotate20/sub/Mmux_m_o_rs_cy<0> (stage1/rotate20/sub/Mmux_m_o_rs_cy<0>)
     XORCY:CI->O           8   0.239   0.684  stage1/rotate20/sub/Mmux_m_o_rs_xor<1> (stage1/rotate20/sub/m_o<1>)
     LUT4:I0->O            1   0.068   0.417  stage1/rotate20/sub/Mmux_shl_val11 (stage1/rotate20/sub/Mmux_shl_val1)
     LUT6:I5->O            1   0.068   0.417  stage1/rotate20/sub/Mmux_shl_val12 (stage1/rotate20/sub/Mmux_shl_val11)
     LUT6:I5->O            1   0.068   0.417  stage1/rotate20/sub/Mmux_shl_val13 (stage1/rotate20/sub/Mmux_shl_val12)
     LUT6:I5->O            1   0.068   0.417  stage1/rotate20/sub/Mmux_shl_val14 (stage1/rotate20/sub/Mmux_shl_val13)
     LUT6:I5->O           26   0.068   0.568  stage1/rotate20/sub/Mmux_shl_val15 (stage1/rotate20/sub/shl_val<0>)
     LUT5:I4->O            3   0.068   0.431  stage1/rotate20/sub/shl_val<0>51 (stage1/rotate20/sub/shl_val<0>_mmx_out13)
     LUT6:I5->O            4   0.068   0.601  stage1/rotate20/sub/shl_val<1>31 (stage1/rotate20/sub/shl_val<1>_mmx_out11)
     LUT5:I2->O            1   0.068   0.417  stage1/rotate20/sub/Mmux_o1<0>1131 (stage1/rotate20/sub/Mmux_o1<0>113)
     LUT6:I5->O            1   0.068   0.417  stage1/rotate20/sub/Mmux_o1<0>1132 (stage1/rotate20/sub/Mmux_o1<0>1131)
     LUT6:I5->O            1   0.068   0.000  stage1/rotate20/sub/Mmux_o1<0>1133 (mid1_3<18>)
     FDC:D                     0.011          reg8_32_2/reg1/r_reg_18
    ----------------------------------------
    Total                     19.125ns (8.845ns logic, 10.280ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1792 / 1792
-------------------------------------------------------------------------
Offset:              0.434ns (Levels of Logic = 0)
  Source:            reset (PAD)
  Destination:       reg8_32_0/reg7/r_reg_31 (FF)
  Destination Clock: clk rising

  Data Path: reset to reg8_32_0/reg7/r_reg_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:CLR                  0.434          reg8_32_0/reg7/r_reg_0
    ----------------------------------------
    Total                      0.434ns (0.434ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 256 / 256
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            reg8_32_4/reg0/r_reg_31 (FF)
  Destination:       o0<31> (PAD)
  Source Clock:      clk rising

  Data Path: reg8_32_4/reg0/r_reg_31 to o0<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              0   0.375   0.000  reg8_32_4/reg0/r_reg_31 (reg8_32_4/reg0/r_reg_31)
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.125|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 27.99 secs
 
--> 

Total memory usage is 260696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

