$date
	Wed Aug 20 23:51:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! y_out $end
$var reg 4 " myData [3:0] $end
$scope module mySR $end
$var wire 1 # clock $end
$var wire 1 $ r $end
$var wire 1 % reset $end
$var wire 1 & s $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
b0 "
x!
$end
#5
0!
1%
b1 "
#10
1#
0%
b10 "
#15
1%
b11 "
#20
1$
0#
0%
b100 "
#25
1%
b101 "
#30
1#
0%
b110 "
#35
1%
b111 "
#40
1&
0$
0#
0%
b1000 "
#45
1%
b1001 "
#50
1!
1#
0%
b1010 "
#55
0!
1%
b1011 "
#60
1$
0#
0%
b1100 "
#65
1%
b1101 "
#70
x!
1#
0%
b1110 "
#75
0!
1%
b1111 "
#80
0&
0$
0#
0%
b0 "
#85
1%
b1 "
#90
1#
0%
b10 "
#95
1%
b11 "
#100
1$
0#
0%
b100 "
