[CacheGeometry geo-l1]
Sets = 16
Assoc = 2
BlockSize = 64
Latency = 2
Policy = LRU
Ports = 2

[CacheGeometry geo-l2]
Sets = 4
Assoc = 4
BlockSize = 128
Latency = 20
Policy = LRU
Ports = 4

; 4 l1 cpu caches

[Module mod-l1-0]
Type = Cache
Geometry = geo-l1
LowNetwork = net0
LowNetworkNode = n0
LowModules = mod-l2-0

[Module mod-l1-1]
Type = Cache
Geometry = geo-l1
LowNetwork = net0
LowNetworkNode = n1
LowModules = mod-l2-0

[Module mod-l1-2]
Type = Cache
Geometry = geo-l1
LowNetwork = net1
LowNetworkNode = n3
LowModules = mod-l2-1

[Module mod-l1-3]
Type = Cache
Geometry = geo-l1
LowNetwork = net1
LowNetworkNode = n4
LowModules = mod-l2-1

; 1 l2 cpu cache

[Module mod-l2-0]
Type = Cache
Geometry = geo-l2
HighNetwork = net0
HighNetworkNode = n2
LowNetwork = net2
LowNetworkNode = n6
LowModules = mod-mm

[Module mod-l2-1]
Type = Cache
Geometry = geo-l2
HighNetwork = net1
HighNetworkNode = n5
LowNetwork = net2
LowNetworkNode = n7
LowModules = mod-mm

; 1 mm

[Module mod-mm]
Type = MainMemory
BlockSize = 128
Latency = 200
HighNetwork = net2
HighNetworkNode = n8


[Entry core-0]
Arch = x86
Core = 0
Thread = 0
DataModule = mod-l1-0
InstModule = mod-l1-0

[Entry core-1]
Arch = x86
Core = 1
Thread = 0
DataModule = mod-l1-1
InstModule = mod-l1-1

[Entry core-2]
Arch = x86
Core = 2
Thread = 0
DataModule = mod-l1-2
InstModule = mod-l1-2

[Entry core-3]
Arch = x86
Core = 3
Thread = 0
DataModule = mod-l1-3
InstModule = mod-l1-3
