/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  reg [14:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [17:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_36z;
  reg [5:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire [4:0] celloutsig_0_46z;
  wire [2:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [17:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = celloutsig_1_3z ? celloutsig_1_12z : celloutsig_1_7z;
  assign celloutsig_0_8z = !(celloutsig_0_5z ? celloutsig_0_7z : celloutsig_0_3z[5]);
  assign celloutsig_0_11z = !(celloutsig_0_1z ? celloutsig_0_9z : celloutsig_0_9z);
  assign celloutsig_0_15z = !(celloutsig_0_10z ? celloutsig_0_6z[2] : celloutsig_0_3z[2]);
  assign celloutsig_0_28z = ~celloutsig_0_18z;
  assign celloutsig_1_7z = ~celloutsig_1_2z;
  assign celloutsig_1_14z = ~celloutsig_1_10z;
  assign celloutsig_0_7z = ~celloutsig_0_3z[0];
  assign celloutsig_1_2z = ~((celloutsig_1_0z[0] | in_data[156]) & celloutsig_1_0z[0]);
  assign celloutsig_0_5z = ~((celloutsig_0_3z[0] | celloutsig_0_2z[9]) & celloutsig_0_0z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[75]) & in_data[63]);
  assign celloutsig_1_18z = celloutsig_1_2z | celloutsig_1_1z;
  assign celloutsig_1_6z = ~(celloutsig_1_2z ^ celloutsig_1_0z[2]);
  assign celloutsig_0_13z = ~(celloutsig_0_10z ^ celloutsig_0_6z[1]);
  assign celloutsig_0_29z = ~(celloutsig_0_8z ^ celloutsig_0_26z[11]);
  assign celloutsig_0_47z = { celloutsig_0_5z, celloutsig_0_44z, celloutsig_0_31z } & { celloutsig_0_41z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_1_19z = { celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_17z } / { 2'h3, celloutsig_1_13z };
  assign celloutsig_0_6z = celloutsig_0_2z[3:1] / { 1'h1, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_23z = { celloutsig_0_6z[2], celloutsig_0_6z } / { 1'h1, celloutsig_0_2z[11:10], celloutsig_0_1z };
  assign celloutsig_1_12z = { in_data[128:122], 1'h1, celloutsig_1_10z } == { celloutsig_1_11z[9:2], celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_2z[11:0], celloutsig_0_11z } == { celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_1_15z = { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_10z } === { celloutsig_1_11z[15:7], celloutsig_1_10z, celloutsig_1_14z };
  assign celloutsig_0_9z = { in_data[30], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z } === { in_data[35:17], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_14z = celloutsig_0_3z[2:0] === { celloutsig_0_6z[1:0], celloutsig_0_13z };
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z } <= { celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_1z = { in_data[167:164], celloutsig_1_0z } && { in_data[125:122], celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_13z } && { in_data[137:105], celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_18z = { celloutsig_0_17z[13:6], celloutsig_0_4z, celloutsig_0_4z } && { celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_12z[2], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_16z } && { celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_1_3z = { celloutsig_1_0z[3], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } < { in_data[174:163], celloutsig_1_2z };
  assign celloutsig_1_10z = celloutsig_1_7z & ~(celloutsig_1_2z);
  assign celloutsig_0_20z = celloutsig_0_16z & ~(celloutsig_0_5z);
  assign celloutsig_0_21z = celloutsig_0_16z & ~(celloutsig_0_13z);
  assign celloutsig_1_11z = { in_data[101:96], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, 1'h1, celloutsig_1_3z, celloutsig_1_10z } % { 1'h1, in_data[147:139], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z, 1'h1, celloutsig_1_2z, celloutsig_1_14z };
  assign celloutsig_0_19z = { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_10z } % { 1'h1, celloutsig_0_17z[12:11], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_0_36z = { celloutsig_0_17z[11:10], celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_22z } != { celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_28z };
  assign celloutsig_0_12z = - { celloutsig_0_3z[3:2], celloutsig_0_5z };
  assign celloutsig_0_0z = | in_data[37:33];
  assign celloutsig_0_41z = | { celloutsig_0_36z, celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_2z[11:3] };
  assign celloutsig_0_44z = | celloutsig_0_26z[6:2];
  assign celloutsig_0_31z = | { celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_27z = ^ { celloutsig_0_24z[2:1], celloutsig_0_7z };
  assign celloutsig_0_25z = { celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_18z } <<< celloutsig_0_24z[4:2];
  assign celloutsig_0_17z = { celloutsig_0_12z[2], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_14z } >>> { celloutsig_0_2z[16:4], celloutsig_0_13z };
  assign celloutsig_0_24z = celloutsig_0_19z[8:4] ~^ { celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_46z = { celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_25z } ^ in_data[78:74];
  assign celloutsig_1_0z = in_data[130:127] ^ in_data[143:140];
  assign celloutsig_0_4z = ~((in_data[34] & in_data[24]) | celloutsig_0_3z[5]);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_3z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_3z = { celloutsig_0_2z[5:1], celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_2z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[86:69];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_26z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_26z = { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_21z };
  assign { out_data[128], out_data[98:96], out_data[36:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
