{
  "module_name": "tas2770.h",
  "hash_id": "e241fd358674416738c8721e76c96541ee0ddd77216699eebbea28a026732b3a",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/tas2770.h",
  "human_readable_source": " \n#ifndef __TAS2770__\n#define __TAS2770__\n\n \n#define TAS2770_BOOKCTL_PAGE            0\n#define TAS2770_BOOKCTL_REG         127\n#define TAS2770_REG(page, reg)        ((page * 128) + reg)\n     \n#define TAS2770_PAGE  TAS2770_REG(0X0, 0x00)\n#define TAS2770_PAGE_PAGE_MASK  255\n     \n#define TAS2770_SW_RST  TAS2770_REG(0X0, 0x01)\n#define TAS2770_RST  BIT(0)\n     \n#define TAS2770_PWR_CTRL  TAS2770_REG(0X0, 0x02)\n#define TAS2770_PWR_CTRL_MASK  GENMASK(1, 0)\n#define TAS2770_PWR_CTRL_ACTIVE  0x0\n#define TAS2770_PWR_CTRL_MUTE  BIT(0)\n#define TAS2770_PWR_CTRL_SHUTDOWN  0x2\n     \n#define TAS2770_PLAY_CFG_REG0  TAS2770_REG(0X0, 0x03)\n     \n#define TAS2770_PLAY_CFG_REG1  TAS2770_REG(0X0, 0x04)\n     \n#define TAS2770_PLAY_CFG_REG2  TAS2770_REG(0X0, 0x05)\n#define TAS2770_PLAY_CFG_REG2_VMAX 0xc9\n     \n#define TAS2770_MSC_CFG_REG0  TAS2770_REG(0X0, 0x07)\n     \n#define TAS2770_TDM_CFG_REG0  TAS2770_REG(0X0, 0x0A)\n#define TAS2770_TDM_CFG_REG0_SMP_MASK  BIT(5)\n#define TAS2770_TDM_CFG_REG0_SMP_48KHZ  0x0\n#define TAS2770_TDM_CFG_REG0_SMP_44_1KHZ  BIT(5)\n#define TAS2770_TDM_CFG_REG0_31_MASK  GENMASK(3, 1)\n#define TAS2770_TDM_CFG_REG0_31_44_1_48KHZ  0x6\n#define TAS2770_TDM_CFG_REG0_31_88_2_96KHZ  0x8\n#define TAS2770_TDM_CFG_REG0_31_176_4_192KHZ  0xa\n#define TAS2770_TDM_CFG_REG0_FPOL_MASK  BIT(0)\n#define TAS2770_TDM_CFG_REG0_FPOL_RSING  0\n#define TAS2770_TDM_CFG_REG0_FPOL_FALING  1\n     \n#define TAS2770_TDM_CFG_REG1  TAS2770_REG(0X0, 0x0B)\n#define TAS2770_TDM_CFG_REG1_MASK\tGENMASK(5, 1)\n#define TAS2770_TDM_CFG_REG1_51_SHIFT  1\n#define TAS2770_TDM_CFG_REG1_RX_MASK  BIT(0)\n#define TAS2770_TDM_CFG_REG1_RX_RSING  0x0\n#define TAS2770_TDM_CFG_REG1_RX_FALING  BIT(0)\n     \n#define TAS2770_TDM_CFG_REG2  TAS2770_REG(0X0, 0x0C)\n#define TAS2770_TDM_CFG_REG2_RXW_MASK\tGENMASK(3, 2)\n#define TAS2770_TDM_CFG_REG2_RXW_16BITS  0x0\n#define TAS2770_TDM_CFG_REG2_RXW_24BITS  0x8\n#define TAS2770_TDM_CFG_REG2_RXW_32BITS  0xc\n#define TAS2770_TDM_CFG_REG2_RXS_MASK    GENMASK(1, 0)\n#define TAS2770_TDM_CFG_REG2_RXS_16BITS  0x0\n#define TAS2770_TDM_CFG_REG2_RXS_24BITS  BIT(0)\n#define TAS2770_TDM_CFG_REG2_RXS_32BITS  0x2\n     \n#define TAS2770_TDM_CFG_REG3  TAS2770_REG(0X0, 0x0D)\n#define TAS2770_TDM_CFG_REG3_RXS_MASK  GENMASK(7, 4)\n#define TAS2770_TDM_CFG_REG3_RXS_SHIFT 0x4\n#define TAS2770_TDM_CFG_REG3_30_MASK  GENMASK(3, 0)\n#define TAS2770_TDM_CFG_REG3_30_SHIFT 0\n     \n#define TAS2770_TDM_CFG_REG5  TAS2770_REG(0X0, 0x0F)\n#define TAS2770_TDM_CFG_REG5_VSNS_MASK  BIT(6)\n#define TAS2770_TDM_CFG_REG5_VSNS_ENABLE  BIT(6)\n#define TAS2770_TDM_CFG_REG5_50_MASK\tGENMASK(5, 0)\n     \n#define TAS2770_TDM_CFG_REG6  TAS2770_REG(0X0, 0x10)\n#define TAS2770_TDM_CFG_REG6_ISNS_MASK  BIT(6)\n#define TAS2770_TDM_CFG_REG6_ISNS_ENABLE  BIT(6)\n#define TAS2770_TDM_CFG_REG6_50_MASK  GENMASK(5, 0)\n     \n#define TAS2770_BO_PRV_REG0  TAS2770_REG(0X0, 0x1B)\n     \n#define TAS2770_INT_MASK_REG0  TAS2770_REG(0X0, 0x20)\n#define TAS2770_INT_REG0_DEFAULT  0xfc\n#define TAS2770_INT_MASK_REG0_DISABLE 0xff\n     \n#define TAS2770_INT_MASK_REG1  TAS2770_REG(0X0, 0x21)\n#define TAS2770_INT_REG1_DEFAULT  0xb1\n#define TAS2770_INT_MASK_REG1_DISABLE 0xff\n     \n#define TAS2770_LVE_INT_REG0  TAS2770_REG(0X0, 0x22)\n     \n#define TAS2770_LVE_INT_REG1  TAS2770_REG(0X0, 0x23)\n     \n#define TAS2770_LAT_INT_REG0  TAS2770_REG(0X0, 0x24)\n#define TAS2770_LAT_INT_REG0_OCE_FLG  BIT(1)\n#define TAS2770_LAT_INT_REG0_OTE_FLG  BIT(0)\n     \n#define TAS2770_LAT_INT_REG1  TAS2770_REG(0X0, 0x25)\n#define TAS2770_LAT_INT_REG1_VBA_TOV  BIT(3)\n#define TAS2770_LAT_INT_REG1_VBA_TUV  BIT(2)\n#define TAS2770_LAT_INT_REG1_BOUT_FLG  BIT(1)\n     \n#define TAS2770_VBAT_MSB  TAS2770_REG(0X0, 0x27)\n     \n#define TAS2770_VBAT_LSB  TAS2770_REG(0X0, 0x28)\n     \n#define TAS2770_TEMP_MSB  TAS2770_REG(0X0, 0x29)\n     \n#define TAS2770_TEMP_LSB  TAS2770_REG(0X0, 0x2A)\n     \n#define TAS2770_INT_CFG  TAS2770_REG(0X0, 0x30)\n     \n#define TAS2770_MISC_IRQ  TAS2770_REG(0X0, 0x32)\n     \n#define TAS2770_CLK_CGF  TAS2770_REG(0X0, 0x3C)\n     \n#define TAS2770_TDM_CLK_DETC  TAS2770_REG(0X0, 0x77)\n     \n#define TAS2770_REV_AND_GPID  TAS2770_REG(0X0, 0x7D)\n\n#define TAS2770_POWER_ACTIVE\t0\n#define TAS2770_POWER_MUTE\tBIT(0)\n#define TAS2770_POWER_SHUTDOWN\tBIT(1)\n\n#define ERROR_OVER_CURRENT  BIT(0)\n#define ERROR_DIE_OVERTEMP  BIT(1)\n#define ERROR_OVER_VOLTAGE  BIT(2)\n#define ERROR_UNDER_VOLTAGE BIT(3)\n#define ERROR_BROWNOUT      BIT(4)\n#define ERROR_CLASSD_PWR    BIT(5)\n\nstruct tas2770_priv {\n\tstruct snd_soc_component *component;\n\tstruct gpio_desc *reset_gpio;\n\tstruct gpio_desc *sdz_gpio;\n\tstruct regmap *regmap;\n\tstruct device *dev;\n\tint v_sense_slot;\n\tint i_sense_slot;\n\tbool dac_powered;\n\tbool unmuted;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}