set_property MARK_DEBUG true [get_nets BUFFER_INST/MEM_READY]


set_property DONT_TOUCH true [get_cells AXIL_MEM]

set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[9]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[5]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[28]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[10]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[29]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[6]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[44]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[12]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[23]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[27]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[9]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[27]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[59]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[19]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[22]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[31]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[17]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[21]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[63]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[12]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[20]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[27]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[35]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[15]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[2]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[11]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[6]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[10]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awvalid[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[42]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[8]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[58]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[28]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[20]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[18]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[8]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[7]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[13]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_arready[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[1]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[8]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[40]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[8]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[15]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[26]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[30]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[15]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/MEM_ADDR_MSB_tri_o[1]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[33]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[17]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[4]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[30]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[62]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[24]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[25]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[59]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[12]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[3]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[1]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[14]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[36]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[13]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[35]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[25]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[4]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[12]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[16]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[24]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[31]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[19]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[6]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/MEM_ADDR_MSB_tri_o[3]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[1]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[2]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[9]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[27]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[23]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wready[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[18]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[25]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[25]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[12]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[23]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[24]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[24]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[37]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[53]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[25]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[23]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[63]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[21]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[57]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[29]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[2]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[7]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[22]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[22]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[56]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[46]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[51]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[61]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[23]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[14]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[1]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[16]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[14]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[21]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[23]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[50]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[14]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[32]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[18]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[5]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/MEM_ADDR_MSB_tri_o[2]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[10]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[38]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[12]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_bvalid[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[22]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[62]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[46]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[4]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[28]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_bready[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[6]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[13]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[5]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[17]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[1]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[18]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[8]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[5]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[43]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[49]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[48]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[24]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[60]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[20]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[27]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[21]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[37]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[5]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[16]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[3]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[8]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[1]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[47]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[8]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[7]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[11]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[10]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[39]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[10]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[26]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[11]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[2]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[11]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[34]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[16]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[3]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[53]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[31]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[4]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[10]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[7]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[43]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awready[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rvalid[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[51]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[19]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[28]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[22]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[34]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[14]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[54]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[30]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[7]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[11]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[6]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[12]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[9]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[5]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[15]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[8]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[26]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[24]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[14]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[28]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[9]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[40]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[23]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[31]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[55]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[17]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[45]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[5]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[21]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[23]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[25]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[45]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[3]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[26]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[28]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[20]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[18]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[60]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[26]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[1]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[9]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[6]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[42]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[31]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[22]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[14]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[7]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[31]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[30]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[13]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[2]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[33]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[6]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[10]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[19]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[11]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[3]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[19]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[31]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[29]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[52]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[11]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[18]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[22]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[20]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[4]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[29]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[61]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[25]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[17]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[57]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/MEM_ADDR_MSB_tri_o[4]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[24]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[13]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[4]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[15]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[14]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[48]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[2]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[18]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[38]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[54]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rready[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[32]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[41]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[7]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[13]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[36]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[3]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[26]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[24]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[19]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[49]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[39]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[56]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/MEM_ADDR_MSB_tri_o[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[12]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[16]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[20]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[9]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[20]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[30]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[30]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[10]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[16]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[29]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[3]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wvalid[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[13]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[16]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[16]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[4]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[27]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[15]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[25]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[21]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[30]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[20]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[27]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_arvalid[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[9]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[19]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[2]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[55]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[58]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[29]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[26]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[26]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[19]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[50]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[29]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[21]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[29]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[28]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[22]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[2]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[17]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[47]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[3]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[17]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[11]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[41]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wdata[27]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rdata[17]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[4]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[15]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[52]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[18]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[15]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_araddr[31]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[13]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[28]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_wdata[1]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[5]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_awaddr[6]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[30]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awaddr[44]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_araddr[21]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/AXIL_MEM_OUT_rdata[7]}]
set_property MARK_DEBUG false [get_nets CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rvalid]
set_property MARK_DEBUG false [get_nets CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_rready]
set_property MARK_DEBUG false [get_nets CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_bvalid]
set_property MARK_DEBUG false [get_nets CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_bready]
set_property MARK_DEBUG false [get_nets CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_arvalid]
set_property MARK_DEBUG false [get_nets CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wvalid]
set_property MARK_DEBUG false [get_nets CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_wready]
set_property MARK_DEBUG false [get_nets CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_arready]
set_property MARK_DEBUG false [get_nets CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awready]
set_property MARK_DEBUG false [get_nets CORE_BD/core_wrapper_i/core_i/AXIL_MEM_IN_awvalid]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][17]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][31]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][15]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][6]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][25]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][6]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][3]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][10]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WVALID]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][22]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][2]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][26]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][0]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][3]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][25]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][2]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][11]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][13]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][28]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][5]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][18]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/ADDR_MSB[4]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][27]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][0]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][23]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][5]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][1]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][24]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][11]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][4]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][11]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][4]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][0]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/ADDR_MSB[1]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][26]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][19]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][7]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][21]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][23]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][19]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][21]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][7]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/ADDR_MSB[2]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][14]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][1]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][23]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][27]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RVALID]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/ADDR_MSB[0]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][10]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][9]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][15]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][3]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][16]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][20]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][1]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[AWREADY]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][12]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][12]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][30]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][19]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][2]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][7]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][30]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][16]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][23]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][17]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][29]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][16]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][13]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][30]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][8]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][4]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][17]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][7]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][8]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[ARREADY]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][31]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][30]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][18]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][26]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[WREADY]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][3]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][10]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][29]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][20]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][25]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][14]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][17]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[BREADY]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][28]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][20]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][8]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][22]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][27]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][0]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/ADDR_MSB[3]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][28]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][20]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWVALID]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][13]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[BVALID]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][14]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][4]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][25]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARVALID]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][10]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][13]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][24]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][8]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][9]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][12]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][29]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][28]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][6]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][19]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][12]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][1]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][16]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][29]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][26]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][24]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][9]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][14]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][21]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][11]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][15]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][5]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][15]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][27]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][18]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][22]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][5]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][18]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][21]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[RREADY]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][9]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][2]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][22]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][6]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][24]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_100]]
set_property port_width 5 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {AXIL_MEM/ADDR_MSB[0]} {AXIL_MEM/ADDR_MSB[1]} {AXIL_MEM/ADDR_MSB[2]} {AXIL_MEM/ADDR_MSB[3]} {AXIL_MEM/ADDR_MSB[4]}]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list CORE_BD/core_wrapper_i/core_i/MemoryBuffer/n_41_dimm0_ctrl]]
set_property port_width 1 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list BUFFER_INST/MEM_READY]]
create_debug_port u_ila_0 probe
set_property port_width 31 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][0]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][1]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][2]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][3]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][4]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][5]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][6]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][7]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][8]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][9]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][10]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][11]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][12]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][13]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][14]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][15]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][16]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][17]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][18]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][19]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][20]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][21]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][22]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][23]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][24]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][25]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][26]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][27]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][28]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][29]} {AXIL_MEM/AXIL_32B_IN_MOSI[ARADDR][30]}]]
create_debug_port u_ila_0 probe
set_property port_width 31 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][0]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][1]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][2]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][3]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][4]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][5]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][6]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][7]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][8]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][9]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][10]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][11]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][12]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][13]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][14]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][15]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][16]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][17]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][18]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][19]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][20]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][21]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][22]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][23]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][24]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][25]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][26]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][27]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][28]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][29]} {AXIL_MEM/AXIL_32B_IN_MOSI[AWADDR][30]}]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][0]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][1]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][2]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][3]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][4]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][5]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][6]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][7]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][8]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][9]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][10]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][11]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][12]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][13]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][14]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][15]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][16]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][17]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][18]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][19]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][20]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][21]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][22]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][23]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][24]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][25]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][26]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][27]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][28]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][29]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][30]} {AXIL_MEM/AXIL_32B_IN_MOSI[WDATA][31]}]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][0]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][1]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][2]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][3]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][4]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][5]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][6]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][7]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][8]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][9]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][10]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][11]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][12]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][13]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][14]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][15]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][16]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][17]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][18]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][19]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][20]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][21]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][22]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][23]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][24]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][25]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][26]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][27]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][28]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][29]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][30]} {AXIL_MEM/AXIL_64B_OUT_MISO[RDATA][31]}]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {AXIL_MEM/AXIL_32B_IN_MOSI[ARVALID]}]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {AXIL_MEM/AXIL_32B_IN_MOSI[AWVALID]}]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {AXIL_MEM/AXIL_32B_IN_MOSI[BREADY]}]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {AXIL_MEM/AXIL_32B_IN_MOSI[RREADY]}]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {AXIL_MEM/AXIL_32B_IN_MOSI[WVALID]}]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {AXIL_MEM/AXIL_64B_OUT_MISO[ARREADY]}]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {AXIL_MEM/AXIL_64B_OUT_MISO[AWREADY]}]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {AXIL_MEM/AXIL_64B_OUT_MISO[BVALID]}]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {AXIL_MEM/AXIL_64B_OUT_MISO[RVALID]}]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {AXIL_MEM/AXIL_64B_OUT_MISO[WREADY]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_100]
