<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.1.1.200.1" title="CAMOverUART" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="ZIRCAMOverUART" top="ZIRCAMOverUART"/>
        <Source name="source/impl_1/ZCfgOV5640BySTM32.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZCfgM3256LByFPGA.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZCfgM3256LBySTM32.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZCfgOV5640ByFPGA.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZClkDivider4SCCB.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZGPIOMultiplexer.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="IPCores/My_FIFO/My_FIFO.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZIRTaskSchedule.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="IPCores/My_PLL/My_PLL.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZDataCapture.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZOctalRAMOperator.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZIRCAMOverUART.v" type="Verilog" type_short="Verilog">
            <Options top_module="ZIRCAMOverUART"/>
        </Source>
        <Source name="source/impl_1/ZUARTCommunication.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="source/PhysicalIO.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="CAMOverUART1.sty"/>
</RadiantProject>
