Two-stage pipelined logic circuit