5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd fsm1.2.vcd -o fsm1.2.cdd -y lib -v fsm1.2.v -F fsm
3 0 $root $root NA 0 0 1
3 0 main main fsm1.2.v 1 41 1
2 1 37 7000a 1 0 20004 0 0 1 4 0
2 2 37 10003 0 1 400 0 0 clk
2 3 37 1000a 1 37 1006 1 2
2 4 38 1c001e 1f 1 1c 0 0 clk
2 5 38 1b001b 1f 1b 2002c 4 0 1 2 1102
2 6 38 150017 0 1 400 0 0 clk
2 7 38 15001e 1f 37 602e 5 6
2 8 38 120012 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 9 38 100013 3f 2c 12000a 8 0 32 2 aa aa aa aa aa aa aa aa
1 clk 3 83000b 1 0 0 0 1 1 1102
1 reset 4 3000b 1 0 0 0 1 1 1002
1 head 5 3000b 1 0 0 0 1 1 102
1 tail 6 3000b 1 0 0 0 1 1 2
1 valid 7 3000b 1 0 0 0 1 1 102
4 7 9 9
4 9 7 0
4 3 9 9
3 0 fsm main.fsm lib/fsm.v 1 35 1
2 10 23 36003f 4 1 c 0 0 next_state
2 11 23 290032 1 32 4 0 0 STATE_IDLE
2 12 23 210032 5 1a 200cc 10 11 2 2 330a
2 13 23 210025 2 1 c 0 0 reset
2 14 23 21003f 5 19 201cc 12 13 2 2 330a
2 15 23 18001c 0 1 400 0 0 state
2 16 23 18003f f 38 600e 14 15
2 17 23 110015 1f 1 c 0 0 clock
2 18 23 9000f 0 2a 20000 0 0 1 2 2
2 19 23 90015 2f 27 2100a 17 18 1 2 2
2 20 28 3d0046 1 32 4 0 0 STATE_IDLE
2 21 28 300039 1 32 8 0 0 STATE_HEAD
2 22 28 1f0039 2 1a 2010c 20 21 2 2 130a
2 23 28 28002b 2 1 c 0 0 head
2 24 28 200024 2 1 c 0 0 valid
2 25 28 20002b 2 8 2024c 23 24 1 2 11102
2 26 28 1f0046 2 19 2024c 22 25 2 2 130a
2 27 28 12001b 0 1 400 0 0 next_state
2 28 28 120046 2 37 600e 26 27
2 29 29 3d0046 1 32 8 0 0 STATE_DATA
2 30 29 300039 1 32 8 0 0 STATE_TAIL
2 31 29 1f0039 1 1a 20208 29 30 2 2 210a
2 32 29 28002b 1 1 4 0 0 tail
2 33 29 200024 1 1 8 0 0 valid
2 34 29 20002b 1 8 20104 32 33 1 2 1002
2 35 29 1f0046 1 19 20088 31 34 2 2 210a
2 36 29 12001b 0 1 400 0 0 next_state
2 37 29 120046 1 37 600a 35 36
2 38 30 3d0046 1 32 8 0 0 STATE_DATA
2 39 30 300039 1 32 8 0 0 STATE_TAIL
2 40 30 1f0039 1 1a 20208 38 39 2 2 210a
2 41 30 28002b 1 1 4 0 0 tail
2 42 30 200024 1 1 8 0 0 valid
2 43 30 20002b 1 8 20104 41 42 1 2 1002
2 44 30 1f0046 1 19 20088 40 43 2 2 210a
2 45 30 12001b 0 1 400 0 0 next_state
2 46 30 120046 1 37 600a 44 45
2 47 31 3d0046 0 32 10 0 0 STATE_IDLE
2 48 31 300039 0 32 10 0 0 STATE_HEAD
2 49 31 1f0039 0 1a 20030 47 48 2 2 a
2 50 31 28002b 0 1 10 0 0 head
2 51 31 200024 0 1 10 0 0 valid
2 52 31 20002b 0 8 20030 50 51 1 2 2
2 53 31 1f0046 0 19 20030 49 52 2 2 a
2 54 31 12001b 0 1 400 0 0 next_state
2 55 31 120046 0 37 6022 53 54
2 56 31 5000e 1 32 8 0 0 STATE_TAIL
2 57 27 9000d b 1 e 0 0 state
2 58 31 0 1 2d 24006 56 57 1 2 102
2 59 30 5000e 1 32 8 0 0 STATE_DATA
2 60 30 0 2 2d 2020e 59 57 1 2 1102
2 61 29 5000e 1 32 8 0 0 STATE_HEAD
2 62 29 0 3 2d 2020e 61 57 1 2 1102
2 63 28 5000e 1 32 4 0 0 STATE_IDLE
2 64 28 0 5 2d 2014e 63 57 1 2 1102
2 65 25 230026 1 1 4 0 0 tail
2 66 25 230026 0 2a 20000 0 0 1 2 2
2 67 25 230026 1 29 20008 65 66 1 2 2
2 68 25 1a001e 2 1 c 0 0 valid
2 69 25 1a001e 0 2a 20000 0 0 1 2 2
2 70 25 1a001e 2 29 20008 68 69 1 2 2
2 71 25 120015 2 1 c 0 0 head
2 72 25 120015 0 2a 20000 0 0 1 2 2
2 73 25 120015 2 29 20008 71 72 1 2 2
2 74 25 9000d 4 1 c 0 0 state
2 75 25 9000d 0 2a 20000 0 0 1 2 2
2 76 25 9000d 4 29 20008 74 75 1 2 2
2 77 25 90015 5 2b 20008 73 76 1 2 2
2 78 25 9001e 5 2b 20008 70 77 1 2 2
2 79 25 90026 b 2b 2100a 67 78 1 2 2
2 80 0 0 4 1 f00e 0 0 next_state
2 81 0 0 4 1 f00e 0 0 state
1 STATE_IDLE 0 80000 1 0 31 0 2 1 0
1 STATE_HEAD 0 80000 1 0 31 0 2 1 1
1 STATE_DATA 0 80000 1 0 31 0 2 1 4
1 STATE_TAIL 0 80000 1 0 31 0 2 1 5
1 clock 9 a 1 0 0 0 1 1 1102
1 reset 10 a 1 0 0 0 1 1 1002
1 head 11 a 1 0 0 0 1 1 102
1 tail 12 a 1 0 0 0 1 1 2
1 valid 13 a 1 0 0 0 1 1 102
1 state 20 3000b 1 0 1 0 2 1 130a
1 next_state 21 83000b 1 0 1 0 2 1 130a
4 81 81 81
4 80 80 80
4 16 19 19
4 19 16 0
4 55 79 79
4 58 55 79
4 46 79 79
4 60 46 58
4 37 79 79
4 62 37 60
4 28 79 79
4 64 28 62
4 79 64 0
6 81 80 1 02,04,04,,01,81,01030105
