{
    "code": "```verilog\nmodule TopModule (\n    input  wire [255:0] in,  // 256-bit wide input vector, 0 to 255 index with in[0] as LSB\n    input  wire [7:0]  sel,  // 8-bit selector, unsigned\n    output wire        out   // 1-bit output\n);\n\n    // Assign the selected bit from the input vector to the output\n    assign out = in[sel];\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}