
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.14-s095_1, built Mon Apr 19 14:41:42 PDT 2021
Options:	
Date:		Fri Sep  1 17:59:01 2023
Host:		sys128 (x86_64 w/Linux 3.10.0-1062.el7.x86_64) (8cores*16cpus*11th Gen Intel(R) Core(TM) i7-11700 @ 2.50GHz 16384KB)
OS:		CentOS Linux release 7.7.1908 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 20.11 fill procedures
<CMD> win
<CMD> save_global Default.globals
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../../gpdk045_libfiles_1/gsclib045_tech.lef ../../gpdk045_libfiles_1/gsclib045_macro.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog outputs_Sep01-17:55:23/Cordic_m.v
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=09/01 18:07:56, mem=688.3M)
#% End Load MMMC data ... (date=09/01 18:07:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=688.9M, current mem=688.9M)
worst typical Best

Loading LEF file ../../gpdk045_libfiles_1/gsclib045_tech.lef ...
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 

Loading LEF file ../../gpdk045_libfiles_1/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Fri Sep  1 18:07:56 2023
viaInitial ends at Fri Sep  1 18:07:56 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Default.view
Reading best timing library '/home/internals/Desktop/gpdk045_libfiles_1/fast.lib' ...
Read 477 cells in library 'fast' 
Reading worst timing library '/home/internals/Desktop/gpdk045_libfiles_1/slow.lib' ...
Read 477 cells in library 'slow' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=14.0M, fe_cpu=2.45min, fe_real=8.93min, fe_mem=942.5M) ***
#% Begin Load netlist data ... (date=09/01 18:07:57, mem=708.8M)
*** Begin netlist parsing (mem=942.5M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 477 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'outputs_Sep01-17:55:23/Cordic_m.v'

*** Memory Usage v#1 (Current mem = 942.473M, initial mem = 284.301M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=942.5M) ***
#% End Load netlist data ... (date=09/01 18:07:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=718.5M, current mem=718.5M)
Top level cell is Cordic.
Hooked 954 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell Cordic ...
*** Netlist is unique.
** info: there are 965 modules.
** info: there are 7743 stdCell insts.

*** Memory Usage v#1 (Current mem = 988.898M, initial mem = 284.301M) ***
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 200 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in preferred direction.
Generated pitch 0.4 in M10 is different from 0.48 defined in technology file in unpreferred direction.
Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
Generated pitch 0.4 in M9 is different from 0.33 defined in technology file in preferred direction.
Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File ../../gpdk045_libfiles_1/cap_table.capTbl ...
Cap table was created using Encounter 10.10-b056_1.
Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
Set Shrink Factor to 0.90000
Reading Capacitance Table File ../../gpdk045_libfiles_1/cap_table.capTbl ...
Cap table was created using Encounter 10.10-b056_1.
Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
Set Shrink Factor to 0.90000
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: best
    RC-Corner Name        : Best
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../gpdk045_libfiles_1/cap_table.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../../gpdk045_libfiles_1/qrcTechFile'
 
 Analysis View: worst
    RC-Corner Name        : worst
    RC-Corner Index       : 1
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '../../gpdk045_libfiles_1/cap_table.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../../gpdk045_libfiles_1/qrcTechFile'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'outputs_Sep01-17:55:23/Cordic_m.sdc' ...
Current (total cpu=0:02:27, real=0:08:56, peak res=984.2M, current mem=984.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File outputs_Sep01-17:55:23/Cordic_m.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File outputs_Sep01-17:55:23/Cordic_m.sdc, Line 10).

Cordic
**WARN: (TCLCMD-1142):	Virtual clock 'VCLK' is being created with no source objects. (File outputs_Sep01-17:55:23/Cordic_m.sdc, Line 16).

INFO (CTE): Reading of timing constraints file outputs_Sep01-17:55:23/Cordic_m.sdc completed, with 3 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1004.0M, current mem=1004.0M)
Current (total cpu=0:02:27, real=0:08:56, peak res=1004.0M, current mem=1004.0M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 317
Total number of sequential cells: 150
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX8 CLKBUFX3 BUFX6
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 INVX1 CLKINVX4 CLKINVX6 INVX12 INVX2 INVX3 CLKINVX8 INVX20 INVX4 INVX6 INVX16 INVXL INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X4 DLY2X4 DLY3X4 DLY1X1 DLY4X1 DLY2X1 DLY3X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPVL-159          954  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TA-976               1  Path groups asserted by the group_path c...
WARNING   TCLCMD-1142          1  Virtual clock '%s' is being created with...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
*** Message Summary: 966 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.991728465488 0.8 5 5 5 5
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 200 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in preferred direction.
Generated pitch 0.4 in M10 is different from 0.48 defined in technology file in unpreferred direction.
Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
Generated pitch 0.4 in M9 is different from 0.33 defined in technology file in preferred direction.
Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.989543147208 0.799925 5.0 5.13 5.0 5.13
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 200 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in preferred direction.
Generated pitch 0.4 in M10 is different from 0.48 defined in technology file in unpreferred direction.
Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
Generated pitch 0.4 in M9 is different from 0.33 defined in technology file in preferred direction.
Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top M7 bottom M7 left M8 right M8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1467.1M)
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command addIoFiller to fill gaps among cells before addRing.
Type 'man IMPPP-4051' for more detail.
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top M7 bottom M7 left M8 right M8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1467.1M)
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command addIoFiller to fill gaps among cells before addRing.
Type 'man IMPPP-4051' for more detail.
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow io -layer {top M7 bottom M7 left M8 right M8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

The power planner will calculate offsets from I/O rows.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1467.1M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M7   |        4       |       NA       |
|  Via7  |        8       |        0       |
|   M8   |        4       |       NA       |
+--------+----------------+----------------+
<CMD> zoomBox -46.01550 66.43650 247.95950 203.90200
<CMD> zoomBox -18.21000 128.07600 135.24800 199.83450
<CMD> zoomBox -6.98750 160.00100 73.12000 197.46000
<CMD> zoomBox -2.81350 174.47950 39.00400 194.03400
<CMD> zoomBox -21.48100 156.37800 89.39850 208.22650
<CMD> zoomBox -70.84050 108.38300 223.15550 245.85850
<CMD> undo
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer M8 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 4 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M11 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M11 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1470.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1470.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1470.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1470.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1470.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 8 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M8   |        8       |       NA       |
+--------+----------------+----------------+
<CMD> undo
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer M8 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 4 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M8 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M8 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1470.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1470.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1470.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1470.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1470.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 8 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M8   |        8       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer M8 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 4 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M8 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M8 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1470.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1470.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1470.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1470.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1470.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (5.900000, 5.130000) (5.900000, 198.360001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (70.815002, 5.130000) (70.815002, 198.360001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (135.729996, 5.130000) (135.729996, 198.360001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (200.645004, 5.130000) (200.645004, 198.360001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (8.150000, 5.130000) (8.150000, 198.360001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (73.065002, 5.130000) (73.065002, 198.360001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (137.979996, 5.130000) (137.979996, 198.360001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (202.895004, 5.130000) (202.895004, 198.360001) because same wire already exists.
Stripe generation is complete.
<CMD> zoomBox -192.10300 39.90200 371.10150 303.26200
<CMD> zoomBox -349.93950 -71.03150 567.14550 357.80650
<CMD> zoomBox -238.51700 5.71350 424.07750 315.54900
<CMD> setSrouteMode -viaConnectToShape { stripe }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) M8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) M8(8) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) M8(8) }
*** Begin SPECIAL ROUTE on Fri Sep  1 18:25:34 2023 ***
SPECIAL ROUTE ran on directory: /home/internals/Desktop/Cordic/temp
SPECIAL ROUTE ran on machine: sys128 (Linux 3.10.0-1062.el7.x86_64 x86_64 4.02Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 8
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 8
srouteTopTargetLayerLimit set to 8
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2589.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 23 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 487 macros, 152 used
Read in 152 components
  152 core components: 152 unplaced, 0 placed, 0 fixed
Read in 70 logical pins
Read in 70 nets
Read in 2 special nets, 2 routed
Read in 304 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0  open: 16
  Number of Core ports routed: 56  open: 172
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 114
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2658.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 170 wires.
ViaGen created 3192 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       170      |       NA       |
|  Via1  |       456      |        0       |
|  Via2  |       456      |        0       |
|  Via3  |       456      |        0       |
|  Via4  |       456      |        0       |
|  Via5  |       456      |        0       |
|  Via6  |       456      |        0       |
|  Via7  |       456      |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { stripe }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) M8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) M8(8) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) M8(8) }
*** Begin SPECIAL ROUTE on Fri Sep  1 18:25:35 2023 ***
SPECIAL ROUTE ran on directory: /home/internals/Desktop/Cordic/temp
SPECIAL ROUTE ran on machine: sys128 (Linux 3.10.0-1062.el7.x86_64 x86_64 3.92Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 8
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 8
srouteTopTargetLayerLimit set to 8
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2658.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 23 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 487 macros, 152 used
Read in 152 components
  152 core components: 152 unplaced, 0 placed, 0 fixed
Read in 70 logical pins
Read in 70 nets
Read in 2 special nets, 2 routed
Read in 304 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 8  open: 8
  Number of Core ports routed: 0  open: 172
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2660.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 8 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M8   |        8       |       NA       |
+--------+----------------+----------------+
<CMD> zoomBox -160.58250 50.02000 318.14250 273.87650
<CMD> zoomBox -76.58300 109.82400 173.31500 226.67900
<CMD> zoomBox -16.82900 148.76600 113.62050 209.76550
<CMD> zoomBox 21.99950 168.85050 90.09500 200.69250
<CMD> zoomBox 45.21250 178.79350 80.75900 195.41550
<CMD> zoomBox 58.15450 183.87900 76.71050 192.55600
<CMD> zoomBox 31.63750 176.39350 80.84050 199.40150
<CMD> zoomBox -21.57050 161.51050 89.32450 213.36600
<CMD> zoomBox -15.89950 172.52250 52.20450 204.36850
<CMD> zoomBox -10.19050 180.69250 31.63500 200.25050
<CMD> zoomBox -3.99950 186.57400 21.68750 198.58550
<CMD> zoomBox 0.32750 189.84500 16.10350 197.22200
<CMD> zoomBox -9.78400 185.33900 25.77250 201.96550
<CMD> zoomBox -37.98150 178.41500 42.15600 215.88800
<CMD> zoomBox -55.19250 171.82700 55.72500 223.69300
<CMD> zoomBox -108.56150 145.58850 103.92300 244.94850
<CMD> zoomBox -210.70150 93.72200 196.35500 284.06550
<CMD> zoomBox -406.36750 -8.06650 373.42550 356.57250
<CMD> zoomBox -232.99650 52.51650 330.40500 315.96850
<CMD> zoomBox -61.47700 109.01150 284.52300 270.80450
<CMD> zoomBox 60.18000 145.88000 240.79450 230.33700
<CMD> zoomBox 127.93400 168.84050 222.21650 212.92800
<CMD> zoomBox 156.91900 179.71950 214.82100 206.79500
<CMD> zoomBox 179.17500 188.45750 209.40100 202.59150
<CMD> zoomBox 188.34600 192.05800 206.90850 200.73800
<CMD> zoomBox 191.65850 193.29100 205.07150 199.56300
<CMD> zoomBox 195.02700 194.56750 203.26450 198.41950
<CMD> zoomBox 198.45450 195.82050 202.11050 197.53000
<CMD> zoomBox 195.39600 194.72850 205.09000 199.26150
<CMD> zoomBox 189.94750 192.45950 211.79600 202.67600
<CMD> zoomBox 194.44700 194.46150 207.86500 200.73600
<CMD> zoomBox 197.75450 195.63700 205.99550 199.49050
<CMD> zoomBox 199.89200 196.62150 204.95400 198.98850
<CMD> zoomBox 193.67950 194.58650 207.10050 200.86250
<CMD> zoomBox 185.13850 192.88300 210.85050 204.90600
<CMD> zoomBox 156.04950 180.71900 224.22600 212.59900
<CMD> zoomBox 91.00350 151.50550 244.65600 223.35500
<CMD> zoomBox -55.59300 85.66650 290.70000 247.59650
<CMD> zoomBox -295.48150 -21.52800 367.90850 288.67950
<CMD> zoomBox -132.82700 54.18900 213.46750 216.11950
<CMD> zoomBox -79.95500 109.94100 132.71350 209.38700
<CMD> zoomBox -47.26450 144.70950 83.34100 205.78200
<CMD> zoomBox -21.42550 170.74100 46.75200 202.62150
<CMD> zoomBox -10.33900 181.27950 31.53150 200.85850
<CMD> zoomBox -20.95250 170.04850 47.22650 201.92950
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserMarkFalse -tool Other
Marked 188 violation(s) false.
<CMD_INTERNAL> violationBrowserClose
<CMD> zoomBox -58.48800 133.44200 122.28750 217.97450
<CMD> zoomBox -132.53300 46.45550 274.89200 236.97150
<CMD> zoomBox -284.24150 -100.21800 496.25750 264.75100
<CMD> zoomBox -149.63800 -37.48900 329.68600 186.64750
<CMD> zoomBox -195.23800 -55.50200 368.67250 208.18800
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VLMDefaultSetup
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY3X1 DLY2X1 BUFX6 DLY4X1 DLY1X1 CLKBUFX3 BUFX8 DLY3X4 DLY2X4 DLY1X4 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX16 INVX6 INVX4 INVX20 CLKINVX8 INVX3 INVX2 INVX12 INVX1 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -maxRouteLayer 6 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY3X1 DLY2X1 BUFX6 DLY4X1 DLY1X1 CLKBUFX3 BUFX8 DLY3X4 DLY2X4 DLY1X4 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX16 INVX6 INVX4 INVX20 CLKINVX8 INVX3 INVX2 INVX12 INVX1 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -fp false
<CMD> place_design
**WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1537.33 CPU=0:00:00.0 REAL=0:00:00.0) 

*summary: 129 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.6) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.22384 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: Cordic
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1546.87)
Total number of fetched objects 8506
End delay calculation. (MEM=1596.54 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1569.46 CPU=0:00:00.7 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#9 (mem=1559.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=1567.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=1567.9M) ***
No user-set net weight.
Net fanout histogram:
2		: 4401 (51.9%) nets
3		: 1989 (23.5%) nets
4     -	14	: 2018 (23.8%) nets
15    -	39	: 37 (0.4%) nets
40    -	79	: 25 (0.3%) nets
80    -	159	: 6 (0.1%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=7628 (0 fixed + 7628 movable) #buf cell=0 #inv cell=1072 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=8478 #term=29320 #term/net=3.46, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=70
stdCell: 7628 single + 0 double + 0 multi
Total standard cell length = 17.8361 (mm), area = 0.0305 (mm^2)
**Info: (IMPSP-307): Design contains fractional 3 cells.
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.800.
Density for the design = 0.800.
       = stdcell_area 89181 sites (30500 um^2) / alloc_area 111480 sites (38126 um^2).
Pin Density = 0.2610.
            = total # of pins 29320 / total area 112322.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.780e-09 (2.20e-09 5.83e-10)
              Est.  stn bbox = 2.954e-09 (2.34e-09 6.19e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1609.9M
Iteration  2: Total net bbox = 2.780e-09 (2.20e-09 5.83e-10)
              Est.  stn bbox = 2.954e-09 (2.34e-09 6.19e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1609.9M
Iteration  3: Total net bbox = 2.118e+02 (1.09e+02 1.02e+02)
              Est.  stn bbox = 2.536e+02 (1.32e+02 1.22e+02)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1625.5M
Active setup views:
    best
Iteration  4: Total net bbox = 5.048e+04 (2.15e+04 2.90e+04)
              Est.  stn bbox = 6.130e+04 (2.53e+04 3.60e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1625.5M
Iteration  5: Total net bbox = 6.772e+04 (3.45e+04 3.32e+04)
              Est.  stn bbox = 8.356e+04 (4.16e+04 4.20e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1625.5M
Iteration  6: Total net bbox = 7.081e+04 (3.62e+04 3.46e+04)
              Est.  stn bbox = 8.800e+04 (4.42e+04 4.38e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1626.5M
Iteration  7: Total net bbox = 7.271e+04 (3.73e+04 3.54e+04)
              Est.  stn bbox = 9.012e+04 (4.54e+04 4.47e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1626.5M
Iteration  8: Total net bbox = 7.479e+04 (3.84e+04 3.64e+04)
              Est.  stn bbox = 9.233e+04 (4.65e+04 4.58e+04)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 1626.5M
Iteration  9: Total net bbox = 7.434e+04 (3.86e+04 3.57e+04)
              Est.  stn bbox = 9.228e+04 (4.71e+04 4.51e+04)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 1626.5M
Iteration 10: Total net bbox = 7.916e+04 (4.13e+04 3.79e+04)
              Est.  stn bbox = 9.739e+04 (5.00e+04 4.74e+04)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 1626.5M
Iteration 11: Total net bbox = 8.237e+04 (4.29e+04 3.94e+04)
              Est.  stn bbox = 1.006e+05 (5.17e+04 4.89e+04)
              cpu = 0:00:04.8 real = 0:00:05.0 mem = 1626.5M
Iteration 12: Total net bbox = 8.237e+04 (4.29e+04 3.94e+04)
              Est.  stn bbox = 1.006e+05 (5.17e+04 4.89e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1626.5M
*** cost = 8.237e+04 (4.29e+04 3.94e+04) (cpu for global=0:00:12.8) real=0:00:14.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:00:09.1 real: 0:00:09.6
Core Placement runtime cpu: 0:00:09.5 real: 0:00:10.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:05:48 mem=1642.5M) ***
Total net bbox length = 8.244e+04 (4.301e+04 3.943e+04) (ext = 5.806e+02)
Move report: Detail placement moves 7628 insts, mean move: 1.06 um, max move: 20.16 um 
	Max move on inst (gen_pipe[5].Pipe_Yo_reg[0]): (44.82, 72.94) --> (49.00, 88.92)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1646.1MB
Summary Report:
Instances move: 7628 (out of 7628 movable)
Instances flipped: 0
Mean displacement: 1.06 um
Max displacement: 20.16 um (Instance: gen_pipe[5].Pipe_Yo_reg[0]) (44.8215, 72.941) -> (49, 88.92)
	Length: 27 sites, height: 1 rows, site name: CoreSite, cell type: DFFX4
Total net bbox length = 8.278e+04 (4.273e+04 4.005e+04) (ext = 5.755e+02)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1646.1MB
*** Finished refinePlace (0:05:48 mem=1646.1M) ***
*** End of Placement (cpu=0:00:15.0, real=0:00:17.0, mem=1637.1M) ***
**Info: (IMPSP-307): Design contains fractional 3 cells.
default core: bins with density > 0.750 = 73.61 % ( 106 / 144 )
Density distribution unevenness ratio = 3.615%
*** Free Virtual Timing Model ...(mem=1637.1M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.22384 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: Cordic
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1625.59)
Total number of fetched objects 8506
End delay calculation. (MEM=1668.79 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1668.79 CPU=0:00:00.6 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] Read 4560 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4560
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8478  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8478 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8478 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.675351e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.01%)   ( 0.01%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1667.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1667.28 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1667.28 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1667.28 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1667.28 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1667.28 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1667.28 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29250
[NR-eGR]     M2  (2V) length: 4.711231e+04um, number of vias: 43399
[NR-eGR]     M3  (3H) length: 5.023870e+04um, number of vias: 1219
[NR-eGR]     M4  (4V) length: 4.860265e+03um, number of vias: 142
[NR-eGR]     M5  (5H) length: 7.960100e+02um, number of vias: 4
[NR-eGR]     M6  (6V) length: 1.232500e+01um, number of vias: 0
[NR-eGR] Total length: 1.030196e+05um, number of vias: 74014
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.770245e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.12 seconds, mem = 1604.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:18, real = 0: 0:20, mem = 1599.3M **
Tdgp not successfully inited but do clear! skip clearing
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
*** Message Summary: 8 warning(s), 0 error(s)

<CMD> zoomBox -74.10700 25.74400 272.20500 187.68300
<CMD> zoomBox 15.48100 83.82350 196.25900 168.35700
<CMD> zoomBox 59.16900 107.71350 153.53600 151.84050
<CMD> zoomBox 82.10800 119.97200 131.36900 143.00700
<CMD> zoomBox 95.48500 125.68750 121.20000 137.71200
<CMD> zoomBox 104.71100 129.42250 114.41050 133.95800
<CMD> zoomBox 92.78450 124.79900 123.04350 138.94850
<CMD> zoomBox 55.53700 110.37700 149.92850 154.51550
<CMD> zoomBox -60.53050 65.39050 233.91600 203.07650
<CMD> zoomBox -422.50750 -74.93950 495.98800 354.55800
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1616.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 Violation Summary By Layer and Type:

	            Mar outOfDie   Totals
	M2          999        0      999
	M3            0        1        1
	Totals      999        1     1000

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> zoomBox -245.95600 -27.17300 318.11600 236.59250
<CMD> zoomBox -111.44600 9.16500 183.00350 146.85250
<CMD> zoomBox -140.00000 -1.16550 206.41150 160.82000
<CMD> zoomBox -173.27400 -13.31900 234.26900 177.25200
<CMD> zoomBox -308.84250 -55.13000 354.77400 255.18350
<CMD> zoomBox -252.80800 -42.52950 311.26600 221.23700
<CMD> zoomBox -205.17950 -31.81950 274.28450 192.38250
<CMD> zoomBox -164.69500 -22.71600 242.85000 167.85600
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 51.76 67.25 52.885 68.33
<CMD_INTERNAL> violationBrowserClose
<CMD> zoomBox 48.89550 66.48350 55.01950 69.34700
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserDelete -tool Verify
Deleted 1000 violation(s).
<CMD_INTERNAL> violationBrowserClose
<CMD> zoomBox 48.89550 65.62400 55.01950 68.48750
<CMD> zoomBox 48.89550 64.47800 55.01950 67.34150
<CMD> zoomBox 46.45250 62.93700 58.18450 68.42300
<CMD> zoomBox 41.77150 59.98450 64.24900 70.49500
<CMD> zoomBox 25.60100 49.78450 85.20100 77.65400
<CMD> zoomBox -6.95000 29.25300 127.37650 92.06550
<CMD> zoomBox -80.30950 -17.01950 222.42900 124.54400
<CMD> getCTSMode -engine -quiet
<CMD> extractRC
Extraction called for design 'Cordic' of instances=7628 and nets=8568 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design Cordic.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1613.984M)
<CMD> add_ndr -width (Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14)-spacing (Metal3 0.14 Metal4 0.14 Meta15 0.14 Meta16 0.14) -name 2w2s

Usage: add_ndr [-help] [-add_via <string>] [-exclude_backside_via] [-generate_via] [-hard_spacing] [-init <string>] [-min_cut <string>] [-use_via_cut_class <string>]
               [-via <string>] { -name <ruleName> } [-width <string> | -width_multiplier <string>] [-spacing <string> | -spacing_multiplier <string>]

**ERROR: (IMPTCM-48):	"Metal4" is not a legal option for command "add_ndr". Either the current option or an option prior to it is not specified correctly.

<CMD> create_route_type -name clkroute -non_default_rule 2w2s -bottom_preferred layer Metal3 -top_preferred_layer Metal6
**ERROR: (IMPTCM-162):	"layer" does not match any object in design for specified type "layer " object in command "create_route_type".

Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>] [-min_stack_layer <layer>] -name <string>
                         [-one_side_spacing_range <bottomLayerNum:topLayerNum] [-prefer_multi_cut_via] [-shield_side {one_side both_side}] [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]

**ERROR: (IMPTCM-4):	The value "layer" specified for the object type of argument "-bottom_preferred" is not a valid object. Review the command specification and remove the argument or specify a legal value.

ambiguous command name "set_ccopt": set_ccopt_preserved_clock_tree_port set_ccopt_property
ambiguous command name "set_ccopt": set_ccopt_preserved_clock_tree_port set_ccopt_property
ambiguous command name "set_ccopt": set_ccopt_preserved_clock_tree_port set_ccopt_property
ambiguous command name "set_ccopt": set_ccopt_preserved_clock_tree_port set_ccopt_property
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): constraint
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 844 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
<CMD> set_ccopt_property clock_period -pin clk 1
<CMD> create_ccopt_skew_group -name clk/constraint -sources clk -auto_sinks
The skew group clk/constraint was created. It contains 844 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group clk/constraint true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/constraint clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constraint constraint
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/constraint {best worst}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
ambiguous command name "ccopt": ccopt_add_exclusion_drivers ccopt_design ccopt_pro
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=09/01 18:33:03, mem=1249.9M)
*** ccopt_design #1 [begin] : totSession cpu/real = 0:06:23.8/0:34:01.6 (0.2), mem = 1608.4M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      VLMDefaultSetup
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setNanoRouteMode -timingEngine                      {}
setExtractRCMode -engine                            preRoute
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setPlaceMode -maxRouteLayer                         6
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1608.4M, init mem=1632.4M)
*info: Placed = 7628          
*info: Unplaced = 0           
Placement Density:79.40%(30500/38414)
Placement Density (including fixed std cells):79.40%(30500/38414)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1632.4M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 844 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 844 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1632.44 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 5944 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8478  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8478 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8478 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.675351e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.01%)   ( 0.01%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1637.20 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1637.20 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1637.20 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1637.20 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1637.20 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1637.20 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29250
[NR-eGR]     M2  (2V) length: 4.743054e+04um, number of vias: 43391
[NR-eGR]     M3  (3H) length: 5.018484e+04um, number of vias: 1186
[NR-eGR]     M4  (4V) length: 4.557345e+03um, number of vias: 144
[NR-eGR]     M5  (5H) length: 8.488300e+02um, number of vias: 4
[NR-eGR]     M6  (6V) length: 1.232500e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.030339e+05um, number of vias: 73975
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.773270e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1637.20 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one object
Route type trimming info:
  No route type modifications were made.
Found no blackbox sink pins.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX20 INVX16 INVX12 INVX8 INVX6 CLKINVX6 INVX4 INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 38414.124um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner best:setup, late and power domain auto-default:
  Slew time target (leaf):    0.050ns
  Slew time target (trunk):   0.050ns
  Slew time target (top):     0.050ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.029ns
  Buffer max distance: 273.725um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=best:setup.late, optimalDrivingDistance=273.725um, saturatedSlew=0.045ns, speed=5367.157um per ns, cellArea=29.986um^2 per 1000um}
  Inverter  : {lib_cell:INVX16, fastest_considered_half_corner=best:setup.late, optimalDrivingDistance=198.667um, saturatedSlew=0.047ns, speed=6513.672um per ns, cellArea=27.544um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX16, fastest_considered_half_corner=best:setup.late, optimalDrivingDistance=272.967um, saturatedSlew=0.045ns, speed=2359.265um per ns, cellArea=47.610um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX12, fastest_considered_half_corner=best:setup.late, optimalDrivingDistance=255.102um, saturatedSlew=0.045ns, speed=2314.900um per ns, cellArea=37.538um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/constraint:
  Sources:                     pin clk
  Total number of sinks:       844
  Delay constrained sinks:     844
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner best:setup.late:
  Skew target:                 0.029ns
Primary reporting skew groups are:
skew_group clk/constraint with 844 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.1)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.4 real=0:00:01.5)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX20: 9 
    Bottom-up phase done. (took cpu=0:00:00.3 real=0:00:00.3)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:06:26 mem=1640.1M) ***
Total net bbox length = 8.385e+04 (4.321e+04 4.064e+04) (ext = 5.772e+02)
Move report: Detail placement moves 71 insts, mean move: 2.13 um, max move: 10.95 um 
	Max move on inst (g98645): (51.20, 71.82) --> (53.60, 80.37)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1643.2MB
Summary Report:
Instances move: 71 (out of 7637 movable)
Instances flipped: 0
Mean displacement: 2.13 um
Max displacement: 10.95 um (Instance: g98645) (51.2, 71.82) -> (53.6, 80.37)
	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: OAI222X1
Total net bbox length = 8.396e+04 (4.324e+04 4.072e+04) (ext = 5.772e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1643.2MB
*** Finished refinePlace (0:06:26 mem=1643.2M) ***
    ClockRefiner summary
    All clock instances: Moved 9, flipped 5 and cell swapped 0 (out of a total of 853).
    The largest move was 3.42 um for gen_pipe[5].Pipe_Yo_reg[11].
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**Info: (IMPSP-307): Design contains fractional 3 cells.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for best:setup.late...
    Clock tree timing engine global stage delay update for best:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.068pF, leaf=0.491pF, total=0.559pF
      wire lengths     : top=0.000um, trunk=553.375um, leaf=4045.363um, total=4598.738um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.050ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 1 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.001ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 5 <= 0.048ns, 4 <= 0.050ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.075, avg=0.064, sd=0.008], skew [0.023 vs 0.029], 100% {0.052, 0.075} (wid=0.025 ws=0.019) (gid=0.050 gs=0.005)
    Skew group summary after 'Clustering':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.075, avg=0.064, sd=0.008], skew [0.023 vs 0.029], 100% {0.052, 0.075} (wid=0.025 ws=0.019) (gid=0.050 gs=0.005)
    Legalizer API calls during this step: 136 succeeded with high effort: 136 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        10 (unrouted=10, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 10 nets for routing of which 10 have one or more fixed wires.
(ccopt eGR): Start to route 10 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 5504 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5504
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8487  numIgnoredNets=8477
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 10 clock nets ( 10 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.468230e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.132060e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.450470e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.767170e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1640.35 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1640.35 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1640.35 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1640.35 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1640.35 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1640.35 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29268
[NR-eGR]     M2  (2V) length: 4.618525e+04um, number of vias: 42755
[NR-eGR]     M3  (3H) length: 5.045504e+04um, number of vias: 1778
[NR-eGR]     M4  (4V) length: 6.248310e+03um, number of vias: 208
[NR-eGR]     M5  (5H) length: 9.622300e+02um, number of vias: 6
[NR-eGR]     M6  (6V) length: 1.312500e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.038640e+05um, number of vias: 74015
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.603345e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 862
[NR-eGR]     M2  (2V) length: 6.282100e+02um, number of vias: 997
[NR-eGR]     M3  (3H) length: 2.158200e+03um, number of vias: 631
[NR-eGR]     M4  (4V) length: 1.702735e+03um, number of vias: 64
[NR-eGR]     M5  (5H) length: 1.134000e+02um, number of vias: 2
[NR-eGR]     M6  (6V) length: 8.000000e-01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.603345e+03um, number of vias: 2556
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.603345e+03um, number of vias: 2556
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1640.35 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR only done.
Net route status summary:
  Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=10, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] : totSession cpu/real = 0:06:26.0/0:34:03.9 (0.2), mem = 1640.4M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 5944 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 1446
[NR-eGR] Read numTotalNets=8487  numIgnoredNets=10
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 8477 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8477 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.329076e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.01%)   ( 0.01%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1645.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1645.11 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1645.11 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1645.11 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1645.11 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.11 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1645.11 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29268
[NR-eGR]     M2  (2V) length: 4.592565e+04um, number of vias: 42728
[NR-eGR]     M3  (3H) length: 4.994188e+04um, number of vias: 2012
[NR-eGR]     M4  (4V) length: 6.618165e+03um, number of vias: 377
[NR-eGR]     M5  (5H) length: 1.540020e+03um, number of vias: 8
[NR-eGR]     M6  (6V) length: 2.920500e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.040549e+05um, number of vias: 74393
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.10 seconds, mem = 1643.1M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:06:26.2/0:34:04.1 (0.2), mem = 1643.1M
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt: Starting congestion repair using flow wrapper done.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**Info: (IMPSP-307): Design contains fractional 3 cells.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.4 real=0:00:00.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'Cordic' of instances=7637 and nets=8577 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design Cordic.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1643.109M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for best:setup.late...
  Clock tree timing engine global stage delay update for best:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
    misc counts      : r=1, pp=0
    cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
    cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
    sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.501pF, total=0.571pF
    wire lengths     : top=0.000um, trunk=553.375um, leaf=4045.363um, total=4598.738um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.050ns count=1 avg=0.051ns sd=0.000ns min=0.051ns max=0.051ns {1 <= 0.053ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
    Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.001ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 5 <= 0.048ns, 4 <= 0.050ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX20: 9 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/constraint: insertion delay [min=0.052, max=0.075, avg=0.064, sd=0.008], skew [0.023 vs 0.029], 100% {0.052, 0.075} (wid=0.025 ws=0.020) (gid=0.051 gs=0.005)
  Skew group summary after clustering cong repair call:
    skew_group clk/constraint: insertion delay [min=0.052, max=0.075, avg=0.064, sd=0.008], skew [0.023 vs 0.029], 100% {0.052, 0.075} (wid=0.025 ws=0.020) (gid=0.051 gs=0.005)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Clustering done. (took cpu=0:00:01.1 real=0:00:01.1)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.494pF, total=0.562pF
      wire lengths     : top=0.000um, trunk=535.284um, leaf=3986.323um, total=4521.608um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.050ns count=1 avg=0.044ns sd=0.000ns min=0.044ns max=0.044ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.001ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 4 <= 0.048ns, 5 <= 0.050ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.072], skew [0.020 vs 0.029]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.072], skew [0.020 vs 0.029]
    Legalizer API calls during this step: 47 succeeded with high effort: 47 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.494pF, total=0.562pF
      wire lengths     : top=0.000um, trunk=535.284um, leaf=3986.323um, total=4521.608um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.050ns count=1 avg=0.044ns sd=0.000ns min=0.044ns max=0.044ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.001ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 4 <= 0.048ns, 5 <= 0.050ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.072, avg=0.063, sd=0.006], skew [0.020 vs 0.029], 100% {0.052, 0.072} (wid=0.024 ws=0.018) (gid=0.049 gs=0.004)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.072, avg=0.063, sd=0.006], skew [0.020 vs 0.029], 100% {0.052, 0.072} (wid=0.024 ws=0.018) (gid=0.049 gs=0.004)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.494pF, total=0.562pF
      wire lengths     : top=0.000um, trunk=535.284um, leaf=3986.323um, total=4521.608um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.050ns count=1 avg=0.044ns sd=0.000ns min=0.044ns max=0.044ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.001ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 4 <= 0.048ns, 5 <= 0.050ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.072], skew [0.020 vs 0.029]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.072], skew [0.020 vs 0.029]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.494pF, total=0.562pF
      wire lengths     : top=0.000um, trunk=535.284um, leaf=3986.323um, total=4521.608um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.050ns count=1 avg=0.044ns sd=0.000ns min=0.044ns max=0.044ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.001ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 4 <= 0.048ns, 5 <= 0.050ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.072], skew [0.020 vs 0.029]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.072], skew [0.020 vs 0.029]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.494pF, total=0.562pF
      wire lengths     : top=0.000um, trunk=535.284um, leaf=3986.323um, total=4521.608um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.050ns count=1 avg=0.044ns sd=0.000ns min=0.044ns max=0.044ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.001ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 4 <= 0.048ns, 5 <= 0.050ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.072], skew [0.020 vs 0.029]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.072], skew [0.020 vs 0.029]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.494pF, total=0.562pF
      wire lengths     : top=0.000um, trunk=535.284um, leaf=3986.323um, total=4521.608um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.050ns count=1 avg=0.044ns sd=0.000ns min=0.044ns max=0.044ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.001ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 4 <= 0.048ns, 5 <= 0.050ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.072], skew [0.020 vs 0.029]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.072], skew [0.020 vs 0.029]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.495pF, total=0.561pF
      wire lengths     : top=0.000um, trunk=525.209um, leaf=3996.430um, total=4521.639um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.050ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.002ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 3 <= 0.048ns, 6 <= 0.050ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.066, avg=0.060, sd=0.004], skew [0.015 vs 0.029], 100% {0.052, 0.066} (wid=0.022 ws=0.015) (gid=0.047 gs=0.003)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.066, avg=0.060, sd=0.004], skew [0.015 vs 0.029], 100% {0.052, 0.066} (wid=0.022 ws=0.015) (gid=0.047 gs=0.003)
    Legalizer API calls during this step: 120 succeeded with high effort: 120 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::Construction done. (took cpu=0:00:01.9 real=0:00:01.9)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.495pF, total=0.561pF
      wire lengths     : top=0.000um, trunk=525.209um, leaf=3996.430um, total=4521.639um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.050ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.002ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 3 <= 0.048ns, 6 <= 0.050ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.066], skew [0.015 vs 0.029]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.066], skew [0.015 vs 0.029]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.495pF, total=0.561pF
      wire lengths     : top=0.000um, trunk=525.209um, leaf=3996.430um, total=4521.639um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.050ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.002ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 3 <= 0.048ns, 6 <= 0.050ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.066], skew [0.015 vs 0.029]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.066], skew [0.015 vs 0.029]
    Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.495pF, total=0.561pF
      wire lengths     : top=0.000um, trunk=525.209um, leaf=3996.430um, total=4521.639um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.050ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.002ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 3 <= 0.048ns, 6 <= 0.050ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.066, avg=0.060, sd=0.004], skew [0.015 vs 0.029], 100% {0.052, 0.066} (wid=0.022 ws=0.015) (gid=0.047 gs=0.003)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.066, avg=0.060, sd=0.004], skew [0.015 vs 0.029], 100% {0.052, 0.066} (wid=0.022 ws=0.015) (gid=0.047 gs=0.003)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 11 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          misc counts      : r=1, pp=0
          cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
          cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
          sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.495pF, total=0.561pF
          wire lengths     : top=0.000um, trunk=525.209um, leaf=3996.430um, total=4521.639um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.050ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
          Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.002ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 3 <= 0.048ns, 6 <= 0.050ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX20: 9 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          misc counts      : r=1, pp=0
          cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
          cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
          sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.495pF, total=0.561pF
          wire lengths     : top=0.000um, trunk=525.209um, leaf=3996.430um, total=4521.639um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.050ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
          Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.002ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 3 <= 0.048ns, 6 <= 0.050ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX20: 9 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          misc counts      : r=1, pp=0
          cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
          cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
          sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.495pF, total=0.561pF
          wire lengths     : top=0.000um, trunk=525.209um, leaf=3996.430um, total=4521.639um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.050ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
          Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.002ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 3 <= 0.048ns, 6 <= 0.050ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX20: 9 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.495pF, total=0.561pF
      wire lengths     : top=0.000um, trunk=525.209um, leaf=3996.430um, total=4521.639um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.050ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.002ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 3 <= 0.048ns, 6 <= 0.050ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX20: 9 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
    misc counts      : r=1, pp=0
    cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
    cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
    sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.495pF, total=0.561pF
    wire lengths     : top=0.000um, trunk=525.209um, leaf=3996.430um, total=4521.639um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.050ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
    Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.002ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 3 <= 0.048ns, 6 <= 0.050ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX20: 9 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/constraint: insertion delay [min=0.052, max=0.066], skew [0.015 vs 0.029]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/constraint: insertion delay [min=0.052, max=0.066], skew [0.015 vs 0.029]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.495pF, total=0.561pF
      wire lengths     : top=0.000um, trunk=525.209um, leaf=3996.430um, total=4521.639um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.050ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.002ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 3 <= 0.048ns, 6 <= 0.050ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.066], skew [0.015 vs 0.029]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.066], skew [0.015 vs 0.029]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          misc counts      : r=1, pp=0
          cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
          cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
          sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.495pF, total=0.561pF
          wire lengths     : top=0.000um, trunk=525.209um, leaf=3996.430um, total=4521.639um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.050ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
          Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.002ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 3 <= 0.048ns, 6 <= 0.050ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX20: 9 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.495pF, total=0.561pF
      wire lengths     : top=0.000um, trunk=525.209um, leaf=3996.430um, total=4521.639um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.050ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.002ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 3 <= 0.048ns, 6 <= 0.050ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.066], skew [0.015 vs 0.029]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.066], skew [0.015 vs 0.029]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.495pF, total=0.561pF
      wire lengths     : top=0.000um, trunk=525.209um, leaf=3996.430um, total=4521.639um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.050ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.002ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 3 <= 0.048ns, 6 <= 0.050ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.066], skew [0.015 vs 0.029]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.066], skew [0.015 vs 0.029]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.495pF, total=0.561pF
      wire lengths     : top=0.000um, trunk=525.209um, leaf=3996.430um, total=4521.639um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.050ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.002ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 3 <= 0.048ns, 6 <= 0.050ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.066, avg=0.060, sd=0.004], skew [0.015 vs 0.029], 100% {0.052, 0.066} (wid=0.022 ws=0.015) (gid=0.047 gs=0.003)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.066, avg=0.060, sd=0.004], skew [0.015 vs 0.029], 100% {0.052, 0.066} (wid=0.022 ws=0.015) (gid=0.047 gs=0.003)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 11 Succeeded: 0
    Clock tree timing engine global stage delay update for best:setup.late...
    Clock tree timing engine global stage delay update for best:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.495pF, total=0.561pF
      wire lengths     : top=0.000um, trunk=525.209um, leaf=3996.430um, total=4521.639um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.050ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.002ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 3 <= 0.048ns, 6 <= 0.050ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.067], skew [0.014 vs 0.029]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.067], skew [0.014 vs 0.029]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.495pF, total=0.561pF
      wire lengths     : top=0.000um, trunk=525.209um, leaf=3996.430um, total=4521.639um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.050ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.048ns sd=0.002ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 3 <= 0.048ns, 6 <= 0.050ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.067, avg=0.061, sd=0.004], skew [0.014 vs 0.029], 100% {0.052, 0.067} (wid=0.022 ws=0.015) (gid=0.047 gs=0.003)
    Skew group summary after 'Improving clock skew':
      skew_group clk/constraint: insertion delay [min=0.052, max=0.067, avg=0.061, sd=0.004], skew [0.014 vs 0.029], 100% {0.052, 0.067} (wid=0.022 ws=0.015) (gid=0.047 gs=0.003)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 49 succeeded with high effort: 49 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 126 succeeded with high effort: 126 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.4 real=0:00:00.4)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 126 succeeded with high effort: 126 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.3 real=0:00:00.3)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.491pF, total=0.549pF
      wire lengths     : top=0.000um, trunk=463.193um, leaf=3956.994um, total=4420.188um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.050ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.049ns sd=0.001ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 2 <= 0.048ns, 7 <= 0.050ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraint: insertion delay [min=0.048, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.029], 100% {0.048, 0.066} (wid=0.022 ws=0.017) (gid=0.046 gs=0.003)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraint: insertion delay [min=0.048, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.029], 100% {0.048, 0.066} (wid=0.022 ws=0.017) (gid=0.046 gs=0.003)
    Legalizer API calls during this step: 346 succeeded with high effort: 346 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:01.0 real=0:00:01.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.557pF fall=0.557pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.491pF, total=0.549pF
      wire lengths     : top=0.000um, trunk=463.193um, leaf=3956.994um, total=4420.188um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.050ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.049ns sd=0.001ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 2 <= 0.048ns, 7 <= 0.050ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/constraint: insertion delay [min=0.048, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.029], 100% {0.048, 0.066} (wid=0.022 ws=0.017) (gid=0.046 gs=0.003)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/constraint: insertion delay [min=0.048, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.029], 100% {0.048, 0.066} (wid=0.022 ws=0.017) (gid=0.046 gs=0.003)
    Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.491pF, total=0.549pF
      wire lengths     : top=0.000um, trunk=463.193um, leaf=3956.994um, total=4420.188um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.050ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.049ns sd=0.001ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 2 <= 0.048ns, 7 <= 0.050ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/constraint: insertion delay [min=0.048, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.029], 100% {0.048, 0.066} (wid=0.022 ws=0.017) (gid=0.046 gs=0.003)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/constraint: insertion delay [min=0.048, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.029], 100% {0.048, 0.066} (wid=0.022 ws=0.017) (gid=0.046 gs=0.003)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=11, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=29, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 31 succeeded with high effort: 31 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=9, computed=0, moveTooSmall=13, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=8, accepted=1
        Max accepted move=0.600um, total accepted move=0.600um, average move=0.600um
        Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=8, computed=1, moveTooSmall=0, resolved=0, predictFail=10, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
        misc counts      : r=1, pp=0
        cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
        cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
        sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.491pF, total=0.549pF
        wire lengths     : top=0.000um, trunk=462.594um, leaf=3957.024um, total=4419.618um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.050ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
        Leaf  : target=0.050ns count=9 avg=0.049ns sd=0.001ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 2 <= 0.048ns, 7 <= 0.050ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX20: 9 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/constraint: insertion delay [min=0.048, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.029], 100% {0.048, 0.066} (wid=0.022 ws=0.018) (gid=0.046 gs=0.003)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/constraint: insertion delay [min=0.048, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.029], 100% {0.048, 0.066} (wid=0.022 ws=0.018) (gid=0.046 gs=0.003)
      Legalizer API calls during this step: 71 succeeded with high effort: 71 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.3 real=0:00:00.3)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 11 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 9 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      misc counts      : r=1, pp=0
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.491pF, total=0.549pF
      wire lengths     : top=0.000um, trunk=462.594um, leaf=3957.024um, total=4419.618um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.050ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=9 avg=0.049ns sd=0.001ns min=0.046ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 2 <= 0.048ns, 7 <= 0.050ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/constraint: insertion delay [min=0.048, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.029], 100% {0.048, 0.066} (wid=0.022 ws=0.018) (gid=0.046 gs=0.003)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/constraint: insertion delay [min=0.048, max=0.066, avg=0.059, sd=0.004], skew [0.018 vs 0.029], 100% {0.048, 0.066} (wid=0.022 ws=0.018) (gid=0.046 gs=0.003)
    Legalizer API calls during this step: 71 succeeded with high effort: 71 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.3 real=0:00:00.3)
  Total capacitance is (rise=1.106pF fall=1.106pF), of which (rise=0.549pF fall=0.549pF) is wire, and (rise=0.557pF fall=0.557pF) is gate.
  Stage::Polishing done. (took cpu=0:00:01.5 real=0:00:01.5)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:06:29 mem=1639.3M) ***
Total net bbox length = 8.393e+04 (4.322e+04 4.071e+04) (ext = 5.635e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1639.3MB
Summary Report:
Instances move: 0 (out of 7637 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.393e+04 (4.322e+04 4.071e+04) (ext = 5.635e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1639.3MB
*** Finished refinePlace (0:06:29 mem=1639.3M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 853).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.8 real=0:00:01.8)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        10 (unrouted=10, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 10 nets for routing of which 10 have one or more fixed wires.
(ccopt eGR): Start to route 10 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 5504 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5504
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8487  numIgnoredNets=8477
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 10 clock nets ( 10 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.358790e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.007230e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.836580e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.664220e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.042130e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 8.806500e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1639.32 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1639.32 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.32 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1639.32 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.32 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.32 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29268
[NR-eGR]     M2  (2V) length: 4.588404e+04um, number of vias: 42714
[NR-eGR]     M3  (3H) length: 4.980108e+04um, number of vias: 2015
[NR-eGR]     M4  (4V) length: 6.670780e+03um, number of vias: 366
[NR-eGR]     M5  (5H) length: 1.549020e+03um, number of vias: 6
[NR-eGR]     M6  (6V) length: 2.840500e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.039333e+05um, number of vias: 74369
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.481745e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 862
[NR-eGR]     M2  (2V) length: 5.865950e+02um, number of vias: 983
[NR-eGR]     M3  (3H) length: 2.017400e+03um, number of vias: 634
[NR-eGR]     M4  (4V) length: 1.755350e+03um, number of vias: 53
[NR-eGR]     M5  (5H) length: 1.224000e+02um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.481745e+03um, number of vias: 2532
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.481745e+03um, number of vias: 2532
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1639.32 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      Routing using eGR only done.
Net route status summary:
  Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=10, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'Cordic' of instances=7637 and nets=8577 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design Cordic.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1639.320M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for best:setup.late...
        Clock tree timing engine global stage delay update for best:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          misc counts      : r=1, pp=0
          cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
          cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
          sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.501pF, total=0.560pF
          wire lengths     : top=0.000um, trunk=461.795um, leaf=4019.950um, total=4481.745um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=8, worst=[0.007ns, 0.005ns, 0.005ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.004ns sd=0.002ns sum=0.030ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.050ns count=1 avg=0.040ns sd=0.000ns min=0.040ns max=0.040ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
          Leaf  : target=0.050ns count=9 avg=0.053ns sd=0.003ns min=0.049ns max=0.057ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 1 <= 0.050ns} {3 <= 0.053ns, 2 <= 0.055ns, 3 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX20: 9 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/constraint: insertion delay [min=0.050, max=0.073, avg=0.062, sd=0.005], skew [0.023 vs 0.029], 100% {0.050, 0.073} (wid=0.029 ws=0.022) (gid=0.045 gs=0.005)
        Skew group summary eGRPC initial state:
          skew_group clk/constraint: insertion delay [min=0.050, max=0.073, avg=0.062, sd=0.005], skew [0.023 vs 0.029], 100% {0.050, 0.073} (wid=0.029 ws=0.022) (gid=0.045 gs=0.005)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
            misc counts      : r=1, pp=0
            cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
            cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
            sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.501pF, total=0.560pF
            wire lengths     : top=0.000um, trunk=461.795um, leaf=4019.950um, total=4481.745um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=8, worst=[0.007ns, 0.005ns, 0.005ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.004ns sd=0.002ns sum=0.030ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.050ns count=1 avg=0.040ns sd=0.000ns min=0.040ns max=0.040ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
            Leaf  : target=0.050ns count=9 avg=0.053ns sd=0.003ns min=0.049ns max=0.057ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 1 <= 0.050ns} {3 <= 0.053ns, 2 <= 0.055ns, 3 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX20: 9 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/constraint: insertion delay [min=0.050, max=0.073, avg=0.062, sd=0.005], skew [0.023 vs 0.029], 100% {0.050, 0.073} (wid=0.029 ws=0.022) (gid=0.045 gs=0.005)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/constraint: insertion delay [min=0.050, max=0.073, avg=0.062, sd=0.005], skew [0.023 vs 0.029], 100% {0.050, 0.073} (wid=0.029 ws=0.022) (gid=0.045 gs=0.005)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 6 long paths. The largest offset applied was 0.000ns.
            
            
            Skew Group Offsets:
            
            --------------------------------------------------------------------------------------------
            Skew Group        Num.     Num.       Offset        Max        Previous Max.    Current Max.
                              Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            --------------------------------------------------------------------------------------------
            clk/constraint     844        6         0.711%      0.000ns       0.073ns         0.072ns
            --------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.000        1
              0.000      and above      5
            -------------------------------
            
            Mean=0.000ns Median=0.000ns Std.Dev=0.000ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 9, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
            misc counts      : r=1, pp=0
            cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
            cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
            sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.501pF, total=0.560pF
            wire lengths     : top=0.000um, trunk=461.795um, leaf=4019.950um, total=4481.745um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=8, worst=[0.007ns, 0.005ns, 0.005ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.004ns sd=0.002ns sum=0.030ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.050ns count=1 avg=0.040ns sd=0.000ns min=0.040ns max=0.040ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
            Leaf  : target=0.050ns count=9 avg=0.053ns sd=0.003ns min=0.049ns max=0.057ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 1 <= 0.050ns} {3 <= 0.053ns, 2 <= 0.055ns, 3 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX20: 9 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraint: insertion delay [min=0.050, max=0.073, avg=0.062, sd=0.005], skew [0.023 vs 0.029], 100% {0.050, 0.073} (wid=0.029 ws=0.022) (gid=0.045 gs=0.005)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraint: insertion delay [min=0.050, max=0.073, avg=0.062, sd=0.005], skew [0.023 vs 0.029], 100% {0.050, 0.073} (wid=0.029 ws=0.022) (gid=0.045 gs=0.005)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 10, tested: 10, violation detected: 8, violation ignored (due to small violation): 2, cannot run: 0, attempted: 6, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
          -------------------------------------------------------------------------------------------------------------------
          top                0                    0           0            0                    0                  0
          trunk              0                    0           0            0                    0                  0
          leaf               6 [100.0%]           0           0            0                    0 (0.0%)           6 (100.0%)
          -------------------------------------------------------------------------------------------------------------------
          Total              6 [100.0%]           0           0            0                    0 (0.0%)           6 (100.0%)
          -------------------------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 6, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
            misc counts      : r=1, pp=0
            cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
            cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
            sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.501pF, total=0.560pF
            wire lengths     : top=0.000um, trunk=461.795um, leaf=4019.950um, total=4481.745um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1196.355um, total=1196.355um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=8, worst=[0.007ns, 0.005ns, 0.005ns, 0.005ns, 0.004ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.004ns sd=0.002ns sum=0.030ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.050ns count=1 avg=0.040ns sd=0.000ns min=0.040ns max=0.040ns {0 <= 0.030ns, 1 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
            Leaf  : target=0.050ns count=9 avg=0.053ns sd=0.003ns min=0.049ns max=0.057ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 1 <= 0.050ns} {3 <= 0.053ns, 2 <= 0.055ns, 3 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX20: 9 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/constraint: insertion delay [min=0.050, max=0.073, avg=0.062, sd=0.005], skew [0.023 vs 0.029], 100% {0.050, 0.073} (wid=0.029 ws=0.022) (gid=0.045 gs=0.005)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/constraint: insertion delay [min=0.050, max=0.073, avg=0.062, sd=0.005], skew [0.023 vs 0.029], 100% {0.050, 0.073} (wid=0.029 ws=0.022) (gid=0.045 gs=0.005)
          Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=8, unsuccessful=0, alreadyClose=0, noImprovementFound=6, degradedSlew=0, degradedSkew=0, insufficientImprovement=2, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.3 real=0:00:00.3)
        Cloning clock nodes to reduce slew violations....
        Cloning results : Attempted = 5 , succeeded = 5 , unsuccessful = 0 , skipped = 0 , ignored = 0
        Fanout results : attempted = 453 ,succeeded = 453 ,unsuccessful = 0 ,skipped = 0
        Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 instances, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=14, i=0, icg=0, nicg=0, l=0, total=14
          misc counts      : r=1, pp=0
          cell areas       : b=114.912um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=114.912um^2
          cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
          sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.513pF, total=0.572pF
          wire lengths     : top=0.000um, trunk=465.139um, leaf=4115.988um, total=4581.127um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1515.770um, total=1515.770um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=3, worst=[0.002ns, 0.001ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.004ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.050ns count=1 avg=0.044ns sd=0.000ns min=0.044ns max=0.044ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
          Leaf  : target=0.050ns count=14 avg=0.037ns sd=0.009ns min=0.027ns max=0.052ns {4 <= 0.030ns, 6 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 1 <= 0.050ns} {3 <= 0.053ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX20: 14 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/constraint: insertion delay [min=0.049, max=0.068, avg=0.059, sd=0.004], skew [0.019 vs 0.029], 100% {0.049, 0.068} (wid=0.027 ws=0.021) (gid=0.046 gs=0.010)
        Skew group summary before routing clock trees:
          skew_group clk/constraint: insertion delay [min=0.049, max=0.068, avg=0.059, sd=0.004], skew [0.019 vs 0.029], 100% {0.049, 0.068} (wid=0.027 ws=0.021) (gid=0.046 gs=0.010)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:06:30 mem=1677.5M) ***
Total net bbox length = 8.424e+04 (4.340e+04 4.085e+04) (ext = 5.635e+02)
Move report: Detail placement moves 237 insts, mean move: 1.00 um, max move: 7.62 um 
	Max move on inst (g98718): (67.80, 71.82) --> (63.60, 68.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1677.5MB
Summary Report:
Instances move: 237 (out of 7642 movable)
Instances flipped: 0
Mean displacement: 1.00 um
Max displacement: 7.62 um (Instance: g98718) (67.8, 71.82) -> (63.6, 68.4)
	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: OAI222X1
Total net bbox length = 8.437e+04 (4.347e+04 4.090e+04) (ext = 5.635e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1677.5MB
*** Finished refinePlace (0:06:30 mem=1677.5M) ***
  ClockRefiner summary
  All clock instances: Moved 18, flipped 0 and cell swapped 0 (out of a total of 858).
  The largest move was 1.6 um for gen_pipe[4].Pipe_Yo_reg[5].
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.0 real=0:00:01.0)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        15 (unrouted=0, trialRouted=0, noStatus=0, routed=15, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 15 nets for routing of which 15 have one or more fixed wires.
(ccopt eGR): Start to route 15 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 5504 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5504
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8492  numIgnoredNets=8477
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 15 clock nets ( 15 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.485330e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.918310e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.768180e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.619760e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 7.994250e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 8.758620e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1639.53 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1639.53 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.53 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1639.53 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.53 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.53 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29278
[NR-eGR]     M2  (2V) length: 4.593181e+04um, number of vias: 42729
[NR-eGR]     M3  (3H) length: 4.986948e+04um, number of vias: 1985
[NR-eGR]     M4  (4V) length: 6.723800e+03um, number of vias: 332
[NR-eGR]     M5  (5H) length: 1.486220e+03um, number of vias: 6
[NR-eGR]     M6  (6V) length: 2.840500e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.040397e+05um, number of vias: 74330
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.588135e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 872
[NR-eGR]     M2  (2V) length: 6.343650e+02um, number of vias: 998
[NR-eGR]     M3  (3H) length: 2.085800e+03um, number of vias: 604
[NR-eGR]     M4  (4V) length: 1.808370e+03um, number of vias: 19
[NR-eGR]     M5  (5H) length: 5.960000e+01um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.588135e+03um, number of vias: 2493
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.588135e+03um, number of vias: 2493
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1639.53 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 15 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=09/01 18:33:10, mem=1273.4M)

globalDetailRoute

#Start globalDetailRoute on Fri Sep  1 18:33:10 2023
#
#num needed restored net=0
#need_extraction net=0 (total=8582)
#NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 4588 um.
#Total half perimeter of net bounding box = 1830 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 634 um.
#Total wire length on LAYER M3 = 2086 um.
#Total wire length on LAYER M4 = 1808 um.
#Total wire length on LAYER M5 = 60 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER M10 = 0 um.
#Total wire length on LAYER M11 = 0 um.
#Total number of vias = 2493
#Total number of multi-cut vias = 2493 (100.0%)
#Up-Via Summary (total 2493):
#                    multi-cut      Total
#-----------------------------------------
# M1               872 (100.0%)        872
# M2               998 (100.0%)        998
# M3               604 (100.0%)        604
# M4                19 (100.0%)         19
#-----------------------------------------
#                 2493 (100.0%)       2493 
#
#Start routing data preparation on Fri Sep  1 18:33:10 2023
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 M10 
#WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE VLMDefaultSetup.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 8580 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.12000
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M9           H   Track-Pitch = 0.40000    Line-2-Via Pitch = 0.15000
# M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# M11          H   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1282.38 (MB), peak = 1317.47 (MB)
#ERROR (NRDB-158) Missing via from LAYER M1 to LAYER M2 in RULE LEF_DEFAULT. Add the missing via or remove all vias from RULE LEF_DEFAULT so that NR can use the vias from the default RULE.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.59 (MB)
#Total memory = 1274.02 (MB)
#Peak memory = 1317.47 (MB)
#WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
% End globalDetailRoute (date=09/01 18:33:10, total cpu=0:00:00.4, real=0:00:00.0, peak res=1317.5M, current mem=1274.2M)
        NanoRoute done. (took cpu=0:00:00.4 real=0:00:00.4)
      Clock detailed routing done.
**ERROR: (IMPCCOPT-5053):	NanoRoute did not finish successfully. See log file for details.
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1634.60 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 5944 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8492  numIgnoredNets=0
[NR-eGR] There are 15 clock nets ( 15 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15 
[NR-eGR] Rule id: 1  Nets: 8477 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.363920e+03um
[NR-eGR] Layer group 2: route 8477 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.783423e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1639.36 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1639.36 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1639.36 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1639.36 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.36 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1639.36 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29278
[NR-eGR]     M2  (2V) length: 4.578452e+04um, number of vias: 42746
[NR-eGR]     M3  (3H) length: 5.041296e+04um, number of vias: 2558
[NR-eGR]     M4  (4V) length: 6.855190e+03um, number of vias: 229
[NR-eGR]     M5  (5H) length: 1.083450e+03um, number of vias: 8
[NR-eGR]     M6  (6V) length: 2.141500e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.041575e+05um, number of vias: 74819
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.529540e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1639.36 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.3 real=0:00:00.3)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        15 (unrouted=0, trialRouted=15, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.9 real=0:00:00.9)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'Cordic' of instances=7642 and nets=8582 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design Cordic.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1635.363M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for best:setup.late...
  Clock tree timing engine global stage delay update for best:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=14, i=0, icg=0, nicg=0, l=0, total=14
    misc counts      : r=1, pp=0
    cell areas       : b=114.912um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=114.912um^2
    cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
    sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.505pF, total=0.562pF
    wire lengths     : top=0.000um, trunk=459.275um, leaf=4070.265um, total=4529.540um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1515.770um, total=1515.770um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=7, worst=[0.047ns, 0.034ns, 0.020ns, 0.018ns, 0.011ns, 0.004ns, 0.001ns]} avg=0.019ns sd=0.016ns sum=0.135ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.050ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.053ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 1 > 0.075ns}
    Leaf  : target=0.050ns count=14 avg=0.052ns sd=0.017ns min=0.034ns max=0.097ns {0 <= 0.030ns, 3 <= 0.040ns, 3 <= 0.045ns, 2 <= 0.048ns, 0 <= 0.050ns} {1 <= 0.053ns, 1 <= 0.055ns, 0 <= 0.060ns, 3 <= 0.075ns, 1 > 0.075ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX20: 14 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/constraint: insertion delay [min=0.045, max=0.099, avg=0.075, sd=0.014], skew [0.053 vs 0.029*], 65.4% {0.059, 0.088} (wid=0.051 ws=0.044) (gid=0.053 gs=0.019)
  Skew group summary after routing clock trees:
    skew_group clk/constraint: insertion delay [min=0.045, max=0.099, avg=0.075, sd=0.014], skew [0.053 vs 0.029*], 65.4% {0.059, 0.088} (wid=0.051 ws=0.044) (gid=0.053 gs=0.019)
  CCOpt::Phase::Routing done. (took cpu=0:00:01.1 real=0:00:01.1)
**WARN: (IMPCCOPT-2204):	Skipping Post Conditioning: The clock network is not routed.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        14      114.912       0.056
  Inverters                       0        0.000       0.000
  Integrated Clock Gates          0        0.000       0.000
  Non-Integrated Clock Gates      0        0.000       0.000
  Clock Logic                     0        0.000       0.000
  All                            14      114.912       0.056
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      459.275
  Leaf      4070.265
  Total     4529.540
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk          0.000
  Leaf        1515.770
  Total       1515.770
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.056    0.057    0.114
  Leaf     0.521    0.505    1.026
  Total    0.577    0.562    1.140
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   844     0.521     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ----------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ----------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns         7       0.019       0.016      0.135    [0.047, 0.034, 0.020, 0.018, 0.011, 0.004, 0.001]
  ----------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.050       1       0.084       0.000      0.084    0.084                                      -                                       {0 <= 0.053ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 1 > 0.075ns}
  Leaf        0.050      14       0.052       0.017      0.034    0.097    {0 <= 0.030ns, 3 <= 0.040ns, 3 <= 0.045ns, 2 <= 0.048ns, 0 <= 0.050ns}    {1 <= 0.053ns, 1 <= 0.055ns, 0 <= 0.060ns, 3 <= 0.075ns, 1 > 0.075ns}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUFX20    buffer     14       114.912
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner        Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  best:setup.late    clk/constraint    0.045     0.099     0.053    0.029*           0.044           0.035           0.075        0.014     65.4% {0.059, 0.088}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner        Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  best:setup.late    clk/constraint    0.045     0.099     0.053    0.029*           0.044           0.035           0.075        0.014     65.4% {0.059, 0.088}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  --------------------------------------------------------------------------------------
  Half-corner        Skew Group        Min/Max    Delay    Pin
  --------------------------------------------------------------------------------------
  best:setup.late    clk/constraint    Min        0.045    gen_pipe[7].Pipe_Xo_reg[8]/CK
  best:setup.late    clk/constraint    Max        0.099    gen_pipe[9].Pipe_Xo_reg[8]/CK
  --------------------------------------------------------------------------------------
  
  
  Found a total of 468 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ---------------------------------------------------------------------------------------------------------
  Half corner      Violation  Slew    Slew      Dont   Ideal  Target         Pin
                   amount     target  achieved  touch  net?   source         
                                                net?                         
  ---------------------------------------------------------------------------------------------------------
  best:setup.late    0.047    0.050    0.097    N      N      auto computed  gen_pipe[3].Pipe_Zo_reg[19]/CK
  best:setup.late    0.047    0.050    0.097    N      N      auto computed  gen_pipe[2].Pipe_Zo_reg[9]/CK
  best:setup.late    0.047    0.050    0.097    N      N      auto computed  gen_pipe[2].Pipe_Zo_reg[10]/CK
  best:setup.late    0.047    0.050    0.097    N      N      auto computed  gen_pipe[2].Pipe_Zo_reg[11]/CK
  best:setup.late    0.047    0.050    0.097    N      N      auto computed  gen_pipe[2].Pipe_Zo_reg[12]/CK
  best:setup.late    0.047    0.050    0.097    N      N      auto computed  gen_pipe[3].Pipe_Zo_reg[9]/CK
  best:setup.late    0.047    0.050    0.097    N      N      auto computed  gen_pipe[3].Pipe_Zo_reg[10]/CK
  best:setup.late    0.047    0.050    0.097    N      N      auto computed  gen_pipe[3].Pipe_Zo_reg[11]/CK
  best:setup.late    0.047    0.050    0.097    N      N      auto computed  gen_pipe[3].Pipe_Zo_reg[12]/CK
  best:setup.late    0.047    0.050    0.097    N      N      auto computed  gen_pipe[3].Pipe_Zo_reg[13]/CK
  ---------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: Cordic
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1698.32)
Total number of fetched objects 8520
Total number of fetched objects 8520
End delay calculation. (MEM=1730.14 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1730.14 CPU=0:00:00.3 REAL=0:00:00.0)
	Clock: clk, View: best, Ideal Latency: 0, Propagated Latency: 0.0753979
	 Executing: set_clock_latency -source -early -max -rise -0.0753979 [get_pins clk]
	Clock: clk, View: best, Ideal Latency: 0, Propagated Latency: 0.0753979
	 Executing: set_clock_latency -source -late -max -rise -0.0753979 [get_pins clk]
	Clock: clk, View: best, Ideal Latency: 0, Propagated Latency: 0.0765515
	 Executing: set_clock_latency -source -early -max -fall -0.0765515 [get_pins clk]
	Clock: clk, View: best, Ideal Latency: 0, Propagated Latency: 0.0765515
	 Executing: set_clock_latency -source -late -max -fall -0.0765515 [get_pins clk]
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.147687
	 Executing: set_clock_latency -source -early -min -rise -0.147687 [get_pins clk]
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.147687
	 Executing: set_clock_latency -source -late -min -rise -0.147687 [get_pins clk]
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.148878
	 Executing: set_clock_latency -source -early -min -fall -0.148878 [get_pins clk]
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.148878
	 Executing: set_clock_latency -source -late -min -fall -0.148878 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.7 real=0:00:00.7)
Clock DAG stats after update timingGraph:
  cell counts      : b=14, i=0, icg=0, nicg=0, l=0, total=14
  misc counts      : r=1, pp=0
  cell areas       : b=114.912um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=114.912um^2
  cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
  sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.505pF, total=0.562pF
  wire lengths     : top=0.000um, trunk=459.275um, leaf=4070.265um, total=4529.540um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1515.770um, total=1515.770um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=7, worst=[0.047ns, 0.034ns, 0.020ns, 0.018ns, 0.011ns, 0.004ns, 0.001ns]} avg=0.019ns sd=0.016ns sum=0.135ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.050ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.053ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 1 > 0.075ns}
  Leaf  : target=0.050ns count=14 avg=0.052ns sd=0.017ns min=0.034ns max=0.097ns {0 <= 0.030ns, 3 <= 0.040ns, 3 <= 0.045ns, 2 <= 0.048ns, 0 <= 0.050ns} {1 <= 0.053ns, 1 <= 0.055ns, 0 <= 0.060ns, 3 <= 0.075ns, 1 > 0.075ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX20: 14 
Primary reporting skew groups after update timingGraph:
  skew_group clk/constraint: insertion delay [min=0.045, max=0.099, avg=0.075, sd=0.014], skew [0.053 vs 0.029*], 65.4% {0.059, 0.088} (wid=0.051 ws=0.044) (gid=0.053 gs=0.019)
Skew group summary after update timingGraph:
  skew_group clk/constraint: insertion delay [min=0.045, max=0.099, avg=0.075, sd=0.014], skew [0.053 vs 0.029*], 65.4% {0.059, 0.088} (wid=0.051 ws=0.044) (gid=0.053 gs=0.019)
Logging CTS constraint violations...
  Clock tree clk has 7 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 100 slew violations below cell CTS_ccl_a_buf_00011 (a lib_cell CLKBUFX20) at (56.000,22.230), in power domain auto-default with half corner best:setup.late. The worst violation was at the pin gen_pipe[3].Pipe_Zo_reg[13]/CK with a slew time target of 0.050ns. Achieved a slew time of 0.097ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 10 slew violations below the root driver for clock_tree clk at (108.100,0.000), in power domain auto-default with half corner best:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00025/A with a slew time target of 0.050ns. Achieved a slew time of 0.084ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 100 slew violations below cell CTS_ccl_a_buf_00015 (a lib_cell CLKBUFX20) at (177.000,35.910), in power domain auto-default with half corner best:setup.late. The worst violation was at the pin gen_pipe[10].Pipe_Zo_reg[14]/CK with a slew time target of 0.050ns. Achieved a slew time of 0.071ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 98 slew violations below cell CTS_ccl_a_buf_00017 (a lib_cell CLKBUFX20) at (107.400,37.620), in power domain auto-default with half corner best:setup.late. The worst violation was at the pin gen_pipe[7].Pipe_Zo_reg[17]/CK with a slew time target of 0.050ns. Achieved a slew time of 0.068ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 39 slew violations below cell CTS_ccl_a_buf_00019 (a lib_cell CLKBUFX20) at (179.600,85.500), in power domain auto-default with half corner best:setup.late. The worst violation was at the pin gen_pipe[12].Pipe_Yo_reg[15]/CK with a slew time target of 0.050ns. Achieved a slew time of 0.061ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 93 slew violations below cell CTS_ccl_a_buf_00027 (a lib_cell CLKBUFX20) at (130.600,114.570), in power domain auto-default with half corner best:setup.late. The worst violation was at the pin gen_pipe[9].Pipe_Yo_reg[18]/CK with a slew time target of 0.050ns. Achieved a slew time of 0.055ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 28 slew violations below cell CTS_ccl_a_buf_00023 (a lib_cell CLKBUFX20) at (58.600,111.150), in power domain auto-default with half corner best:setup.late. The worst violation was at the pin gen_pipe[1].Pipe_Yo_reg[6]/CK with a slew time target of 0.050ns. Achieved a slew time of 0.051ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.029ns for skew group clk/constraint in half corner best:setup.late. Achieved skew of 0.053ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.7 real=0:00:00.7)
Runtime done. (took cpu=0:00:08.1 real=0:00:08.2)
Runtime Summary
===============
Clock Runtime:  (63%) Core CTS           5.23 (Init 1.33, Construction 1.21, Implementation 1.77, eGRPC 0.68, PostConditioning 0.00, Other 0.25)
Clock Runtime:  (18%) CTS services       1.48 (RefinePlace 0.38, EarlyGlobalClock 0.19, NanoRoute 0.41, ExtractRC 0.49, TimingAnalysis 0.00)
Clock Runtime:  (17%) Other CTS          1.47 (Init 0.25, CongRepair/EGR-DP 0.50, TimingUpdate 0.72, Other 0.00)
Clock Runtime: (100%) Total              8.18

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-105           14  'setPlaceMode -maxRouteLayer' will becom...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-2204        1  Skipping Post Conditioning: The clock ne...
ERROR     IMPCCOPT-5053        1  NanoRoute did not finish successfully. S...
WARNING   IMPCCOPT-1007        7  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 28 warning(s), 1 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 0:06:32.0/0:34:09.8 (0.2), mem = 1711.0M
#% End ccopt_design (date=09/01 18:33:11, total cpu=0:00:08.2, real=0:00:08.0, peak res=1317.5M, current mem=1264.2M)
<CMD> timeDesign -postCTS
*** timeDesign #1 [begin] : totSession cpu/real = 0:06:34.3/0:34:29.1 (0.2), mem = 1617.4M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1592.4M)
Starting delay calculation for Setup views
AAE DB initialization (MEM=1651.3 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: Cordic
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1651.3)
Total number of fetched objects 8520
End delay calculation. (MEM=1705.59 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1678.51 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:06:35 mem=1678.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 best 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.411  | -0.183  | -3.411  |
|           TNS (ns):| -1859.8 | -8.401  | -1859.8 |
|    Violating Paths:|   839   |   143   |   839   |
|          All Paths:|   924   |   852   |   882   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.696%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.33 sec
Total Real time: 1.0 sec
Total Memory Usage: 1646.769531 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:01.3/0:00:01.8 (0.7), totSession cpu/real = 0:06:35.7/0:34:30.9 (0.2), mem = 1646.8M
<CMD> zoomBox -80.30950 -59.48900 222.42900 82.07450
<CMD> help ecoChangeCell
#################################################################################
# Design Stage: PreRoute
# Design Name: Cordic
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################

Usage: ecoChangeCell [-help] {-inst <instName> }  {-cell {list of cells} | -upsize | -downsize } [-pinMap {oldpin1 newpin1 oldpin2 newpin2..} ] [-loc {xLoc yLoc} [-orient {R0 | R90 | R180 | R270 | MX | MX90 | MY | MY90}]] [-loc {xLoc yLoc} ]

-help                                 # Prints out the command usage
-cell {list of cells}                 # Specifies the name of a specific cell(s) to be resized to/evaluated for in the design.
                                      # Multiple cells valid only for evaluation. (string, optional)
-downsize                             # downsizes the specified instance (bool, optional)
-inst <instName>                      # Specifies the name of the instance(s) to be changed.
                                      # Multiple instances supported only for commit with -cell option (string, optional)
-loc {xLoc yLoc}                      # Specifies the legalized location where instance will be placed (point, optional)
-orient {R0 | R90 | R180 | R270 | MX | MX90 | MY | MY90}
                                      # Specifies the legalized orientation for the instance (string, optional)
-pinMap {oldpin1 newpin1 oldpin2 newpin2..}
                                      # Specifies the pin mapping for the new cell based on the old cell (string, optional)
-upsize                               # upsizes the specified instance (bool, optional)


<CMD> timeDesign -preCTS
*** timeDesign #2 [begin] : totSession cpu/real = 0:08:30.5/0:49:35.5 (0.2), mem = 1653.2M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1629.7M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: Cordic
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1654.22)
Total number of fetched objects 8520
End delay calculation. (MEM=1681.42 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1681.42 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:08:32 mem=1681.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 best 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.481  | -0.118  | -3.481  |
|           TNS (ns):| -1891.8 | -3.116  | -1891.8 |
|    Violating Paths:|   839   |   64    |   839   |
|          All Paths:|   924   |   852   |   882   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.696%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.31 sec
Total Real time: 2.0 sec
Total Memory Usage: 1649.683594 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:01.3/0:00:01.8 (0.7), totSession cpu/real = 0:08:31.8/0:49:37.3 (0.2), mem = 1649.7M
<CMD> timeDesign -postCTS -hold
*** timeDesign #3 [begin] : totSession cpu/real = 0:08:33.6/0:49:48.6 (0.2), mem = 1649.7M
Turning off fast DC mode.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1632.2M)
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: Cordic
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1654.94)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 8520
End delay calculation. (MEM=1682.14 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1682.14 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:08:35 mem=1682.1M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 worst 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.208  |  0.208  |  0.308  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   924   |   852   |   882   |
+--------------------+---------+---------+---------+

Density: 79.696%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.2 sec
Total Real time: 1.0 sec
Total Memory Usage: 1617.621094 Mbytes
*** timeDesign #3 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:08:34.8/0:49:49.7 (0.2), mem = 1617.6M
<CMD> timeDesign -preCTS
*** timeDesign #4 [begin] : totSession cpu/real = 0:08:36.0/0:49:56.7 (0.2), mem = 1617.6M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1617.6M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: Cordic
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1657.41)
*** Calculating scaling factor for best libraries using the default operating condition of each library.
Total number of fetched objects 8520
End delay calculation. (MEM=1684.62 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1684.62 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:08:37 mem=1684.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 best 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.481  | -0.118  | -3.481  |
|           TNS (ns):| -1891.8 | -3.116  | -1891.8 |
|    Violating Paths:|   839   |   64    |   839   |
|          All Paths:|   924   |   852   |   882   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.696%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.31 sec
Total Real time: 2.0 sec
Total Memory Usage: 1652.878906 Mbytes
*** timeDesign #4 [finish] : cpu/real = 0:00:01.3/0:00:01.8 (0.7), totSession cpu/real = 0:08:37.3/0:49:58.5 (0.2), mem = 1652.9M
<CMD> timeDesign -postCTS -hold
*** timeDesign #5 [begin] : totSession cpu/real = 0:08:37.8/0:50:01.6 (0.2), mem = 1652.9M
Turning off fast DC mode.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1636.4M)
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: Cordic
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1659.13)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 8520
End delay calculation. (MEM=1686.34 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1686.34 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:08:39 mem=1686.3M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 worst 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.208  |  0.208  |  0.308  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   924   |   852   |   882   |
+--------------------+---------+---------+---------+

Density: 79.696%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.18 sec
Total Real time: 1.0 sec
Total Memory Usage: 1621.816406 Mbytes
*** timeDesign #5 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:08:39.0/0:50:02.7 (0.2), mem = 1621.8M
<CMD> timeDesign -postCTS
*** timeDesign #6 [begin] : totSession cpu/real = 0:08:41.1/0:50:15.5 (0.2), mem = 1621.8M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1621.8M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: Cordic
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1661.61)
*** Calculating scaling factor for best libraries using the default operating condition of each library.
Total number of fetched objects 8520
End delay calculation. (MEM=1688.81 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1688.81 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:08:42 mem=1688.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 best 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.411  | -0.183  | -3.411  |
|           TNS (ns):| -1859.8 | -8.401  | -1859.8 |
|    Violating Paths:|   839   |   143   |   839   |
|          All Paths:|   924   |   852   |   882   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.696%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.22 sec
Total Real time: 2.0 sec
Total Memory Usage: 1655.074219 Mbytes
*** timeDesign #6 [finish] : cpu/real = 0:00:01.2/0:00:01.7 (0.7), totSession cpu/real = 0:08:42.3/0:50:17.2 (0.2), mem = 1655.1M
<CMD> help report_timing

Usage: report_timing [-help] [-check_clocks]
                     [-check_type {setup hold clock_gating_setup clock_gating_hold clock_gating_pulse_width data_setup data_hold recovery removal pulse_width clock_period clock_separation skew no_change_setup no_change_hold}]
                     [-debug {unconstrained time_borrow cppr_point constraint_arc}] [-delay_limit <float>] [-derate_summary] [-format <column_list>] [-hpin]
                     [-max_slack <float>] [-min_slack <float>] [-net] [-path_exceptions {applied ignored all}] [-path_group <groupname_list>]
                     [-path_type {end summary full full_clock end_slack_only summary_slack_only}] [-retime {aocv path_slew_propagation aocv_path_slew_propagation}]
                     [-retime_format {manual retime_compare retime_replace}] [-retime_mode {path exhaustive}] [-skip_io_paths] [-through <pin_list>] [-through_fall <pin_list>]
                     [-through_rise <pin_list>] [-unique_pins] [-worst_rc_corner] [> <filename[.gz]>] [>> <filename[.gz]>] [-late | -early ] [-rise | -fall ] [-begin_end_pair | [[ -max_paths <integer>] [-nworst <integer>]]] [-unconstrained | -point_to_point ] [-collection | -machine_readable | -tcl_list ] [-not_through <object_list> | -not_rise_through <object_list> | -not_fall_through <object_list> ] [ [-from <pin_list> | -from_rise <pin_list> | -from_fall <pin_list> ] [-clock_from <clk_signame_list> [-edge_from {lead trail}]] [-to <pin_list> | -to_rise <pin_list> | -to_fall <pin_list> ] [-clock_to <clk_signame_list> [-edge_to {lead trail}]] ] [-view <viewName> ]

-help                                    # Prints out the command usage
-begin_end_pair                          # Reports all violating paths between unique source and target begin and end pins (bool, optional)
-check_clocks                            # Generates reports based on timing paths on the clock network instead of the standard timing to data endpoints (bool, optional)
-check_type {setup hold clock_gating_setup clock_gating_hold clock_gating_pulse_width data_setup data_hold recovery removal pulse_width clock_period clock_separation skew no_change_setup no_change_hold}
                                         # Reports only the paths that end at the specified timing check (enum, optional)
-clock_from <clk_signame_list>           # Reports the paths going through specified launching clocks (string, optional)
-clock_to <clk_signame_list>             # Reports the paths going through specified capturing clocks (string, optional)
-collection                              # Returns a collection of timing paths (bool, optional)
-debug {unconstrained time_borrow cppr_point constraint_arc}
                                         # Used for debugging various features of the path (enum, optional)
-delay_limit <float>                     # path delay limit for unconstrained paths (float, optional)
-derate_summary                          # Generates an LOCV derating summary table for the launch and capture paths, in addition to the timing report (bool, optional)
-early                                   # Generates the timing report for early paths (bool, optional)
-edge_from {lead trail}                  # Reports the paths going through specified edge of launching clocks (enum, optional)
-edge_to {lead trail}                    # Reports the paths going through specified edge of capturing clocks (enum, optional)
-fall                                    # Reports the path with the falling edge on the endpoint (bool, optional)
-format <column_list>                    # Formats the report according to the column_list (string, optional)
-from <pin_list>                         # Reports the paths going through specified from pins (string, optional)
-from_fall <pin_list>                    # Reports the paths going through falling transition of specified from pins (string, optional)
-from_rise <pin_list>                    # Reports the paths going through rising transition of specified from pins (string, optional)
-hpin                                    # Prints all hierarchical crossings of an arc under hpin column in report_timing table (bool, optional)
-late                                    # Generates the timing report for late paths (bool, optional)
-machine_readable                        # Generates detailed timing report in machine-readable format (bool, optional)
-max_paths <integer>                     # Reports the specified number of worst paths in the design, regardless of the endpoint (int, optional)
-max_slack <float>                       # Reports only those paths with slack equal to or less than the value of float are reported (float, optional)
-min_slack <float>                       # Reports only those paths whose slack is greater than the specified value (float, optional)
-net                                     # Adds a row for the net arc (bool, optional)
-not_fall_through <object_list>          # Reports paths that do not traverse through the falling transition of specified object list (string, optional)
-not_rise_through <object_list>          # Reports paths that do not traverse through the rising transition of specified object list (string, optional)
-not_through <object_list>               # Reports paths that do not traverse through the specified object list (string, optional)
-nworst <integer>                        # Specifies the number of paths to be enumerated for each endpoint (int, optional)
-path_exceptions {applied ignored all}   # Includes information of path exceptions applied and considered for the reported path (enum, optional)
-path_group <groupname_list>             # Reports only paths contained in the groups specified in groupname_list (string, optional)
-path_type {end summary full full_clock end_slack_only summary_slack_only}
                                         # The path_type option lets you choose the format of the report by path type (enum, optional)
-point_to_point                          # Traces the worst delay path between a pair of from-to pins (bool, optional)
-retime {aocv path_slew_propagation aocv_path_slew_propagation}
                                         # Reanalyzes the specified set of paths using the specified method
                                         # (enum, optional)
-retime_format {manual retime_compare retime_replace}
                                         # The retime format option lets you set the format of the report for retime related fields (enum, optional)
-retime_mode {path exhaustive}           # Reanalyzes the specified set of paths using the specified method (enum, optional)
-rise                                    # Reports the path with the rising edge on the endpoint (bool, optional)
-skip_io_paths                           # Specifies whether I/O paths are to be ignored (bool, optional)
-tcl_list                                # Produces the report in Tcl list format instead of a tabular format (bool, optional)
-through <pin_list>                      # Reports the paths going through specified pins (string, optional)
-through_fall <pin_list>                 # Reports the paths going through falling transition of specified pins (string, optional)
-through_rise <pin_list>                 # Reports the paths going through rising transition of specified pins (string, optional)
-to <pin_list>                           # Reports the paths going through specified to pins (string, optional)
-to_fall <pin_list>                      # Reports the paths going through falling transition of specified to pins (string, optional)
-to_rise <pin_list>                      # Reports the paths going through rising transition of specified to pins (string, optional)
-unconstrained                           # Reports only the unconstrained paths (bool, optional)
-unique_pins                             # Reports paths through unique set of pins (bool, optional)
-view <viewName>                         # Generates a timing report for the specified analysis view only. By default all active views are analyzed (string, optional)
-worst_rc_corner                         # Identifies worst interconnect parameter combination that leads to minimum slack (desired) and generates a report for the corner
                                         # (bool, optional)
> <filename[.gz]>                        # Redirects output to specified file (redirect_operator, optional)
>> <filename[.gz]>                       # Redirects output to specified file (redirect_operator, optional)


<CMD> report_timing -max_Paths 850 > time_report.txt
<CMD> report_timing
Path 1: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[17]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[17]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.854
- Arrival Time                  4.265
= Slack Time                   -3.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.811 | 
     | FE_DBTC13_ena                | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.399 | 
     | g94297__1705                 | C1 v -> Y ^ | AOI222X1 | 0.375 |   4.186 |    0.774 | 
     | g94287__8428                 | B0 ^ -> Y v | OAI31X1  | 0.079 |   4.265 |    0.854 | 
     | gen_pipe[14].Pipe_Zo_reg[17] | D v         | DFFX2    | 0.000 |   4.265 |    0.854 | 
     +------------------------------------------------------------------------------------+ 

<CMD> zoomBox -336.19000 -159.30450 346.10750 159.74450
<CMD> zoomBox -611.55250 -270.07400 499.45700 249.44500

--------------------------------------------------------------------------------
Exiting Innovus on Fri Sep  1 19:00:36 2023
  Total CPU time:     0:10:51
  Total real time:    1:01:36
  Peak memory (main): 1314.05MB


*** Memory Usage v#1 (Current mem = 1663.512M, initial mem = 284.301M) ***
*** Message Summary: 1029 warning(s), 4 error(s)

--- Ending "Innovus" (totcpu=0:10:50, real=1:01:35, mem=1663.5M) ---
