Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd> with local file <C:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "hard_ethernet_mac_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc5vfx30tff665-1
Output File Name                   : "../implementation/hard_ethernet_mac_wrapper.ngc"

---- Source Options
Top Module Name                    : hard_ethernet_mac_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/hard_ethernet_mac_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v2_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v2_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_address_compare.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_address_compare> compiled.
Entity <soft_address_compare> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_rx_pack.vhd" in Library xps_ll_temac_v1_01_b.
Package <soft_rx_pack> compiled.
Package body <soft_rx_pack> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_cc8ce.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_cc8ce> compiled.
Entity <soft_cc8ce> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_cc2ce.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_cc2ce> compiled.
Entity <soft_cc2ce> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_tx_prbs.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_tx_prbs> compiled.
Entity <soft_tx_prbs> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_crc32_8.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_crc32_8> compiled.
Entity <soft_crc32_8> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_flow_ctrl_pack.vhd" in Library xps_ll_temac_v1_01_b.
Package <soft_flow_ctrl_pack> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v2_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_address_filter_dynamic_config.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_address_filter_dynamic_config> compiled.
Entity <soft_address_filter_dynamic_config> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_address_filter_static_config.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_address_filter_static_config> compiled.
Entity <soft_address_filter_static_config> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_miim.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_miim> compiled.
Entity <soft_miim> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_config.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_config> compiled.
Entity <soft_config> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_crc_64_32.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_crc_64_32> compiled.
Entity <soft_crc_64_32> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_rate_adapt.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_rate_adapt> compiled.
Entity <soft_rate_adapt> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_elastic_buffer_6.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_elastic_buffer_6> compiled.
Entity <soft_elastic_buffer_6> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_state_machines.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_state_machines> compiled.
Entity <soft_state_machines> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_decode_frame.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_decode_frame> compiled.
Entity <soft_decode_frame> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_param_check.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_param_check> compiled.
Entity <soft_param_check> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_tx_state_mach.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_tx_state_mach> compiled.
Entity <soft_tx_state_mach> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_tx_deference_state_mach.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_tx_deference_state_mach> compiled.
Entity <soft_tx_deference_state_mach> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_tx_burst_state_mach.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_tx_burst_state_mach> compiled.
Entity <soft_tx_burst_state_mach> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_tx_rand_gen.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_tx_rand_gen> compiled.
Entity <soft_tx_rand_gen> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_rx_control.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_rx_control> compiled.
Entity <soft_rx_control> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_tx_control.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_tx_control> compiled.
Entity <soft_tx_control> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_rx_pause_control.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_rx_pause_control> compiled.
Entity <soft_rx_pause_control> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_tx_pause_control.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_tx_pause_control> compiled.
Entity <soft_tx_pause_control> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v2_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v2_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_sync_reset.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_sync_reset> compiled.
Entity <soft_sync_reset> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_control.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_control> compiled.
Entity <soft_control> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_tx.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_tx> compiled.
Entity <soft_tx> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_gmii_mii_tx.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_gmii_mii_tx> compiled.
Entity <soft_gmii_mii_tx> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_rx.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_rx> compiled.
Entity <soft_rx> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_gmii_mii_rx.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_gmii_mii_rx> compiled.
Entity <soft_gmii_mii_rx> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_management.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_management> compiled.
Entity <soft_management> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_address_filter.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_address_filter> compiled.
Entity <soft_address_filter> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_1000basex_rocketio_wrapper_gtx_tile.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_1000basex_rocketio_wrapper_gtx_tile> compiled.
Entity <v5_1000basex_rocketio_wrapper_gtx_tile> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_rocketio_wrapper_gtp_tile.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_rocketio_wrapper_gtp_tile> compiled.
Entity <v5_rocketio_wrapper_gtp_tile> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_dual_sgmii_rocketio_wrapper_gtx_tile.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_dual_sgmii_rocketio_wrapper_gtx_tile> compiled.
Entity <v5_dual_sgmii_rocketio_wrapper_gtx_tile> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_sgmii_rocketio_wrapper_gtx_tile.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_single_sgmii_rocketio_wrapper_gtx_tile> compiled.
Entity <v5_single_sgmii_rocketio_wrapper_gtx_tile> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd" in Library proc_common_v2_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v2_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_trimac_gen_int.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_trimac_gen_int> compiled.
Entity <soft_trimac_gen_int> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_clk_half.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_clk_half> compiled.
Entity <soft_clk_half> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_gt11_to_gt_rxclkcorcnt_shim.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_gt11_to_gt_rxclkcorcnt_shim> compiled.
Entity <v4_gt11_to_gt_rxclkcorcnt_shim> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_cal_block_v1_4_1.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_cal_block_v1_4_1> compiled.
Entity <v4_cal_block_v1_4_1> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_rx_elastic_buffer.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_rx_elastic_buffer> compiled.
Entity <v4_rx_elastic_buffer> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_1000basex_rocketio_wrapper_gtx.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_1000basex_rocketio_wrapper_gtx> compiled.
Entity <v5_1000basex_rocketio_wrapper_gtx> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_rocketio_wrapper_gtp.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_rocketio_wrapper_gtp> compiled.
Entity <v5_rocketio_wrapper_gtp> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_dual_sgmii_rocketio_wrapper_gtx.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_dual_sgmii_rocketio_wrapper_gtx> compiled.
Entity <v5_dual_sgmii_rocketio_wrapper_gtx> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5fxt_rx_elastic_buffer.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5fxt_rx_elastic_buffer> compiled.
Entity <v5fxt_rx_elastic_buffer> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_sgmii_rocketio_wrapper_gtx.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_single_sgmii_rocketio_wrapper_gtx> compiled.
Entity <v5_single_sgmii_rocketio_wrapper_gtx> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_rx_elastic_buffer.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_rx_elastic_buffer> compiled.
Entity <v5_rx_elastic_buffer> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v2_00_a.
Package <Common_Types> compiled.
WARNING:HDLParsers:3534 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/common_types_pkg.vhd" Line 171. In the function Get_RLOC_Name, not all control paths contain a return statement.
Package body <Common_Types> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_common_v2_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/addsub.vhd" in Library proc_common_v2_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v2_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v2_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v2_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/eval_timer.vhd" in Library proc_common_v2_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v2_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer128.vhd" in Library proc_common_v2_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_mirror128.vhd" in Library proc_common_v2_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v2_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_bits.vhd" in Library proc_common_v2_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v2_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v2_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v2_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v2_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v2_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v2_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v2_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo3.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v2_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_with_enable_f.vhd" in Library proc_common_v2_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_i_f.vhd" in Library proc_common_v2_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd" in Library proc_common_v2_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/compare_vectors_f.vhd" in Library proc_common_v2_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v2_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v2_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy_f.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/xor_f.vhd" in Library proc_common_v2_00_a.
Entity <recursive_xor> compiled.
Entity <recursive_xor> (Architecture <implementation>) compiled.
Entity <xor_f> compiled.
Entity <xor_f> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v2_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v2_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_csum_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <tx_csum_top> compiled.
Entity <tx_csum_top> (Architecture <beh>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_trimac_gen.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_trimac_gen> compiled.
Entity <soft_trimac_gen> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_rx_clk_gen.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_rx_clk_gen> compiled.
Entity <soft_rx_clk_gen> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_tx_clk_gen.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_tx_clk_gen> compiled.
Entity <soft_tx_clk_gen> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_dual_1000basex_gt11_dual_1000X.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_dual_1000basex_gt11_dual_1000X> compiled.
Entity <v4_dual_1000basex_gt11_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_gt11_init_rx.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_gt11_init_rx> compiled.
Entity <v4_gt11_init_rx> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_gt11_init_tx.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_gt11_init_tx> compiled.
Entity <v4_gt11_init_tx> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_dual_1000basex.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_dual_1000basex> compiled.
Entity <v4_dual_1000basex> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_single_1000basex_gt11_dual_1000X.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_single_1000basex_gt11_dual_1000X> compiled.
Entity <v4_single_1000basex_gt11_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_single_1000basex.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_single_1000basex> compiled.
Entity <v4_single_1000basex> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_rgmii2_if.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_rgmii2_if> compiled.
Entity <v4_rgmii2_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_dual_rgmii2.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_dual_rgmii2> compiled.
Entity <v4_dual_rgmii2> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_single_rgmii2.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_single_rgmii2> compiled.
Entity <v4_single_rgmii2> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_rgmii13_if.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_rgmii13_if> compiled.
Entity <v4_rgmii13_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_dual_rgmii13.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_dual_rgmii13> compiled.
Entity <v4_dual_rgmii13> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_single_rgmii13.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_single_rgmii13> compiled.
Entity <v4_single_rgmii13> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_dual_sgmii_gt11_dual_1000X.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_dual_sgmii_gt11_dual_1000X> compiled.
Entity <v4_dual_sgmii_gt11_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_dual_sgmii.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_dual_sgmii> compiled.
Entity <v4_dual_sgmii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_single_sgmii_gt11_dual_1000X.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_single_sgmii_gt11_dual_1000X> compiled.
Entity <v4_single_sgmii_gt11_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_single_sgmii.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_single_sgmii> compiled.
Entity <v4_single_sgmii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_gmii_if.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_gmii_if> compiled.
Entity <v4_gmii_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_dual_gmii.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_dual_gmii> compiled.
Entity <v4_dual_gmii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_single_gmii.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_single_gmii> compiled.
Entity <v4_single_gmii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_mii_if.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_mii_if> compiled.
Entity <v4_mii_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_dual_mii.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_dual_mii> compiled.
Entity <v4_dual_mii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_single_mii.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_single_mii> compiled.
Entity <v4_single_mii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_dual_1000basex_gtx_dual_1000X.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_dual_1000basex_gtx_dual_1000X> compiled.
Entity <v5_dual_1000basex_gtx_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_dual_1000basex.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_dual_1000basex> compiled.
Entity <v5_dual_1000basex> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_1000basex_gtx_dual_1000X.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_single_1000basex_gtx_dual_1000X> compiled.
Entity <v5_single_1000basex_gtx_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_1000basex.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_single_1000basex> compiled.
Entity <v5_single_1000basex> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_dual_1000basex_gtp_dual_1000X.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_dual_1000basex_GTP_dual_1000X> compiled.
Entity <v5_dual_1000basex_GTP_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_1000basex_gtp_dual_1000X.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_single_1000basex_GTP_dual_1000X> compiled.
Entity <v5_single_1000basex_GTP_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_rgmii2_if.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_rgmii2_if> compiled.
Entity <v5_rgmii2_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_dual_rgmii2.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_dual_rgmii2> compiled.
Entity <v5_dual_rgmii2> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_rgmii2.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_single_rgmii2> compiled.
Entity <v5_single_rgmii2> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_rgmii13_if.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_rgmii13_if> compiled.
Entity <v5_rgmii13_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_dual_rgmii13.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_dual_rgmii13> compiled.
Entity <v5_dual_rgmii13> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_rgmii13.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_single_rgmii13> compiled.
Entity <v5_single_rgmii13> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_dual_sgmii_gtx_dual_1000X.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_dual_sgmii_gtx_dual_1000X> compiled.
Entity <v5_dual_sgmii_gtx_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_dual_sgmii.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_dual_sgmii> compiled.
Entity <v5_dual_sgmii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_sgmii_gtx_dual_1000X.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_single_sgmii_gtx_dual_1000X> compiled.
Entity <v5_single_sgmii_gtx_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_sgmii.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_single_sgmii> compiled.
Entity <v5_single_sgmii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_dual_sgmii_gtp_dual_1000X.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_dual_sgmii_GTP_dual_1000X> compiled.
Entity <v5_dual_sgmii_GTP_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_sgmii_gtp_dual_1000X.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_single_sgmii_GTP_dual_1000X> compiled.
Entity <v5_single_sgmii_GTP_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_gmii_if.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_gmii_if> compiled.
Entity <v5_gmii_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_dual_gmii.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_dual_gmii> compiled.
Entity <v5_dual_gmii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_gmii.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_single_gmii> compiled.
Entity <v5_single_gmii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_mii_if.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_mii_if> compiled.
Entity <v5_mii_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_dual_mii.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_dual_mii> compiled.
Entity <v5_dual_mii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_mii.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_single_mii> compiled.
Entity <v5_single_mii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_temac_if_sm.vhd" in Library xps_ll_temac_v1_01_b.
Entity <rx_temac_if_sm> compiled.
Entity <rx_temac_if_sm> (Architecture <beh>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_cl_if.vhd" in Library xps_ll_temac_v1_01_b.
Entity <rx_cl_if> compiled.
Entity <rx_cl_if> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_data_reg.vhd" in Library xps_ll_temac_v1_01_b.
Entity <rx_data_reg> compiled.
Entity <rx_data_reg> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_byte_cntr.vhd" in Library xps_ll_temac_v1_01_b.
Entity <rx_byte_cntr> compiled.
Entity <rx_byte_cntr> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_csum_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <rx_csum_top> compiled.
Entity <rx_csum_top> (Architecture <beh>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_ll_if_sm.vhd" in Library xps_ll_temac_v1_01_b.
Entity <rx_ll_if_sm> compiled.
Entity <rx_ll_if_sm> (Architecture <beh>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_footer.vhd" in Library xps_ll_temac_v1_01_b.
Entity <rx_footer> compiled.
Entity <rx_footer> (Architecture <beh>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_temac_if_sm.vhd" in Library xps_ll_temac_v1_01_b.
Entity <tx_temac_if_sm> compiled.
Entity <tx_temac_if_sm> (Architecture <beh>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_csum_mux.vhd" in Library xps_ll_temac_v1_01_b.
Entity <tx_csum_mux> compiled.
Entity <tx_csum_mux> (Architecture <beh>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_data_mux.vhd" in Library xps_ll_temac_v1_01_b.
Entity <tx_data_mux> compiled.
Entity <tx_data_mux> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_cl_if.vhd" in Library xps_ll_temac_v1_01_b.
Entity <tx_cl_if> compiled.
Entity <tx_cl_if> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_csum_top_wrapper.vhd" in Library xps_ll_temac_v1_01_b.
Entity <tx_csum_top_wrapper> compiled.
Entity <tx_csum_top_wrapper> (Architecture <beh>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_clk_gen.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_clk_gen> compiled.
Entity <soft_clk_gen> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_gmii_if.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_gmii_if> compiled.
Entity <soft_gmii_if> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/dcr2ghi.vhd" in Library xps_ll_temac_v1_01_b.
Entity <dcr2ghi> compiled.
Entity <dcr2ghi> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_tri_mode_eth_mac_v3_3.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_tri_mode_eth_mac_v3_3> compiled.
Entity <soft_tri_mode_eth_mac_v3_3> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_mii_if.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_mii_if> compiled.
Entity <soft_mii_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_single_mii_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_single_mii_top> compiled.
Entity <v4_single_mii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_dual_mii_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_dual_mii_top> compiled.
Entity <v4_dual_mii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_single_gmii_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_single_gmii_top> compiled.
Entity <v4_single_gmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_dual_gmii_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_dual_gmii_top> compiled.
Entity <v4_dual_gmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_single_sgmii_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_single_sgmii_top> compiled.
Entity <v4_single_sgmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_dual_sgmii_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_dual_sgmii_top> compiled.
Entity <v4_dual_sgmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_single_rgmii13_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_single_rgmii13_top> compiled.
Entity <v4_single_rgmii13_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_dual_rgmii13_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_dual_rgmii13_top> compiled.
Entity <v4_dual_rgmii13_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_single_rgmii2_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_single_rgmii2_top> compiled.
Entity <v4_single_rgmii2_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_dual_rgmii2_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_dual_rgmii2_top> compiled.
Entity <v4_dual_rgmii2_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_single_1000basex_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_single_1000basex_top> compiled.
Entity <v4_single_1000basex_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_dual_1000basex_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_dual_1000basex_top> compiled.
Entity <v4_dual_1000basex_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_mii_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_single_mii_top> compiled.
Entity <v5_single_mii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_dual_mii_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_dual_mii_top> compiled.
Entity <v5_dual_mii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_gmii_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_single_gmii_top> compiled.
Entity <v5_single_gmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_dual_gmii_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_dual_gmii_top> compiled.
Entity <v5_dual_gmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_sgmii_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_single_sgmii_top> compiled.
Entity <v5_single_sgmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_dual_sgmii_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_dual_sgmii_top> compiled.
Entity <v5_dual_sgmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5fxt_single_sgmii_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5fxt_single_sgmii_top> compiled.
Entity <v5fxt_single_sgmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5fxt_dual_sgmii_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5fxt_dual_sgmii_top> compiled.
Entity <v5fxt_dual_sgmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_rgmii13_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_single_rgmii13_top> compiled.
Entity <v5_single_rgmii13_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_dual_rgmii13_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_dual_rgmii13_top> compiled.
Entity <v5_dual_rgmii13_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_rgmii2_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_single_rgmii2_top> compiled.
Entity <v5_single_rgmii2_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_dual_rgmii2_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_dual_rgmii2_top> compiled.
Entity <v5_dual_rgmii2_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_1000basex_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_single_1000basex_top> compiled.
Entity <v5_single_1000basex_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_dual_1000basex_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_dual_1000basex_top> compiled.
Entity <v5_dual_1000basex_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5fxt_single_1000basex_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5fxt_single_1000basex_top> compiled.
Entity <v5fxt_single_1000basex_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5fxt_dual_1000basex_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5fxt_dual_1000basex_top> compiled.
Entity <v5fxt_dual_1000basex_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_ll_if.vhd" in Library xps_ll_temac_v1_01_b.
Entity <rx_ll_if> compiled.
Entity <rx_ll_if> (Architecture <beh>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_temac_if.vhd" in Library xps_ll_temac_v1_01_b.
Entity <rx_temac_if> compiled.
Entity <rx_temac_if> (Architecture <beh>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_ll_if.vhd" in Library xps_ll_temac_v1_01_b.
Entity <tx_ll_if> compiled.
Entity <tx_ll_if> (Architecture <beh>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_temac_if.vhd" in Library xps_ll_temac_v1_01_b.
Entity <tx_temac_if> compiled.
Entity <tx_temac_if> (Architecture <beh>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/reg_cr.vhd" in Library xps_ll_temac_v1_01_b.
Entity <reg_cr> compiled.
Entity <reg_cr> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/reg_tp.vhd" in Library xps_ll_temac_v1_01_b.
Entity <reg_tp> compiled.
Entity <reg_tp> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/reg_ifgp.vhd" in Library xps_ll_temac_v1_01_b.
Entity <reg_ifgp> compiled.
Entity <reg_ifgp> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/reg_is.vhd" in Library xps_ll_temac_v1_01_b.
Entity <reg_is> compiled.
Entity <reg_is> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/reg_ip.vhd" in Library xps_ll_temac_v1_01_b.
Entity <reg_ip> compiled.
Entity <reg_ip> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/reg_ie.vhd" in Library xps_ll_temac_v1_01_b.
Entity <reg_ie> compiled.
Entity <reg_ie> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd" in Library lib_common_v1_00_a.
Entity <addr_iet_inc_ip_bus> compiled.
Entity <addr_iet_inc_ip_bus> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/registers.vhd" in Library xps_ll_temac_v1_01_b.
Entity <registers> compiled.
Entity <registers> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_llink_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <tx_llink_top> compiled.
Entity <tx_llink_top> (Architecture <beh>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_llink_top.vhd" in Library xps_ll_temac_v1_01_b.
Entity <rx_llink_top> compiled.
Entity <rx_llink_top> (Architecture <beh>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_temac_wrap.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v5_temac_wrap> compiled.
Entity <v5_temac_wrap> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v4_temac_wrap.vhd" in Library xps_ll_temac_v1_01_b.
Entity <v4_temac_wrap> compiled.
Entity <v4_temac_wrap> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_temac_wrap.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_temac_wrap> compiled.
Entity <soft_temac_wrap> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/soft_mdio_arbiter2.vhd" in Library xps_ll_temac_v1_01_b.
Entity <soft_mdio_arbiter> compiled.
Entity <soft_mdio_arbiter> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/xps_ll_temac.vhd" in Library xps_ll_temac_v1_01_b.
Entity <xps_ll_temac> compiled.
Entity <xps_ll_temac> (Architecture <imp>) compiled.
Compiling vhdl file "//aristoteles/kimei/pc/Desktop/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux_platform/hdl/hard_ethernet_mac_wrapper.vhd" in Library work.
Entity <hard_ethernet_mac_wrapper> compiled.
Entity <hard_ethernet_mac_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <hard_ethernet_mac_wrapper> in library <work> (architecture <STRUCTURE>).
INFO:coreutil - Hardware Evaluation license for component <xps_ll_temac_v1> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <xps_ll_temac_v1> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <xps_ll_temac_v1> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <xps_ll_temac_v1> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component on: www.xilinx.com

INFO:coreutil - Hardware Evaluation license for component <xps_ll_temac_v1> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component on: www.xilinx.com
Analyzing hierarchy for entity <xps_ll_temac> in library <xps_ll_temac_v1_01_b> (architecture <imp>) with generics.
	C_BASEADDR = "10000001110000000000000000000000"
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_HIGHADDR = "10000001110000001111111111111111"
	C_INCLUDE_IO = 1
	C_NUM_IDELAYCTRL = 2
	C_PHY_TYPE = 1
	C_RESERVED = 0
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0
	C_SUBFAMILY = "FX"
	C_TEMAC0_PHYADDR = "00001"
	C_TEMAC0_RXCSUM = 1
	C_TEMAC0_RXFIFO = 4096
	C_TEMAC0_TXCSUM = 1
	C_TEMAC0_TXFIFO = 4096
	C_TEMAC1_ENABLED = 0
	C_TEMAC1_PHYADDR = "00010"
	C_TEMAC1_RXCSUM = 0
	C_TEMAC1_RXFIFO = 4096
	C_TEMAC1_TXCSUM = 0
	C_TEMAC1_TXFIFO = 4096
	C_TEMAC_TYPE = 0
INFO:coreutil - Hardware Evaluation license for component <xps_ll_temac_v1> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <xps_ll_temac_v1> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <xps_ll_temac_v1> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <xps_ll_temac_v1> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <xps_ll_temac_v1> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <xps_ll_temac_v1> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component on: www.xilinx.com

INFO:coreutil - Hardware Evaluation license for component <xps_ll_temac_v1> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component on: www.xilinx.com
Analyzing hierarchy for entity <addr_iet_inc_ip_bus> in library <lib_common_v1_00_a> (architecture <implementation>) with generics.
	C_ADDR_OFFSET = 10000
	C_IP_ADDR_BIT2_CI = true
	C_IP_ADDR_INC_VALUE = 48

Analyzing hierarchy for entity <registers> in library <xps_ll_temac_v1_01_b> (architecture <imp>) with generics.
	C_TEMAC1_ENABLED = 0

Analyzing hierarchy for entity <tx_llink_top> in library <xps_ll_temac_v1_01_b> (architecture <beh>) with generics.
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'
	C_TEMAC_TXCSUM = 1
	C_TEMAC_TXFIFO = 4096
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <rx_llink_top> in library <xps_ll_temac_v1_01_b> (architecture <beh>) with generics.
	C_BUS_DWIDTH = 32
	C_CLIENT_DWIDTH = 8
	C_FAMILY = "virtex5"
	C_RESET_ACTIVE = '1'
	C_TEMAC_RXCSUM = 1
	C_TEMAC_RXFIFO = 4096
	C_TEMAC_TYPE = 0
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <v5_temac_wrap> in library <xps_ll_temac_v1_01_b> (architecture <imp>) with generics.
	C_EMAC0_DCRBASEADDR = "0000000000"
	C_EMAC1_DCRBASEADDR = "0000000100"
	C_EMAC1_PRESENT = 0
	C_INCLUDE_IO = 1
	C_NUM_IDELAYCTRL = 2
	C_PHY_TYPE = 1
	C_RESERVED = 0
	C_SUBFAMILY = "FX"
	C_TEMAC0_PHYADDR = "00001"
	C_TEMAC1_PHYADDR = "00010"

Analyzing hierarchy for entity <plbv46_slave_single> in library <plbv46_slave_single_v1_00_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001110000000000000000000000",
	                          "0000000000000000000000000000000010000001110000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (28)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <reg_cr> in library <xps_ll_temac_v1_01_b> (architecture <imp>).

Analyzing hierarchy for entity <reg_tp> in library <xps_ll_temac_v1_01_b> (architecture <imp>).

Analyzing hierarchy for entity <reg_ifgp> in library <xps_ll_temac_v1_01_b> (architecture <imp>).

Analyzing hierarchy for entity <reg_is> in library <xps_ll_temac_v1_01_b> (architecture <imp>).

Analyzing hierarchy for entity <reg_ip> in library <xps_ll_temac_v1_01_b> (architecture <imp>).

Analyzing hierarchy for entity <reg_ie> in library <xps_ll_temac_v1_01_b> (architecture <imp>).

Analyzing hierarchy for entity <tx_ll_if> in library <xps_ll_temac_v1_01_b> (architecture <beh>) with generics.
	C_FIFO_DEPTH_LOG2X = 13
	C_TEMAC_TXCSUM = 1

Analyzing hierarchy for entity <tx_temac_if> in library <xps_ll_temac_v1_01_b> (architecture <beh>) with generics.
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'

Analyzing hierarchy for entity <rx_ll_if> in library <xps_ll_temac_v1_01_b> (architecture <beh>) with generics.
	C_BUS_DWIDTH = 32
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'
	C_RX_LEN_LENGTH = 14

Analyzing hierarchy for entity <rx_temac_if> in library <xps_ll_temac_v1_01_b> (architecture <beh>) with generics.
	C_BUS_DWIDTH = 32
	C_CLIENT_DWIDTH = 8
	C_FAMILY = "virtex5"
	C_RESET_ACTIVE = '1'
	C_RX_LEN_LENGTH = 14
	C_TEMAC_RXCSUM = 1
	C_TEMAC_TYPE = 0

Analyzing hierarchy for entity <v5_single_gmii_top> in library <xps_ll_temac_v1_01_b> (architecture <TOP_LEVEL>) with generics.
	C_EMAC0_DCRBASEADDR = "0000000000"
	C_EMAC1_DCRBASEADDR = "0000000100"
	C_INCLUDE_IO = 1
	C_TEMAC0_PHYADDR = "00001"
	C_TEMAC1_PHYADDR = "00010"

Analyzing hierarchy for entity <plb_slave_attachment> in library <plbv46_slave_single_v1_00_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001110000000000000000000000",
	                          "0000000000000000000000000000000010000001110000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (28)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <tx_csum_top_wrapper> in library <xps_ll_temac_v1_01_b> (architecture <beh>) with generics.
	C_FIFO_DEPTH_LOG2X = 13

Analyzing hierarchy for entity <tx_temac_if_sm> in library <xps_ll_temac_v1_01_b> (architecture <beh>) with generics.
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'

Analyzing hierarchy for entity <tx_csum_mux> in library <xps_ll_temac_v1_01_b> (architecture <beh>) with generics.
	C_BUS_DWIDTH = 32

Analyzing hierarchy for entity <tx_data_mux> in library <xps_ll_temac_v1_01_b> (architecture <simulation>) with generics.
	C_BUS_DWIDTH = 32
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'
	C_TX_MUX_REG = '0'

Analyzing hierarchy for entity <tx_cl_if> in library <xps_ll_temac_v1_01_b> (architecture <simulation>) with generics.
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'

Analyzing hierarchy for entity <rx_ll_if_sm> in library <xps_ll_temac_v1_01_b> (architecture <beh>) with generics.
	C_RESET_ACTIVE = '1'

Analyzing hierarchy for entity <rx_footer> in library <xps_ll_temac_v1_01_b> (architecture <beh>) with generics.
	C_RX_LEN_LENGTH = 14

Analyzing hierarchy for entity <rx_temac_if_sm> in library <xps_ll_temac_v1_01_b> (architecture <beh>) with generics.
	C_RESET_ACTIVE = '1'

Analyzing hierarchy for entity <rx_cl_if> in library <xps_ll_temac_v1_01_b> (architecture <simulation>) with generics.
	C_CLIENT_DWIDTH = 8
	C_FAMILY = "virtex5"
	C_RESET_ACTIVE = '1'
	C_TEMAC_TYPE = 0

Analyzing hierarchy for entity <rx_data_reg> in library <xps_ll_temac_v1_01_b> (architecture <simulation>) with generics.
	C_BUS_DWIDTH = 32
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'

Analyzing hierarchy for entity <rx_byte_cntr> in library <xps_ll_temac_v1_01_b> (architecture <simulation>) with generics.
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'
	C_RX_LEN_LENGTH = 14

Analyzing hierarchy for entity <rx_csum_top> in library <xps_ll_temac_v1_01_b> (architecture <beh>).

Analyzing hierarchy for entity <v5_gmii_if> in library <xps_ll_temac_v1_01_b> (architecture <PHY_IF>) with generics.
	C_INCLUDE_IO = 1

Analyzing hierarchy for entity <v5_single_gmii> in library <xps_ll_temac_v1_01_b> (architecture <WRAPPER>) with generics.
	C_EMAC0_DCRBASEADDR = "0000000000"
	C_EMAC1_DCRBASEADDR = "0000000100"
	C_INCLUDE_IO = 1
	C_TEMAC0_PHYADDR = "00001"
	C_TEMAC1_PHYADDR = "00010"

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_single_v1_00_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001110000000000000000000000",
	                          "0000000000000000000000000000000010000001110000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (28)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <counter_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8

Analyzing hierarchy for entity <tx_csum_top> in library <xps_ll_temac_v1_01_b> (architecture <beh>) with generics.
	C_FIFO_DEPTH_LOG2X = 13

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 16
	C_AW = 32
	C_BAR = "10000001110000000000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = false

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	C_NUM_BITS = 1


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hard_ethernet_mac_wrapper> in library <work> (Architecture <STRUCTURE>).
INFO:coreutil - Hardware Evaluation license for component <xps_ll_temac_v1> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:Xst:37 - Detected unknown constraint/property "IP_GROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "RUN_NGCBUILD". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "ALERT". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "ALERT". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IP_GROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "RUN_NGCBUILD". This constraint/property is not supported by the current software release and will be ignored.
INFO:coreutil - Hardware Evaluation license for component <xps_ll_temac_v1> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component on: www.xilinx.com
Entity <hard_ethernet_mac_wrapper> analyzed. Unit <hard_ethernet_mac_wrapper> generated.

Analyzing generic Entity <xps_ll_temac> in library <xps_ll_temac_v1_01_b> (Architecture <imp>).
	C_BASEADDR = "10000001110000000000000000000000"
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_HIGHADDR = "10000001110000001111111111111111"
	C_INCLUDE_IO = 1
	C_NUM_IDELAYCTRL = 2
	C_PHY_TYPE = 1
	C_RESERVED = 0
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0
	C_SUBFAMILY = "FX"
	C_TEMAC0_PHYADDR = "00001"
	C_TEMAC0_RXCSUM = 1
	C_TEMAC0_RXFIFO = 4096
	C_TEMAC0_TXCSUM = 1
	C_TEMAC0_TXFIFO = 4096
	C_TEMAC1_ENABLED = 0
	C_TEMAC1_PHYADDR = "00010"
	C_TEMAC1_RXCSUM = 0
	C_TEMAC1_RXFIFO = 4096
	C_TEMAC1_TXCSUM = 0
	C_TEMAC1_TXFIFO = 4096
	C_TEMAC_TYPE = 0
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/xps_ll_temac.vhd" line 837: Unconnected output port 'TXFIFO_Und_Intr' of component 'tx_llink_top'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/xps_ll_temac.vhd" line 837: Unconnected output port 'Tx2ClientUnderRunIntrpt' of component 'tx_llink_top'.
    Set user-defined property "KEEP =  TRUE" for signal <Tx_Cl_Clk> in unit <tx_llink_top>.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/xps_ll_temac.vhd" line 869: Unconnected output port 'ClFifoOverflow' of component 'rx_llink_top'.
    Set user-defined property "KEEP =  TRUE" for signal <Rx_Cl_Clk> in unit <rx_llink_top>.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/xps_ll_temac.vhd" line 1112: Unconnected output port 'EMAC0CLIENTRXDVLDMSW' of component 'v5_temac_wrap'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/xps_ll_temac.vhd" line 1112: Unconnected output port 'EMAC0CLIENTRXDVREG6' of component 'v5_temac_wrap'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/xps_ll_temac.vhd" line 1112: Unconnected output port 'EMAC1CLIENTRXDVLDMSW' of component 'v5_temac_wrap'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/xps_ll_temac.vhd" line 1112: Unconnected output port 'EMAC1CLIENTRXDVREG6' of component 'v5_temac_wrap'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/xps_ll_temac.vhd" line 1663: Unconnected output port 'Bus2IP_Reset' of component 'plbv46_slave_single'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/xps_ll_temac.vhd" line 1663: Unconnected output port 'Bus2IP_BE' of component 'plbv46_slave_single'.
Entity <xps_ll_temac> analyzed. Unit <xps_ll_temac> generated.

Analyzing generic Entity <addr_iet_inc_ip_bus> in library <lib_common_v1_00_a> (Architecture <implementation>).
	C_ADDR_OFFSET = 10000
	C_IP_ADDR_BIT2_CI = true
	C_IP_ADDR_INC_VALUE = 48
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd" line 209: Instantiating black box module <SRL16E>.
    Set user-defined property "INIT =  0001" for instance <IP_DBUS.bus_logic[0].SRL16_I> in unit <addr_iet_inc_ip_bus>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd" line 209: Instantiating black box module <SRL16E>.
    Set user-defined property "INIT =  0001" for instance <IP_DBUS.bus_logic[1].SRL16_I> in unit <addr_iet_inc_ip_bus>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd" line 209: Instantiating black box module <SRL16E>.
    Set user-defined property "INIT =  0001" for instance <IP_DBUS.bus_logic[2].SRL16_I> in unit <addr_iet_inc_ip_bus>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd" line 209: Instantiating black box module <SRL16E>.
    Set user-defined property "INIT =  0001" for instance <IP_DBUS.bus_logic[3].SRL16_I> in unit <addr_iet_inc_ip_bus>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd" line 209: Instantiating black box module <SRL16E>.
    Set user-defined property "INIT =  0001" for instance <IP_DBUS.bus_logic[4].SRL16_I> in unit <addr_iet_inc_ip_bus>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd" line 209: Instantiating black box module <SRL16E>.
    Set user-defined property "INIT =  0001" for instance <IP_DBUS.bus_logic[5].SRL16_I> in unit <addr_iet_inc_ip_bus>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd" line 209: Instantiating black box module <SRL16E>.
    Set user-defined property "INIT =  0001" for instance <IP_DBUS.bus_logic[6].SRL16_I> in unit <addr_iet_inc_ip_bus>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd" line 209: Instantiating black box module <SRL16E>.
    Set user-defined property "INIT =  0001" for instance <IP_DBUS.bus_logic[7].SRL16_I> in unit <addr_iet_inc_ip_bus>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd" line 209: Instantiating black box module <SRL16E>.
    Set user-defined property "INIT =  0001" for instance <IP_DBUS.bus_logic[8].SRL16_I> in unit <addr_iet_inc_ip_bus>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd" line 209: Instantiating black box module <SRL16E>.
    Set user-defined property "INIT =  0001" for instance <IP_DBUS.bus_logic[9].SRL16_I> in unit <addr_iet_inc_ip_bus>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd" line 245: Instantiating black box module <SRL16E>.
    Set user-defined property "INIT =  1000" for instance <IP_DBUS.bus_logic2[10].SRL16_I> in unit <addr_iet_inc_ip_bus>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd" line 268: Instantiating black box module <FDRSE>.
Entity <addr_iet_inc_ip_bus> analyzed. Unit <addr_iet_inc_ip_bus> generated.

Analyzing generic Entity <registers> in library <xps_ll_temac_v1_01_b> (Architecture <imp>).
	C_TEMAC1_ENABLED = 0
Entity <registers> analyzed. Unit <registers> generated.

Analyzing Entity <reg_cr> in library <xps_ll_temac_v1_01_b> (Architecture <imp>).
INFO:Xst:2679 - Register <reg_data<31>> in unit <reg_cr> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <reg_cr> analyzed. Unit <reg_cr> generated.

Analyzing Entity <reg_tp> in library <xps_ll_temac_v1_01_b> (Architecture <imp>).
Entity <reg_tp> analyzed. Unit <reg_tp> generated.

Analyzing Entity <reg_ifgp> in library <xps_ll_temac_v1_01_b> (Architecture <imp>).
Entity <reg_ifgp> analyzed. Unit <reg_ifgp> generated.

Analyzing Entity <reg_is> in library <xps_ll_temac_v1_01_b> (Architecture <imp>).
Entity <reg_is> analyzed. Unit <reg_is> generated.

Analyzing Entity <reg_ip> in library <xps_ll_temac_v1_01_b> (Architecture <imp>).
Entity <reg_ip> analyzed. Unit <reg_ip> generated.

Analyzing Entity <reg_ie> in library <xps_ll_temac_v1_01_b> (Architecture <imp>).
Entity <reg_ie> analyzed. Unit <reg_ie> generated.

Analyzing generic Entity <tx_llink_top> in library <xps_ll_temac_v1_01_b> (Architecture <beh>).
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'
	C_TEMAC_TXCSUM = 1
	C_TEMAC_TXFIFO = 4096
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set property "GENERATOR_FOR_XST = edk_generatecore com.xilinx.ip.sync_fifo_v5_0.sync_fifo_v5_0 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2e_to=spartan2 map_spartan3e_to=spartan3 map_virtex5_to=virtex4 map_spartan3a_to=spartan3 map_spartan3an_to=spartan3  map_spartan3adsp_to=spartan3  " for unit <hard_ethernet_mac_wrapper_sync_fifo_v5_0_1>.
    Set property "GENERATOR_FOR_XST = edk_generatecore com.xilinx.ip.sync_fifo_v5_0.sync_fifo_v5_0 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2e_to=spartan2 map_spartan3e_to=spartan3 map_virtex5_to=virtex4 map_spartan3a_to=spartan3 map_spartan3an_to=spartan3  map_spartan3adsp_to=spartan3  " for unit <hard_ethernet_mac_wrapper_sync_fifo_v5_0_2>.
Entity <tx_llink_top> analyzed. Unit <tx_llink_top> generated.

Analyzing generic Entity <tx_ll_if> in library <xps_ll_temac_v1_01_b> (Architecture <beh>).
	C_FIFO_DEPTH_LOG2X = 13
	C_TEMAC_TXCSUM = 1
WARNING:Xst:819 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_ll_if.vhd" line 267: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <tied_low>
Entity <tx_ll_if> analyzed. Unit <tx_ll_if> generated.

Analyzing generic Entity <tx_csum_top_wrapper> in library <xps_ll_temac_v1_01_b> (Architecture <beh>).
	C_FIFO_DEPTH_LOG2X = 13
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_csum_top_wrapper.vhd" line 232: Unconnected output port 'wr_addr' of component 'tx_csum_top'.
Entity <tx_csum_top_wrapper> analyzed. Unit <tx_csum_top_wrapper> generated.

Analyzing generic Entity <tx_csum_top> in library <xps_ll_temac_v1_01_b> (Architecture <beh>).
	C_FIFO_DEPTH_LOG2X = 13
Entity <tx_csum_top> analyzed. Unit <tx_csum_top> generated.

Analyzing generic Entity <tx_temac_if> in library <xps_ll_temac_v1_01_b> (Architecture <beh>).
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'
Entity <tx_temac_if> analyzed. Unit <tx_temac_if> generated.

Analyzing generic Entity <tx_temac_if_sm> in library <xps_ll_temac_v1_01_b> (Architecture <beh>).
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'
Entity <tx_temac_if_sm> analyzed. Unit <tx_temac_if_sm> generated.

Analyzing generic Entity <tx_csum_mux> in library <xps_ll_temac_v1_01_b> (Architecture <beh>).
	C_BUS_DWIDTH = 32
Entity <tx_csum_mux> analyzed. Unit <tx_csum_mux> generated.

Analyzing generic Entity <tx_data_mux> in library <xps_ll_temac_v1_01_b> (Architecture <simulation>).
	C_BUS_DWIDTH = 32
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'
	C_TX_MUX_REG = '0'
Entity <tx_data_mux> analyzed. Unit <tx_data_mux> generated.

Analyzing generic Entity <tx_cl_if> in library <xps_ll_temac_v1_01_b> (Architecture <simulation>).
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'
    Set user-defined property "INIT =  0" for instance <pipeIt1> in unit <tx_cl_if>.
    Set user-defined property "INIT =  0" for instance <pipeIt2> in unit <tx_cl_if>.
    Set property "GENERATOR_FOR_XST = edk_generatecore com.xilinx.ip.async_fifo_v6_1.async_fifo_v6_1 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for unit <hard_ethernet_mac_wrapper_async_fifo_v6_1_1>.
Entity <tx_cl_if> analyzed. Unit <tx_cl_if> generated.

Analyzing generic Entity <rx_llink_top> in library <xps_ll_temac_v1_01_b> (Architecture <beh>).
	C_BUS_DWIDTH = 32
	C_CLIENT_DWIDTH = 8
	C_FAMILY = "virtex5"
	C_RESET_ACTIVE = '1'
	C_TEMAC_RXCSUM = 1
	C_TEMAC_RXFIFO = 4096
	C_TEMAC_TYPE = 0
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set property "GENERATOR_FOR_XST = edk_generatecore com.xilinx.ip.sync_fifo_v5_0.sync_fifo_v5_0 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2e_to=spartan2 map_spartan3e_to=spartan3 map_virtex5_to=virtex4 map_spartan3a_to=spartan3 map_spartan3an_to=spartan3  map_spartan3adsp_to=spartan3  " for unit <hard_ethernet_mac_wrapper_sync_fifo_v5_0_3>.
    Set property "GENERATOR_FOR_XST = edk_generatecore com.xilinx.ip.sync_fifo_v5_0.sync_fifo_v5_0 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2e_to=spartan2 map_spartan3e_to=spartan3 map_virtex5_to=virtex4 map_spartan3a_to=spartan3 map_spartan3an_to=spartan3  map_spartan3adsp_to=spartan3  " for unit <hard_ethernet_mac_wrapper_sync_fifo_v5_0_4>.
Entity <rx_llink_top> analyzed. Unit <rx_llink_top> generated.

Analyzing generic Entity <rx_ll_if> in library <xps_ll_temac_v1_01_b> (Architecture <beh>).
	C_BUS_DWIDTH = 32
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'
	C_RX_LEN_LENGTH = 14
Entity <rx_ll_if> analyzed. Unit <rx_ll_if> generated.

Analyzing generic Entity <rx_ll_if_sm> in library <xps_ll_temac_v1_01_b> (Architecture <beh>).
	C_RESET_ACTIVE = '1'
Entity <rx_ll_if_sm> analyzed. Unit <rx_ll_if_sm> generated.

Analyzing generic Entity <rx_footer> in library <xps_ll_temac_v1_01_b> (Architecture <beh>).
	C_RX_LEN_LENGTH = 14
Entity <rx_footer> analyzed. Unit <rx_footer> generated.

Analyzing generic Entity <rx_temac_if> in library <xps_ll_temac_v1_01_b> (Architecture <beh>).
	C_BUS_DWIDTH = 32
	C_CLIENT_DWIDTH = 8
	C_FAMILY = "virtex5"
	C_RESET_ACTIVE = '1'
	C_RX_LEN_LENGTH = 14
	C_TEMAC_RXCSUM = 1
	C_TEMAC_TYPE = 0
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_temac_if.vhd" line 415: Unconnected output port 'RxD_Reg_CE' of component 'rx_temac_if_sm'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_temac_if.vhd" line 415: Unconnected output port 'Csum_Eop' of component 'rx_temac_if_sm'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_temac_if.vhd" line 550: Unconnected output port 'No_Valid_data_n' of component 'rx_byte_cntr'.
INFO:Xst:1561 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_temac_if.vhd" line 666: Mux is complete : default of case is discarded
WARNING:Xst:819 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_temac_if.vhd" line 672: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <tied_low>
Entity <rx_temac_if> analyzed. Unit <rx_temac_if> generated.

Analyzing generic Entity <rx_temac_if_sm> in library <xps_ll_temac_v1_01_b> (Architecture <beh>).
	C_RESET_ACTIVE = '1'
WARNING:Xst:819 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_temac_if_sm.vhd" line 213: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <FifoFullReset_d6>
Entity <rx_temac_if_sm> analyzed. Unit <rx_temac_if_sm> generated.

Analyzing generic Entity <rx_cl_if> in library <xps_ll_temac_v1_01_b> (Architecture <simulation>).
	C_CLIENT_DWIDTH = 8
	C_FAMILY = "virtex5"
	C_RESET_ACTIVE = '1'
	C_TEMAC_TYPE = 0
    Set property "GENERATOR_FOR_XST = edk_generatecore com.xilinx.ip.async_fifo_v6_1.async_fifo_v6_1 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for unit <hard_ethernet_mac_wrapper_async_fifo_v6_1_2>.
WARNING:Xst:819 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_cl_if.vhd" line 770: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <eop_d4>
Entity <rx_cl_if> analyzed. Unit <rx_cl_if> generated.

Analyzing generic Entity <rx_data_reg> in library <xps_ll_temac_v1_01_b> (Architecture <simulation>).
	C_BUS_DWIDTH = 32
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'
Entity <rx_data_reg> analyzed. Unit <rx_data_reg> generated.

Analyzing generic Entity <rx_byte_cntr> in library <xps_ll_temac_v1_01_b> (Architecture <simulation>).
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'
	C_RX_LEN_LENGTH = 14
INFO:Xst:1561 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_byte_cntr.vhd" line 210: Mux is complete : default of case is discarded
Entity <rx_byte_cntr> analyzed. Unit <rx_byte_cntr> generated.

Analyzing Entity <rx_csum_top> in library <xps_ll_temac_v1_01_b> (Architecture <beh>).
Entity <rx_csum_top> analyzed. Unit <rx_csum_top> generated.

Analyzing generic Entity <v5_temac_wrap> in library <xps_ll_temac_v1_01_b> (Architecture <imp>).
	C_EMAC0_DCRBASEADDR = "0000000000"
	C_EMAC1_DCRBASEADDR = "0000000100"
	C_EMAC1_PRESENT = 0
	C_INCLUDE_IO = 1
	C_NUM_IDELAYCTRL = 2
	C_PHY_TYPE = 1
	C_RESERVED = 0
	C_SUBFAMILY = "FX"
	C_TEMAC0_PHYADDR = "00001"
	C_TEMAC1_PHYADDR = "00010"
    Set property "buffer_type = none" for signal <gtx_clk_0_i>.
    Set property "buffer_type = none" for signal <gtx_clk_i>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <SINGLE_GMII.IO_YES_01.gmii_rxc0_delay> in unit <v5_temac_wrap>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <SINGLE_GMII.IO_YES_01.gmii_rxc0_delay> in unit <v5_temac_wrap>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <SINGLE_GMII.IO_YES_01.mii_tx_clk_0_ibufg> in unit <v5_temac_wrap>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <SINGLE_GMII.IO_YES_01.mii_tx_clk_0_ibufg> in unit <v5_temac_wrap>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <SINGLE_GMII.IO_YES_01.mii_tx_clk_0_ibufg> in unit <v5_temac_wrap>.
INFO:Xst:2679 - Register <idelayctrl_reset_0_r<0>> in unit <v5_temac_wrap> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <v5_temac_wrap> analyzed. Unit <v5_temac_wrap> generated.

Analyzing generic Entity <v5_single_gmii_top> in library <xps_ll_temac_v1_01_b> (Architecture <TOP_LEVEL>).
	C_EMAC0_DCRBASEADDR = "0000000000"
	C_EMAC1_DCRBASEADDR = "0000000100"
	C_INCLUDE_IO = 1
	C_TEMAC0_PHYADDR = "00001"
	C_TEMAC1_PHYADDR = "00010"
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_gmii_top.vhd" line 329: Unconnected output port 'EMAC0CLIENTRXDVLDMSW' of component 'v5_single_gmii'.
Entity <v5_single_gmii_top> analyzed. Unit <v5_single_gmii_top> generated.

Analyzing generic Entity <v5_gmii_if> in library <xps_ll_temac_v1_01_b> (Architecture <PHY_IF>).
	C_INCLUDE_IO = 1
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <YES_IO.gmii_tx_clk_oddr> in unit <v5_gmii_if>.
    Set user-defined property "INIT =  0" for instance <YES_IO.gmii_tx_clk_oddr> in unit <v5_gmii_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <YES_IO.gmii_tx_clk_oddr> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <YES_IO_1.ideld0> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <YES_IO_1.ideld0> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <YES_IO_1.ideld1> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <YES_IO_1.ideld1> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <YES_IO_1.ideld2> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <YES_IO_1.ideld2> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <YES_IO_1.ideld3> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <YES_IO_1.ideld3> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <YES_IO_1.ideld4> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <YES_IO_1.ideld4> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <YES_IO_1.ideld5> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <YES_IO_1.ideld5> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <YES_IO_1.ideld6> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <YES_IO_1.ideld6> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <YES_IO_1.ideld7> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <YES_IO_1.ideld7> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <YES_IO_1.ideldv> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <YES_IO_1.ideldv> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <YES_IO_1.ideler> in unit <v5_gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <YES_IO_1.ideler> in unit <v5_gmii_if>.
Entity <v5_gmii_if> analyzed. Unit <v5_gmii_if> generated.

Analyzing generic Entity <v5_single_gmii> in library <xps_ll_temac_v1_01_b> (Architecture <WRAPPER>).
	C_EMAC0_DCRBASEADDR = "0000000000"
	C_EMAC1_DCRBASEADDR = "0000000100"
	C_INCLUDE_IO = 1
	C_TEMAC0_PHYADDR = "00001"
	C_TEMAC1_PHYADDR = "00010"
    Set user-defined property "EMAC0_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_ADDRFILTER_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_BYTEPHY =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_DCRBASEADDR =  00" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_HOST_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_LINKTIMERVAL =  000" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_MDIO_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_PAUSEADDR =  FFEEDDCCBBAA" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_PHYRESET =  TRUE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_RXFLOWCTRL_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_RXINBANDFCS_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_RXJUMBOFRAME_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_RXRESET =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_RXVLAN_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_RX_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_SPEED_LSB =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_SPEED_MSB =  TRUE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_TXFLOWCTRL_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_TXIFGADJUST_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_TXJUMBOFRAME_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_TXRESET =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_TXVLAN_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_TX_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_UNICASTADDR =  FFEEDDCCBBAA" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC0_USECLKEN =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_ADDRFILTER_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_BYTEPHY =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_DCRBASEADDR =  00" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_HOST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_LINKTIMERVAL =  000" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_MDIO_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_PAUSEADDR =  000000000000" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_PHYRESET =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_RXRESET =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_RX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_SPEED_LSB =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_SPEED_MSB =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_TXRESET =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_TX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_UNICASTADDR =  000000000000" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
    Set user-defined property "EMAC1_USECLKEN =  FALSE" for instance <v5_emac> in unit <v5_single_gmii>.
Entity <v5_single_gmii> analyzed. Unit <v5_single_gmii> generated.

Analyzing generic Entity <plbv46_slave_single> in library <plbv46_slave_single_v1_00_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001110000000000000000000000",
	                          "0000000000000000000000000000000010000001110000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (28)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0
INFO:Xst:1561 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd" line 499: Mux is complete : default of case is discarded
Entity <plbv46_slave_single> analyzed. Unit <plbv46_slave_single> generated.

Analyzing generic Entity <plb_slave_attachment> in library <plbv46_slave_single_v1_00_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001110000000000000000000000",
	                          "0000000000000000000000000000000010000001110000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (28)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd" line 1192: Unconnected output port 'Count_Out' of component 'counter_f'.
Entity <plb_slave_attachment> analyzed. Unit <plb_slave_attachment> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_single_v1_00_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001110000000000000000000000",
	                          "0000000000000000000000000000000010000001110000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (28)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 16
	C_AW = 32
	C_BAR = "10000001110000000000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.1> analyzed. Unit <pselect_f.1> generated.

Analyzing generic Entity <pselect_f.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00000"
	C_FAMILY = "nofamily"
Entity <pselect_f.2> analyzed. Unit <pselect_f.2> generated.

Analyzing generic Entity <pselect_f.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00001"
	C_FAMILY = "nofamily"
Entity <pselect_f.3> analyzed. Unit <pselect_f.3> generated.

Analyzing generic Entity <pselect_f.4> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00010"
	C_FAMILY = "nofamily"
Entity <pselect_f.4> analyzed. Unit <pselect_f.4> generated.

Analyzing generic Entity <pselect_f.5> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00011"
	C_FAMILY = "nofamily"
Entity <pselect_f.5> analyzed. Unit <pselect_f.5> generated.

Analyzing generic Entity <pselect_f.6> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00100"
	C_FAMILY = "nofamily"
Entity <pselect_f.6> analyzed. Unit <pselect_f.6> generated.

Analyzing generic Entity <pselect_f.7> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00101"
	C_FAMILY = "nofamily"
Entity <pselect_f.7> analyzed. Unit <pselect_f.7> generated.

Analyzing generic Entity <pselect_f.8> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00110"
	C_FAMILY = "nofamily"
Entity <pselect_f.8> analyzed. Unit <pselect_f.8> generated.

Analyzing generic Entity <pselect_f.9> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00111"
	C_FAMILY = "nofamily"
Entity <pselect_f.9> analyzed. Unit <pselect_f.9> generated.

Analyzing generic Entity <pselect_f.10> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01000"
	C_FAMILY = "nofamily"
Entity <pselect_f.10> analyzed. Unit <pselect_f.10> generated.

Analyzing generic Entity <pselect_f.11> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01001"
	C_FAMILY = "nofamily"
Entity <pselect_f.11> analyzed. Unit <pselect_f.11> generated.

Analyzing generic Entity <pselect_f.12> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01010"
	C_FAMILY = "nofamily"
Entity <pselect_f.12> analyzed. Unit <pselect_f.12> generated.

Analyzing generic Entity <pselect_f.13> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01011"
	C_FAMILY = "nofamily"
Entity <pselect_f.13> analyzed. Unit <pselect_f.13> generated.

Analyzing generic Entity <pselect_f.14> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01100"
	C_FAMILY = "nofamily"
Entity <pselect_f.14> analyzed. Unit <pselect_f.14> generated.

Analyzing generic Entity <pselect_f.15> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01101"
	C_FAMILY = "nofamily"
Entity <pselect_f.15> analyzed. Unit <pselect_f.15> generated.

Analyzing generic Entity <pselect_f.16> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01110"
	C_FAMILY = "nofamily"
Entity <pselect_f.16> analyzed. Unit <pselect_f.16> generated.

Analyzing generic Entity <pselect_f.17> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01111"
	C_FAMILY = "nofamily"
Entity <pselect_f.17> analyzed. Unit <pselect_f.17> generated.

Analyzing generic Entity <pselect_f.18> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10000"
	C_FAMILY = "nofamily"
Entity <pselect_f.18> analyzed. Unit <pselect_f.18> generated.

Analyzing generic Entity <pselect_f.19> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10001"
	C_FAMILY = "nofamily"
Entity <pselect_f.19> analyzed. Unit <pselect_f.19> generated.

Analyzing generic Entity <pselect_f.20> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10010"
	C_FAMILY = "nofamily"
Entity <pselect_f.20> analyzed. Unit <pselect_f.20> generated.

Analyzing generic Entity <pselect_f.21> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10011"
	C_FAMILY = "nofamily"
Entity <pselect_f.21> analyzed. Unit <pselect_f.21> generated.

Analyzing generic Entity <pselect_f.22> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10100"
	C_FAMILY = "nofamily"
Entity <pselect_f.22> analyzed. Unit <pselect_f.22> generated.

Analyzing generic Entity <pselect_f.23> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10101"
	C_FAMILY = "nofamily"
Entity <pselect_f.23> analyzed. Unit <pselect_f.23> generated.

Analyzing generic Entity <pselect_f.24> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10110"
	C_FAMILY = "nofamily"
Entity <pselect_f.24> analyzed. Unit <pselect_f.24> generated.

Analyzing generic Entity <pselect_f.25> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10111"
	C_FAMILY = "nofamily"
Entity <pselect_f.25> analyzed. Unit <pselect_f.25> generated.

Analyzing generic Entity <pselect_f.26> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11000"
	C_FAMILY = "nofamily"
Entity <pselect_f.26> analyzed. Unit <pselect_f.26> generated.

Analyzing generic Entity <pselect_f.27> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11001"
	C_FAMILY = "nofamily"
Entity <pselect_f.27> analyzed. Unit <pselect_f.27> generated.

Analyzing generic Entity <pselect_f.28> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11010"
	C_FAMILY = "nofamily"
Entity <pselect_f.28> analyzed. Unit <pselect_f.28> generated.

Analyzing generic Entity <pselect_f.29> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11011"
	C_FAMILY = "nofamily"
Entity <pselect_f.29> analyzed. Unit <pselect_f.29> generated.

Analyzing generic Entity <or_gate128> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = false
Entity <or_gate128> analyzed. Unit <or_gate128> generated.

Analyzing generic Entity <or_muxcy> in library <proc_common_v2_00_a> (Architecture <implementation>).
	C_NUM_BITS = 1
Entity <or_muxcy> analyzed. Unit <or_muxcy> generated.

Analyzing generic Entity <counter_f> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8
Entity <counter_f> analyzed. Unit <counter_f> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <reg_cr>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/reg_cr.vhd".
    Found 2-bit register for signal <reg_data<29:30>>.
    Found 1-bit register for signal <reset_i>.
    Found 4-bit up counter for signal <resetCnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <reg_cr> synthesized.


Synthesizing Unit <reg_tp>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/reg_tp.vhd".
    Found 1-bit register for signal <TPReq>.
    Found 16-bit register for signal <reg_data>.
    Found 1-bit register for signal <wrCE_d>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <reg_tp> synthesized.


Synthesizing Unit <reg_ifgp>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/reg_ifgp.vhd".
    Found 8-bit register for signal <reg_data>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg_ifgp> synthesized.


Synthesizing Unit <reg_is>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/reg_is.vhd".
    Found 8-bit register for signal <reg_data>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg_is> synthesized.


Synthesizing Unit <reg_ip>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/reg_ip.vhd".
    Found 1-bit register for signal <Intrpt>.
    Found 8-bit register for signal <reg_data>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <reg_ip> synthesized.


Synthesizing Unit <reg_ie>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/reg_ie.vhd".
    Found 8-bit register for signal <reg_data>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg_ie> synthesized.


Synthesizing Unit <tx_csum_top>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_csum_top.vhd".
WARNING:Xst:646 - Signal <sig_cs_insert<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cs_insert<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sig_cs_cntrl_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cs_begin<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cs_begin<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <wr_en>.
    Found 32-bit register for signal <wr_data>.
    Found 1-bit register for signal <busy>.
    Found 13-bit comparator equal for signal <busy$cmp_eq0000> created at line 149.
    Found 17-bit register for signal <checksum_a>.
    Found 17-bit adder carry in for signal <checksum_a$share0000>.
    Found 17-bit register for signal <checksum_b>.
    Found 17-bit adder carry in for signal <checksum_b$mux0000>.
    Found 1-bit register for signal <enable_a>.
    Found 1-bit register for signal <enable_b>.
    Found 1-bit register for signal <eop_1i>.
    Found 1-bit register for signal <eop_2i>.
    Found 1-bit register for signal <eop_3i>.
    Found 1-bit register for signal <eop_4i>.
    Found 1-bit register for signal <eop_5i>.
    Found 1-bit register for signal <eop_i>.
    Found 8-bit register for signal <sig_delayed_eop>.
    Found 13-bit register for signal <sig_wr_addr>.
    Found 32-bit register for signal <sig_wr_data>.
    Found 13-bit comparator not equal for signal <sig_wr_data$cmp_ne0000> created at line 130.
    Found 1-bit register for signal <sop>.
    Found 13-bit register for signal <start_addr>.
    Found 13-bit subtractor for signal <start_addr$sub0000> created at line 123.
    Found 2-bit up counter for signal <wren_timeout_cnt>.
    Found 2-bit comparator less for signal <wren_timeout_cnt$cmp_lt0000> created at line 208.
    Summary:
	inferred   1 Counter(s).
	inferred 143 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <tx_csum_top> synthesized.


Synthesizing Unit <tx_temac_if_sm>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_temac_if_sm.vhd".
WARNING:Xst:647 - Input <Bytes_Valid<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sm_encoded> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reTrnsMit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <tx_sm_ps>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 19                                             |
    | Inputs             | 10                                             |
    | Outputs            | 6                                              |
    | Clock              | LLTemac_Clk (rising_edge)                      |
    | Reset              | LLTemac_Rst (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <eop_i>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <tx_temac_if_sm> synthesized.


Synthesizing Unit <tx_csum_mux>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_csum_mux.vhd".
WARNING:Xst:647 - Input <Csum_insert<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <sig_debug> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mux_sel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_adj> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <byte_cnt_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <byte_cnt_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit up counter for signal <byte_cnt_data>.
    Found 32-bit register for signal <byte_cnt_data_d1>.
    Found 32-bit comparator lessequal for signal <mux_data_out$cmp_le0000> created at line 213.
    Found 14-bit register for signal <offset>.
    Found 1-bit register for signal <sig_csum_en>.
    Found 32-bit comparator greater for signal <sig_csum_en$cmp_gt0000> created at line 204.
    Found 1-bit register for signal <sig_tx_eop>.
    Found 1-bit register for signal <sop>.
    Summary:
	inferred   1 Counter(s).
	inferred  49 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <tx_csum_mux> synthesized.


Synthesizing Unit <tx_data_mux>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_data_mux.vhd".
WARNING:Xst:647 - Input <LLTemac_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LLTemac_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <tx_data_mux> synthesized.


Synthesizing Unit <rx_ll_if_sm>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_ll_if_sm.vhd".
WARNING:Xst:647 - Input <RSFIFO2LL_Und> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FifoFullReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RXFIFO2LL_Und> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:1799 - State rd_rxfifo_once is never reached in FSM <rx_sm_ps>.
    Found finite state machine <FSM_1> for signal <rx_sm_ps>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 27                                             |
    | Inputs             | 8                                              |
    | Outputs            | 12                                             |
    | Clock              | LLTemac_Clk (rising_edge)                      |
    | Reset              | LLTemac_Rst (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | out_of_sync_work_around                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <rx_ll_if_sm> synthesized.


Synthesizing Unit <rx_footer>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_footer.vhd".
WARNING:Xst:647 - Input <Good_Bad_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <tied_low<0:17>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000.
WARNING:Xst:1780 - Signal <tied_low<18:31>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <eop_2i>.
    Found 1-bit register for signal <eop_3i>.
    Found 1-bit register for signal <eop_4i>.
    Found 1-bit register for signal <eop_5i>.
    Found 1-bit register for signal <eop_6i>.
    Found 1-bit register for signal <eop_7i>.
    Found 1-bit register for signal <eop_8i>.
    Found 1-bit register for signal <eop_i>.
    Found 1-bit register for signal <rx_pckt_valid_i>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <rx_footer> synthesized.


Synthesizing Unit <rx_temac_if_sm>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_temac_if_sm.vhd".
WARNING:Xst:647 - Input <Cl_If2Rx_StatsVld> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Cl_If2Rx_End_Of_Pckt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Cl_If2Rx_FrameDrop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_2> for signal <rx_sm_ps>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 41                                             |
    | Inputs             | 21                                             |
    | Outputs            | 12                                             |
    | Clock              | LLTemac_Clk (rising_edge)                      |
    | Reset              | LLTemac_Rst (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <AbortWrite>.
    Found 1-bit register for signal <abortWrite_i>.
    Found 1-bit register for signal <cl_If2Rx_BadFrame_d1>.
    Found 1-bit register for signal <cl_If2Rx_GoodFrame_d1>.
    Found 1-bit register for signal <FifoFullReset_d1>.
    Found 1-bit register for signal <FifoFullReset_d2>.
    Found 1-bit register for signal <FifoFullReset_d3>.
    Found 1-bit register for signal <FifoFullReset_d4>.
    Found 1-bit register for signal <FifoFullReset_d5>.
    Found 1-bit register for signal <FifoFullReset_d6>.
    Found 1-bit register for signal <llTakeRxStatsNow_d2>.
    Found 1-bit register for signal <pckt_Ovr_Run_i>.
    Found 1-bit register for signal <rxFIFO2IP_Full_d1>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  13 D-type flip-flop(s).
Unit <rx_temac_if_sm> synthesized.


Synthesizing Unit <rx_data_reg>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_data_reg.vhd".
WARNING:Xst:647 - Input <Cl_IF2RxD_Val_Ind> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_3> for signal <rxD_Reg_CE_i>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 3                                              |
    | Clock              | LLTemac_Clk (rising_edge)                      |
    | Clock enable       | RxD_Reg_CE (positive)                          |
    | Reset              | rxD_Reg_CE_i$or0000 (positive)                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <IP2RFIFO_WrReq>.
    Found 16-bit register for signal <cl_If2Rx_Data_i>.
    Found 32-bit register for signal <iP2RFIFO_Data_i>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  49 D-type flip-flop(s).
Unit <rx_data_reg> synthesized.


Synthesizing Unit <rx_byte_cntr>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_byte_cntr.vhd".
    Found 4x2-bit ROM for signal <rxD_Valid$rom0000>.
    Found 1-bit register for signal <No_Valid_data_n>.
    Found 13-bit up counter for signal <byte_cnt>.
    Found 1-bit register for signal <partial>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <rx_byte_cntr> synthesized.


Synthesizing Unit <rx_csum_top>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_csum_top.vhd".
WARNING:Xst:647 - Input <cscntrl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 17-bit register for signal <checksum_a>.
    Found 17-bit adder carry in for signal <checksum_a$mux0000>.
    Found 17-bit register for signal <checksum_b>.
    Found 17-bit adder carry in for signal <checksum_b$mux0000>.
    Found 1-bit register for signal <enable_a>.
    Found 1-bit register for signal <enable_b>.
    Found 1-bit register for signal <eop_2i>.
    Found 1-bit register for signal <eop_3i>.
    Found 1-bit register for signal <eop_4i>.
    Found 1-bit register for signal <eop_i>.
    Found 2-bit up counter for signal <word_cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <rx_csum_top> synthesized.


Synthesizing Unit <counter_f>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd".
    Found 9-bit register for signal <icount_out>.
    Found 9-bit subtractor for signal <icount_out$sub0000> created at line 248.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter_f> synthesized.


Synthesizing Unit <pselect_f_1>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<16:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_1> synthesized.


Synthesizing Unit <pselect_f_2>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_2> synthesized.


Synthesizing Unit <pselect_f_3>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_3> synthesized.


Synthesizing Unit <pselect_f_4>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_4> synthesized.


Synthesizing Unit <pselect_f_5>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_5> synthesized.


Synthesizing Unit <pselect_f_6>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_6> synthesized.


Synthesizing Unit <pselect_f_7>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_7> synthesized.


Synthesizing Unit <pselect_f_8>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_8> synthesized.


Synthesizing Unit <pselect_f_9>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_9> synthesized.


Synthesizing Unit <pselect_f_10>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_10> synthesized.


Synthesizing Unit <pselect_f_11>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_11> synthesized.


Synthesizing Unit <pselect_f_12>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_12> synthesized.


Synthesizing Unit <pselect_f_13>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_13> synthesized.


Synthesizing Unit <pselect_f_14>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_14> synthesized.


Synthesizing Unit <pselect_f_15>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_15> synthesized.


Synthesizing Unit <pselect_f_16>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_16> synthesized.


Synthesizing Unit <pselect_f_17>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_17> synthesized.


Synthesizing Unit <pselect_f_18>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_18> synthesized.


Synthesizing Unit <pselect_f_19>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_19> synthesized.


Synthesizing Unit <pselect_f_20>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_20> synthesized.


Synthesizing Unit <pselect_f_21>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_21> synthesized.


Synthesizing Unit <pselect_f_22>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_22> synthesized.


Synthesizing Unit <pselect_f_23>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_23> synthesized.


Synthesizing Unit <pselect_f_24>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_24> synthesized.


Synthesizing Unit <pselect_f_25>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_25> synthesized.


Synthesizing Unit <pselect_f_26>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_26> synthesized.


Synthesizing Unit <pselect_f_27>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_27> synthesized.


Synthesizing Unit <pselect_f_28>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_28> synthesized.


Synthesizing Unit <pselect_f_29>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_29> synthesized.


Synthesizing Unit <or_muxcy>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd".
Unit <or_muxcy> synthesized.


Synthesizing Unit <addr_iet_inc_ip_bus>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd".
WARNING:Xst:1780 - Signal <Clk_En_1<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Clk_En<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit register for signal <Clk_En<2:10>>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <addr_iet_inc_ip_bus> synthesized.


Synthesizing Unit <registers>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/registers.vhd".
WARNING:Xst:647 - Input <Bus2IP_RdCE<6:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdCE<12:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrCE<6:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrCE<12:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Intrpts1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<0:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<30:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_CS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <tp1RdData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <softWrite1_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <softWrite1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <softRead1_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <softRead1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <is1RegData_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <is1RdData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ip1RdData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ifgp1RdData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ie1RegData_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ie1RdData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dcrTemac1Op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dCR_Write1_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dCR_Write1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dCR_Write0_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dCR_Read1_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dCR_Read1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dCR_Read0_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cr1RdData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <DCR_Write>.
    Found 32-bit register for signal <DCRTemac_DBus>.
    Found 1-bit register for signal <DCR_Read>.
    Found 10-bit register for signal <DCR_ABus>.
    Found 1-bit register for signal <iP2Bus_RdAck_i>.
    Found 1-bit register for signal <iP2Bus_WrAck_i>.
    Found 1-bit register for signal <rdAckBlocker>.
    Found 1-bit register for signal <softRead0_d1>.
    Found 1-bit register for signal <softWrite0_d1>.
    Found 1-bit register for signal <wrAckBlocker>.
    Summary:
	inferred  50 D-type flip-flop(s).
Unit <registers> synthesized.


Synthesizing Unit <tx_csum_top_wrapper>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_csum_top_wrapper.vhd".
WARNING:Xst:646 - Signal <eop_n_2i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_wren2_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_wren2_2i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_wren> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 13-bit up counter for signal <addr_cntr>.
    Found 16-bit register for signal <cs_begin>.
    Found 1-bit register for signal <cs_en>.
    Found 16-bit register for signal <cs_init>.
    Found 16-bit register for signal <cs_insert>.
    Found 1-bit register for signal <cs_wren2>.
    Found 1-bit register for signal <eop_strb>.
    Found 1-bit register for signal <sof_d1>.
    Found 1-bit register for signal <sof_d2>.
    Found 1-bit register for signal <sof_d3>.
    Found 1-bit register for signal <sof_d4>.
    Found 1-bit register for signal <sof_d5>.
    Summary:
	inferred   1 Counter(s).
	inferred  56 D-type flip-flop(s).
Unit <tx_csum_top_wrapper> synthesized.


Synthesizing Unit <tx_cl_if>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_cl_if.vhd".
WARNING:Xst:646 - Signal <txclsm_encoded> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_4> for signal <txClSm_Cs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | Tx_Cl_Clk (rising_edge)                        |
    | Reset              | LLTemac_Rst (positive)                         |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <client2TxColl_i>.
    Found 1-bit register for signal <client2TxRetran_i>.
    Found 1-bit register for signal <clientEmacPauseReq_i>.
    Found 1-bit register for signal <clientEmacTxUnd_i>.
    Found 1-bit register for signal <emacClientTxColl_d>.
    Found 1-bit register for signal <emacClientTxRetran_d>.
    Found 1-bit register for signal <tx2ClientPauseReq_d>.
    Found 1-bit register for signal <tx2ClientUnd_d>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <tx_cl_if> synthesized.


Synthesizing Unit <rx_ll_if>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_ll_if.vhd".
WARNING:Xst:647 - Input <RSFIFO2LL_Und> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RXFIFO2LL_Rdack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RXFIFO2LL_Und> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RSFIFO2LL_Rdack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RXFIFO2LL_Data<32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sM_encoded> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_rem_sel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_pckt_length> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_eop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxFIFO2LL_Eop> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <remainder> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dump_bad_pckt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <rx_ll_if> synthesized.


Synthesizing Unit <rx_cl_if>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_cl_if.vhd".
WARNING:Xst:647 - Input <Rx2Cl_IF_Rd_Frm_Inds> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <softEmacClientRxStats_p1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxclsm_encoded> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eop_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <emacClientRxStats_i_p1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_5> for signal <rxClSm_Cs>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | Rx_Cl_Clk (rising_edge)                        |
    | Reset              | combo_rset (positive)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | pre_idle                                       |
    | Power Up State     | pre_idle                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <takeRxStatsNow_p2>.
    Found 1-bit register for signal <cl_If2Rx_BadFrame_i>.
    Found 1-bit register for signal <cl_If2Rx_End_Of_Pckt_i>.
    Found 1-bit register for signal <cl_If2Rx_FrameDrop_i>.
    Found 1-bit register for signal <cl_If2Rx_GoodFrame_i>.
    Found 27-bit register for signal <cl_If2Rx_Stats_i>.
    Found 1-bit register for signal <cl_If2Rx_StatsVld_i>.
    Found 1-bit register for signal <cl_If2Rx_StatsVld_id1>.
    Found 1-bit register for signal <clFifoOverflow_i>.
    Found 1-bit register for signal <emacClientRxBadFrame_d>.
    Found 1-bit register for signal <emacClientRxBadFrame_p1>.
    Found 8-bit register for signal <emacClientRxd_d>.
    Found 8-bit register for signal <emacClientRxd_p1>.
    Found 1-bit register for signal <emacClientRxdVld_d>.
    Found 1-bit register for signal <emacClientRxdVld_p1>.
    Found 1-bit register for signal <emacClientRxFrameDrop_d>.
    Found 1-bit register for signal <emacClientRxFrameDrop_p1>.
    Found 1-bit register for signal <emacClientRxGoodFrame_d>.
    Found 1-bit register for signal <emacClientRxGoodFrame_p1>.
    Found 27-bit register for signal <emacClientRxStats_d>.
    Found 27-bit register for signal <emacClientRxStats_p1>.
    Found 1-bit register for signal <emacClientRxStatsVld_d>.
    Found 1-bit register for signal <emacClientRxStatsVld_p1>.
    Found 1-bit register for signal <eop_d1>.
    Found 1-bit register for signal <eop_d2>.
    Found 1-bit register for signal <eop_d3>.
    Found 1-bit register for signal <eop_d4>.
    Found 1-bit register for signal <rx_Cmplt_d>.
    Found 1-bit register for signal <rx_Cmplt_i>.
    Found 1-bit register for signal <stretchClientRxBadFrame_i>.
    Found 1-bit register for signal <stretchClientRxGoodFrame_i>.
    Found 1-bit register for signal <stretchClientRxStatsVld_i>.
    Found 1-bit register for signal <takeRxStatsNow_p1>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 125 D-type flip-flop(s).
Unit <rx_cl_if> synthesized.


Synthesizing Unit <v5_gmii_if>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_gmii_if.vhd".
    Found 8-bit register for signal <RXD_TO_MAC>.
    Found 8-bit register for signal <GMII_TXD>.
    Found 1-bit register for signal <RX_ER_TO_MAC>.
    Found 1-bit register for signal <RX_DV_TO_MAC>.
    Found 1-bit register for signal <GMII_TX_EN>.
    Found 1-bit register for signal <GMII_TX_ER>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <v5_gmii_if> synthesized.


Synthesizing Unit <v5_single_gmii>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_gmii.vhd".
WARNING:Xst:647 - Input <CLIENTEMAC0TXFIRSTBYTE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <gnd_v48_i<47:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <client_rx_data_0_i<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <v5_single_gmii> synthesized.


Synthesizing Unit <or_gate128>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128> synthesized.


Synthesizing Unit <tx_ll_if>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_ll_if.vhd".
WARNING:Xst:647 - Input <Csum_Ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CSFIFO2LL_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <x_sop> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x_rem_encoded> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x_llTemac_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x_ll2txfifo_wren> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x_header> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x_eop> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x_LLTemac_SRC_RDY_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x_LLTemac_EOF_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x_LLTemac_DST_RDY_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x_LL2TXFIFO_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tx_pckt_valid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <tied_low<0:2>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:1780 - Signal <tied_low<3:7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <tied_low<8:31>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:1780 - Signal <rem_encoded> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lL2TXFIFO_Wren_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <header> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <lLTemac_SOF_n_d1>.
    Found 1-bit register for signal <lLTemac_SOF_n_d2>.
    Found 1-bit register for signal <lLTemac_SOF_n_d3>.
    Found 1-bit register for signal <lLTemac_SOF_n_d4>.
    Found 1-bit register for signal <lLTemac_SOF_n_d5>.
    Found 1-bit register for signal <lLTemac_SOF_n_d6>.
    Found 1-bit register for signal <lLTemac_SOF_n_d7>.
    Found 1-bit register for signal <lLTemac_SOF_n_d8>.
    Found 1-bit register for signal <lLTemac_SOF_n_d9>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <tx_ll_if> synthesized.


Synthesizing Unit <tx_temac_if>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_temac_if.vhd".
WARNING:Xst:647 - Input <TXFIFO2IP_RdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CSFIFO2IP_Data<33:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <tx2ClientUnderRun> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <sM_encoded> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eop_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <csum_en_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <client2TxRetransmit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <client2TxCollision> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 2-bit latch for signal <bytes_Valid>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <Tx_cmplt>.
    Found 1-bit register for signal <ClientEmacTxdVld_d1>.
    Found 1-bit register for signal <ClientEmacTxdVld_done>.
    Found 1-bit register for signal <ClientEmacTxdVld_samp>.
    Found 1-bit register for signal <eop_i>.
    Found 1-bit register for signal <sig_tx_rdy>.
    Found 1-bit register for signal <sop_i>.
    Found 1-bit register for signal <tx_cmplt_d1>.
    Found 1-bit register for signal <tx_cmplt_d2>.
    Found 1-bit register for signal <tx_cmplt_d3>.
    Found 1-bit register for signal <tx_cmplt_d4>.
    Found 1-bit register for signal <tx_cmplt_d5>.
    Found 1-bit register for signal <tx_pckt_valid>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <tx_temac_if> synthesized.


Synthesizing Unit <rx_temac_if>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_temac_if.vhd".
WARNING:Xst:647 - Input <RSFIFO2IP_Wrack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RXFIFO2IP_Wrack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <tied_low<0:7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <tied_low<8:31>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:646 - Signal <takeRxStatsNow_d4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sM_encoded> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llTakeRxStatsNow_d2_new> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llTakeRxStatsNow_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <good_bad_n<1:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cl_If2Rx_Stats<26:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cl_If2Rx_Stats<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <abortWrite> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_6> for signal <rxStatsSm_Cs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | Rx_Cl_Clk (rising_edge)                        |
    | Reset              | LLTemac_Rst_qual2 (positive)                   |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 2-bit latch for signal <rem_enc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <remainder>.
    Found 1-bit register for signal <Pckt_Ovr_Run>.
    Found 1-bit register for signal <Rx_cmplt>.
    Found 1-bit register for signal <csum_eop>.
    Found 1-bit register for signal <csum_eop_i>.
    Found 27-bit register for signal <emacClientRxStats_d>.
    Found 6-bit register for signal <good_bad_status_n>.
    Found 1-bit register for signal <llTakeRxStatsNow_new>.
    Found 1-bit register for signal <pckt_Ovr_Run_d1>.
    Found 1-bit register for signal <pckt_Ovr_Run_d2>.
    Found 1-bit register for signal <pckt_Ovr_Run_d3>.
    Found 1-bit register for signal <pckt_Ovr_Run_d4>.
    Found 1-bit register for signal <pckt_Ovr_Run_d5>.
    Found 1-of-4 decoder for signal <remainder>.
    Found 1-bit register for signal <rx_cmplt_d1>.
    Found 1-bit register for signal <rx_cmplt_d2>.
    Found 1-bit register for signal <rx_cmplt_d3>.
    Found 1-bit register for signal <rx_cmplt_d4>.
    Found 1-bit register for signal <rx_cmplt_d5>.
    Found 1-bit register for signal <rx_Pckt_Rej_d1>.
    Found 1-bit register for signal <rx_Pckt_Rej_d2>.
    Found 1-bit register for signal <rx_Pckt_Rej_d3>.
    Found 1-bit register for signal <rx_Pckt_Rej_d4>.
    Found 1-bit register for signal <rx_Pckt_Rej_d5>.
    Found 1-bit register for signal <rx_Pckt_Rej_ii>.
    Found 1-bit register for signal <rx_pckt_valid_i>.
    Found 1-bit register for signal <rx_sop_i>.
    Found 1-bit register for signal <takeRxStatsNow_d1>.
    Found 1-bit register for signal <takeRxStatsNow_d2>.
    Found 1-bit register for signal <takeRxStatsNow_d3>.
    Found 1-bit register for signal <takeRxStatsNow_or>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  60 D-type flip-flop(s).
	inferred   1 Decoder(s).
Unit <rx_temac_if> synthesized.


Synthesizing Unit <v5_single_gmii_top>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_single_gmii_top.vhd".
WARNING:Xst:1780 - Signal <reset_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <gmii_tx_en_0_i>.
    Found 1-bit register for signal <gmii_tx_er_0_i>.
    Found 8-bit register for signal <gmii_txd_0_i>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <v5_single_gmii_top> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <cs_s_h_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_ce_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_out_s_h<5:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_match_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 7-bit register for signal <addr_out_s_h>.
    Found 1-bit register for signal <cs_out_i<0>>.
    Found 1-bit register for signal <cs_out_s_h<0>>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 28-bit register for signal <rdce_out_i>.
    Found 1-bit register for signal <rnw_s_h>.
    Found 28-bit register for signal <wrce_out_i>.
    Summary:
	inferred  67 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <tx_llink_top>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/tx_llink_top.vhd".
WARNING:Xst:1780 - Signal <t_sM_encoded> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <csfifo2ll_full_reg>.
    Found 1-bit register for signal <csum_ready>.
    Found 1-bit register for signal <lL2CSFIFO_wren_dly1>.
    Found 1-bit register for signal <txFIFO2IP_aFull>.
    Found 10-bit comparator greater for signal <txFIFO2IP_aFull_cmb$cmp_gt0000> created at line 429.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <tx_llink_top> synthesized.


Synthesizing Unit <rx_llink_top>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/rx_llink_top.vhd".
WARNING:Xst:646 - Signal <full_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <empty_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <aempty_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit comparator equal for signal <afull_c$cmp_eq0000> created at line 742.
    Found 1-bit register for signal <afull_d>.
    Found 1-bit register for signal <afull_d1>.
    Found 1-bit register for signal <afull_d2>.
    Found 1-bit register for signal <afull_d3>.
    Found 1-bit register for signal <afull_d4>.
    Found 1-bit register for signal <afull_d5>.
    Found 1-bit register for signal <afull_d6>.
    Found 10-bit subtractor for signal <afullMask>.
    Found 10-bit comparator equal for signal <full_c$cmp_eq0000> created at line 741.
    Found 10-bit updown counter for signal <occupancy_i>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <rx_llink_top> synthesized.


Synthesizing Unit <v5_temac_wrap>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/v5_temac_wrap.vhd".
WARNING:Xst:1305 - Output <EMAC1CLIENTTXSTATSBYTEVLD> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <TXP_0> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <EMAC1CLIENTRXFRAMEDROP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <RGMII_RXD_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <TXP_1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <RGMII_RXD_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <EMAC1CLIENTTXRETRANSMIT> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <EMAC1CLIENTRXSTATSVLD> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MII_TX_EN_0> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MII_TX_EN_1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <CLIENTEMAC1PAUSEVAL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GMII_RX_DV_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <EMAC1CLIENTTXACK> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <GMII_TX_ER_1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <CLIENTEMAC1TXFIRSTBYTE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MII_TX_CLK_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GMII_RX_ER_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <HOSTRDDATA> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <MII_RXD_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MII_RXD_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLIENTEMAC1TXD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <EMAC1CLIENTRXBADFRAME> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <RXN_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RXN_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RGMII_RX_CTL_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <EMAC1CLIENTRXGOODFRAME> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <RGMII_RX_CTL_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <RGMII_TXC_0> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <RGMII_TXC_1> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <EMAC1CLIENTRXD> is never assigned. Tied to value 00000000.
WARNING:Xst:647 - Input <GMII_RXD_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLIENTEMAC1TXUNDERRUN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLIENTEMAC1TXDVLD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <GMII_TX_CLK_1> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <RGMII_TXD_0> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <EMAC1CLIENTRXDVLD> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <RGMII_TXD_1> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <HOSTWRDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RXP_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MII_RX_DV_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RXP_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MII_RX_DV_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <TX_CLIENT_CLK_1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <CLIENTEMAC1TXDVLDMSW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MII_TX_ER_0> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MII_RX_CLK_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MII_RX_CLK_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MII_TX_ER_1> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <EMAC1CLIENTRXSTATSBYTEVLD> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <GMII_TX_EN_1> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <RX_CLIENT_CLK_1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MII_RX_ER_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MII_RX_ER_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <EMAC1CLIENTTXSTATSVLD> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MDIO_1_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLIENTEMAC1PAUSEREQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLIENTEMAC0TXFIRSTBYTE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MII_TXD_0> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <MII_TXD_1> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <EMAC1CLIENTTXSTATS> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <CLIENTEMAC0TXDVLDMSW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <TXN_0> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <TXN_1> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <EMAC1CLIENTTXCOLLISION> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <HOSTMIIMRDY> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <EMAC1CLIENTRXSTATS> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <GMII_TXD_1> is never assigned. Tied to value 00000000.
WARNING:Xst:1305 - Output <RGMII_TX_CTL_0> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <RGMII_TX_CTL_1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <RGMII_RXC_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GMII_RX_CLK_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RGMII_RXC_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <HOSTMIIMSEL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGTCLK_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLIENTEMAC1TXIFGDELAY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGTCLK_P> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <vcc_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_phy_clk_1_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_phy_clk_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tx_phy_clk_0_o> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_gmii_mii_clk1_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_clk_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_clk_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_client_clk_1_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_client_clk1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_clk_1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_client_clk_1_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_client_clk1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rgmii_rxc_1_delay> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rgmii_rxc_0_delay> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <refclk_ibufg_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rESETDONE_1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rESETDONE_0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mii_tx_clk_1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <mDIO_1_T_i> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <mDIO_1_O_i> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <mDC_1_i> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <gtx_clk_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gnd_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gmii_rx_clk_1_delay> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <emac1speedis10100> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eMAC1CLIENTSYNCACQSTATUS_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eMAC1ANINTERRUPT_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eMAC0CLIENTSYNCACQSTATUS_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eMAC0ANINTERRUPT_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_ds> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk62_5_pre_bufg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk62_5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk125_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk125_fb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk125> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <client_clk_1_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <client_clk_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <client_clk_0_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <client_clk_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 12-bit register for signal <idelayctrl_reset_0_r<12:1>>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <v5_temac_wrap> synthesized.


Synthesizing Unit <plb_slave_attachment>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd".
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <valid_plb_type> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_plb_size> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <start_data_phase> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wait_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rdcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_data_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_ce_ld_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_rd_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Register <sl_wrdack_i> equivalent to <sl_wrcomp_i> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrcomp_i> has been removed
    Found 1-bit register for signal <addr_cntl_cs<0>>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 1-bit register for signal <data_timeout>.
    Found 1-bit register for signal <master_id<31>>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 4-bit register for signal <plb_be_reg>.
    Found 1-bit register for signal <plb_masterid_reg<0>>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sl_busy>.
    Found 1-bit register for signal <sl_mbusy_i<0>>.
    Found 1-bit register for signal <sl_mrderr_i<0>>.
    Found 1-bit register for signal <sl_mwrerr_i<0>>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Summary:
	inferred 159 D-type flip-flop(s).
Unit <plb_slave_attachment> synthesized.


Synthesizing Unit <plbv46_slave_single>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd".
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<32:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <plbv46_slave_single> synthesized.


Synthesizing Unit <xps_ll_temac>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v1_01_b/hdl/vhdl/xps_ll_temac.vhd".
WARNING:Xst:647 - Input <LlinkTemac1_SOF_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Temac1Llink_REM> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <LlinkTemac1_DST_RDY_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkTemac1_REM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Temac1Llink_SRC_RDY_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <LlinkTemac1_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkTemac1_SOP_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Temac1Llink_EOF_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <LlinkTemac1_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkTemac1_SRC_RDY_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Temac1Llink_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <Core_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Temac1Llink_EOP_n> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Temac1Llink_SOF_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <LlinkTemac1_EOF_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Temac1Llink_DST_RDY_n> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Temac1Llink_SOP_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <LlinkTemac1_EOP_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temac1Llink_SRC_RDY_n_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temac1Llink_SOP_n_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temac1Llink_SOF_n_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temac1Llink_REM_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temac1Llink_EOP_n_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temac1Llink_EOF_n_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temac1Llink_Data_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temac1Llink_DST_RDY_n_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tPReq1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <soft_hRst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <softEmac1ClientRxStats> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llinkTemac1_SRC_RDY_n_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llinkTemac1_SOP_n_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llinkTemac1_SOF_n_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llinkTemac1_REM_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llinkTemac1_EOP_n_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llinkTemac1_EOF_n_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llinkTemac1_Data_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llinkTemac1_DST_RDY_n_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lLinkTemac1_RST_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <is1RegData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <is0RegData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ip1RegData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ip0RegData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ie1RegData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ie0RegData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eMAC1CLIENTTXRETRANSMIT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eMAC1CLIENTTXCOLLISION> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eMAC1CLIENTTXACK> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eMAC1CLIENTRXGOODFRAME> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eMAC1CLIENTRXFRAMEDROP> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eMAC1CLIENTRXDVLD> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eMAC1CLIENTRXD> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eMAC1CLIENTRXBADFRAME> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dummy<15>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy<14:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dummy<10:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cr1RegData<29:30>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cLIENTEMAC1TXIFGDELAY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RGMII_IOB_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RGMII_IOB_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Temac0Llink_EOP_n>.
    Found 1-bit register for signal <Temac0Llink_SOF_n>.
    Found 4-bit register for signal <Temac0Llink_REM>.
    Found 32-bit register for signal <Temac0Llink_Data>.
    Found 1-bit register for signal <Temac0Llink_SOP_n>.
    Found 1-bit register for signal <Temac0Llink_SRC_RDY_n>.
    Found 1-bit register for signal <Temac0Llink_EOF_n>.
    Found 32-bit register for signal <llinkTemac0_Data_i>.
    Found 1-bit register for signal <llinkTemac0_EOF_n_i>.
    Found 1-bit register for signal <llinkTemac0_EOP_n_i>.
    Found 4-bit register for signal <llinkTemac0_REM_i>.
    Found 1-bit register for signal <llinkTemac0_SOF_n_i>.
    Found 1-bit register for signal <llinkTemac0_SOP_n_i>.
    Found 1-bit register for signal <llinkTemac0_SRC_RDY_n_i>.
    Found 1-bit register for signal <sPLB_Rst_d1>.
    Found 1-bit register for signal <sPLB_Rst_d2>.
    Found 1-bit register for signal <sPLB_Rst_d3>.
    Found 1-bit register for signal <sPLB_Rst_d4>.
    Found 1-bit register for signal <sPLB_Rst_d5>.
    Found 1-bit register for signal <sPLB_Rst_d6>.
    Found 1-bit register for signal <sPLB_Rst_d7>.
    Summary:
	inferred  89 D-type flip-flop(s).
Unit <xps_ll_temac> synthesized.


Synthesizing Unit <hard_ethernet_mac_wrapper>.
    Related source file is "//aristoteles/kimei/pc/Desktop/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux_platform/hdl/hard_ethernet_mac_wrapper.vhd".
Unit <hard_ethernet_mac_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
Release 10.1.03 - edk_generatecore $Revision: 1.1.2.1.4.14.4.11 $ (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Warning: EDIF Netlist being generated
Generated unit <hard_ethernet_mac_wrapper_sync_fifo_v5_0_1>.

End of process call...
Release 10.1.03 - edk_generatecore $Revision: 1.1.2.1.4.14.4.11 $ (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Warning: EDIF Netlist being generated
Generated unit <hard_ethernet_mac_wrapper_sync_fifo_v5_0_2>.

End of process call...
Release 10.1.03 - edk_generatecore $Revision: 1.1.2.1.4.14.4.11 $ (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Warning: EDIF Netlist being generated
Generated unit <hard_ethernet_mac_wrapper_async_fifo_v6_1_1>.

End of process call...
Release 10.1.03 - edk_generatecore $Revision: 1.1.2.1.4.14.4.11 $ (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Warning: EDIF Netlist being generated
Generated unit <hard_ethernet_mac_wrapper_sync_fifo_v5_0_3>.

End of process call...
Release 10.1.03 - edk_generatecore $Revision: 1.1.2.1.4.14.4.11 $ (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Warning: EDIF Netlist being generated
Generated unit <hard_ethernet_mac_wrapper_sync_fifo_v5_0_4>.

End of process call...
Release 10.1.03 - edk_generatecore $Revision: 1.1.2.1.4.14.4.11 $ (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Warning: EDIF Netlist being generated
Generated unit <hard_ethernet_mac_wrapper_async_fifo_v6_1_2>.

End of process call...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 7
 10-bit subtractor                                     : 1
 13-bit subtractor                                     : 1
 17-bit adder carry in                                 : 4
 9-bit subtractor                                      : 1
# Counters                                             : 7
 10-bit updown counter                                 : 1
 13-bit up counter                                     : 2
 2-bit up counter                                      : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 421
 1-bit register                                        : 378
 10-bit register                                       : 1
 13-bit register                                       : 2
 14-bit register                                       : 1
 16-bit register                                       : 5
 17-bit register                                       : 4
 27-bit register                                       : 2
 3-bit register                                        : 1
 32-bit register                                       : 10
 4-bit register                                        : 5
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 9
 9-bit register                                        : 1
# Latches                                              : 2
 2-bit latch                                           : 2
# Comparators                                          : 8
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 13-bit comparator equal                               : 1
 13-bit comparator not equal                           : 1
 2-bit comparator less                                 : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/rxStatsSm_Cs/FSM> on signal <rxStatsSm_Cs[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 00
 sample0to6   | 01
 sample7to13  | 11
 sample14to20 | 10
--------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs/FSM> on signal <rxClSm_Cs[1:3]> with sequential encoding.
---------------------------
 State         | Encoding
---------------------------
 pre_idle      | 000
 idle          | 001
 byte_0        | 010
 byte_1        | 011
 w8_4_stats    | 100
 w8_4_good_bad | 101
 end_of_pckt   | 110
---------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/txClSm_Cs/FSM> on signal <txClSm_Cs[1:3]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 000
 rd_first   | 001
 wait_ack   | 011
 first_byt2 | 010
 rd_nxt     | 110
 nxt_byt2   | 111
------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_DATA_REG/rxD_Reg_CE_i/FSM> on signal <rxD_Reg_CE_i[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_TEMAC_IF_SM/rx_sm_ps/FSM> on signal <rx_sm_ps[1:8]> with one-hot encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 00000001
 sop            | 00000010
 rd_clfifo      | 00001000
 qualify_pckt   | 00010000
 bad_pckt       | 00000100
 clr_pkt_status | 00100000
 eop            | 01000000
 flush_cl_fifo  | 10000000
----------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Hard_Ethernet_MAC/I_RX0/I_RX_LL_IF/I_RX_LL_IF_SM/rx_sm_ps/FSM> on signal <rx_sm_ps[1:4]> with sequential encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 out_of_sync_work_around | 0000
 idle                    | 0001
 rd_rxfifo_once          | unreached
 rd_rsfifo               | 0010
 check_status            | 0011
 sof                     | 0100
 sop                     | 0110
 rd_rxfifo               | 0111
 eof                     | 1000
 dump_pckt               | 0101
-------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps/FSM> on signal <tx_sm_ps[1:3]> with gray encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 idle                   | 000
 rd_csfifo              | 001
 rd_txfifo              | 011
 wr_clfifo_00           | 010
 rd_txfifo_wr_clfifo_01 | 110
 tx_done                | 111
------------------------------------
WARNING:Xst:2404 -  FFs/Latches <sig_wr_addr<12:11>> (without init value) have a constant value of 0 in block <tx_csum_top>.
WARNING:Xst:2404 -  FFs/Latches <DCR_ABus<0:1>> (without init value) have a constant value of 0 in block <registers>.
Loading device for application Rf_Device from file '5vfx30t.nph' in environment C:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.
WARNING:Xst:2677 - Node <addr_out_s_h_6> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <addr_out_s_h_5> of sequential type is unconnected in block <plb_address_decoder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 7
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 7
 10-bit subtractor                                     : 1
 13-bit subtractor                                     : 1
 17-bit adder carry in                                 : 4
 9-bit subtractor                                      : 1
# Counters                                             : 7
 10-bit updown counter                                 : 1
 13-bit up counter                                     : 2
 2-bit up counter                                      : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 1058
 Flip-Flops                                            : 1058
# Latches                                              : 2
 2-bit latch                                           : 2
# Comparators                                          : 8
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 13-bit comparator equal                               : 1
 13-bit comparator not equal                           : 1
 2-bit comparator less                                 : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_0> (without init value) has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sl_mrderr_i_0> (without init value) has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <good_bad_status_n_5> in Unit <rx_temac_if> is equivalent to the following 5 FFs/Latches, which will be removed : <good_bad_status_n_4> <good_bad_status_n_3> <good_bad_status_n_2> <good_bad_status_n_1> <good_bad_status_n_0> 
INFO:Xst:2261 - The FF/Latch <addr_cntl_cs_0> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 
INFO:Xst:2261 - The FF/Latch <eop_i> in Unit <tx_temac_if> is equivalent to the following FF/Latch, which will be removed : <I_TX_TEMAC_IF_SM/eop_i> 
WARNING:Xst:1710 - FF/Latch <tx2ClientUnd_d> (without init value) has a constant value of 0 in block <tx_cl_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clientEmacTxUnd_i> (without init value) has a constant value of 0 in block <tx_cl_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <I_RX_BYTE_CNTR/No_Valid_data_n> of sequential type is unconnected in block <rx_temac_if>.
INFO:Xst:1901 - Instance YES_IO_1.ideld0 in unit v5_gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance YES_IO_1.ideld1 in unit v5_gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance YES_IO_1.ideld2 in unit v5_gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance YES_IO_1.ideld3 in unit v5_gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance YES_IO_1.ideld4 in unit v5_gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance YES_IO_1.ideld5 in unit v5_gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance YES_IO_1.ideld6 in unit v5_gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance YES_IO_1.ideld7 in unit v5_gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance YES_IO_1.ideldv in unit v5_gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance YES_IO_1.ideler in unit v5_gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance SINGLE_GMII.IO_YES_01.gmii_rxc0_delay in unit v5_temac_wrap of type IDELAY has been replaced by IODELAY
WARNING:Xst:1294 - Latch <bytes_Valid_0> is equivalent to a wire in block <tx_temac_if>.
WARNING:Xst:1294 - Latch <bytes_Valid_1> is equivalent to a wire in block <tx_temac_if>.
INFO:Xst:2261 - The FF/Latch <start_addr_11> in Unit <tx_csum_top> is equivalent to the following FF/Latch, which will be removed : <start_addr_12> 

Optimizing unit <hard_ethernet_mac_wrapper> ...

Optimizing unit <reg_tp> ...

Optimizing unit <reg_is> ...

Optimizing unit <reg_ip> ...

Optimizing unit <tx_csum_top> ...

Optimizing unit <tx_csum_mux> ...

Optimizing unit <rx_footer> ...

Optimizing unit <rx_temac_if_sm> ...

Optimizing unit <rx_data_reg> ...

Optimizing unit <rx_csum_top> ...

Optimizing unit <counter_f> ...

Optimizing unit <addr_iet_inc_ip_bus> ...

Optimizing unit <tx_cl_if> ...

Optimizing unit <rx_cl_if> ...

Optimizing unit <v5_gmii_if> ...

Optimizing unit <registers> ...

Optimizing unit <tx_csum_top_wrapper> ...

Optimizing unit <tx_temac_if> ...

Optimizing unit <rx_temac_if> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <tx_ll_if> ...

Optimizing unit <rx_llink_top> ...

Optimizing unit <v5_temac_wrap> ...

Optimizing unit <plb_slave_attachment> ...

Optimizing unit <xps_ll_temac> ...
WARNING:Xst:1710 - FF/Latch <Hard_Ethernet_MAC/I_REGISTERS/IS0_I/reg_data_30> (without init value) has a constant value of 0 in block <hard_ethernet_mac_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Hard_Ethernet_MAC/I_REGISTERS/IP0_I/reg_data_30> (without init value) has a constant value of 0 in block <hard_ethernet_mac_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_31> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_30> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_24> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_23> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_22> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_21> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_20> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_19> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_18> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_17> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_16> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_be_reg_3> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_be_reg_2> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_be_reg_1> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_be_reg_0> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_be_i_3> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_be_i_2> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_be_i_1> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_be_i_0> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_27> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_26> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_25> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_24> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_23> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_22> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_21> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_20> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_19> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_18> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_17> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_16> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_15> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_14> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_13> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_27> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_26> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_25> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_23> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_24> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_22> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_17> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_21> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_16> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_15> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_27> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_20> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_26> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_14> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_12> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_24> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_25> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_19> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_18> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_23> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_22> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_17> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_16> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_21> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_15> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_20> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_13> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_14> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_12> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_7> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_6> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_FrameDrop_i> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxFrameDrop_p1> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStatsVld_d> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_0> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_1> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_2> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_5> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_6> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_7> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_8> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_9> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_10> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_11> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_12> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_13> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_14> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_15> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_16> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_17> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_18> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_19> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_20> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_21> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_22> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_23> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_24> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_25> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_p1_26> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/clFifoOverflow_i> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_StatsVld_i> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxFrameDrop_d> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_0> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_1> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_2> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_10> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_11> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_StatsVld_id1> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_6> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_5> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_12> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_13> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_7> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_8> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_14> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_9> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_20> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_15> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_16> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_21> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_22> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_17> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_24> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_23> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_18> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_19> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_25> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_26> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/takeRxStatsNow_p2> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_0> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_1> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_2> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_5> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_6> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_7> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_8> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_11> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_10> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_9> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_13> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_12> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_14> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_20> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_15> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_22> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_21> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_16> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_17> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_23> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_18> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_19> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_24> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_25> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/cl_If2Rx_Stats_i_26> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_TEMAC_IF_SM/abortWrite_i> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_TEMAC_IF_SM/AbortWrite> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_26> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_25> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_24> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_23> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_22> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_21> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_20> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_19> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_18> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_17> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_16> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_15> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_14> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_13> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_12> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_11> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_10> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_9> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_8> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_7> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_6> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_5> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_2> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_1> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_0> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/cs_begin_0> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/cs_begin_1> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/cs_begin_2> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/cs_begin_15> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/client2TxColl_i> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/client2TxRetran_i> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/emacClientTxRetran_d> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/emacClientTxColl_d> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
FlipFlop Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/eop_1i has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <hard_ethernet_mac_wrapper> :
	Found 12-bit shift register for signal <Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/idelayctrl_reset_0_r_12>.
	Found 6-bit shift register for signal <Hard_Ethernet_MAC/I_RX0/I_RX_LL_IF/I_RX_FOOTER/eop_7i>.
	Found 8-bit shift register for signal <Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/sig_delayed_eop_7>.
	Found 2-bit shift register for signal <Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/ClientEmacTxdVld_d1>.
	Found 7-bit shift register for signal <Hard_Ethernet_MAC/sPLB_Rst_d7>.
Unit <hard_ethernet_mac_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 905
 Flip-Flops                                            : 905
# Shift Registers                                      : 5
 12-bit shift register                                 : 1
 2-bit shift register                                  : 1
 6-bit shift register                                  : 1
 7-bit shift register                                  : 1
 8-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/hard_ethernet_mac_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 768

Cell Usage :
# BELS                             : 1126
#      GND                         : 1
#      INV                         : 19
#      LUT1                        : 24
#      LUT2                        : 114
#      LUT3                        : 118
#      LUT4                        : 124
#      LUT5                        : 141
#      LUT6                        : 292
#      MUXCY                       : 155
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 132
# FlipFlops/Latches                : 938
#      FD                          : 11
#      FDC                         : 113
#      FDCE                        : 74
#      FDE                         : 10
#      FDPE                        : 33
#      FDR                         : 282
#      FDRE                        : 382
#      FDRS                        : 10
#      FDRSE                       : 4
#      FDS                         : 9
#      FDSE                        : 7
#      LDC                         : 2
#      ODDR                        : 1
# Shift Registers                  : 16
#      SRL16E                      : 11
#      SRLC16E                     : 5
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 1
#      IBUFG                       : 1
# Others                           : 20
#      hard_ethernet_mac_wrapper_async_fifo_v6_1_1: 1
#      hard_ethernet_mac_wrapper_async_fifo_v6_1_2: 1
#      hard_ethernet_mac_wrapper_sync_fifo_v5_0_1: 1
#      hard_ethernet_mac_wrapper_sync_fifo_v5_0_2: 1
#      hard_ethernet_mac_wrapper_sync_fifo_v5_0_3: 1
#      hard_ethernet_mac_wrapper_sync_fifo_v5_0_4: 1
#      IDELAYCTRL                  : 2
#      IODELAY                     : 11
#      TEMAC                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx30tff665-1 


Slice Logic Utilization: 
 Number of Slice Registers:             938  out of  20480     4%  
 Number of Slice LUTs:                  848  out of  20480     4%  
    Number used as Logic:               832  out of  20480     4%  
    Number used as Memory:               16  out of   6080     0%  
       Number used as SRL:               16

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1193
   Number with an unused Flip Flop:     255  out of   1193    21%  
   Number with an unused LUT:           345  out of   1193    28%  
   Number of fully used LUT-FF pairs:   593  out of   1193    49%  
   Number of unique control sets:       121

IO Utilization: 
 Number of IOs:                         768
 Number of bonded IOBs:                   1  out of    360     0%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                             | Clock buffer(FF name)                                                              | Load  |
-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------+
SPLB_Clk                                                                                                                 | NONE(Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31)            | 271   |
Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_gmii_mii_clk0_temp(Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_gmii_mii_clk0_temp1:O)| BUFG(*)(Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii_txd_0_i_7)| 21    |
GMII_RX_CLK_0                                                                                                            | IODELAY+BUFG                                                                       | 10    |
LlinkTemac0_CLK                                                                                                          | NONE(Hard_Ethernet_MAC/I_RX0/afull_d)                                              | 584   |
Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/rx_client_clk_0_o                                                                   | BUFG                                                                               | 47    |
Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/rx_pckt_valid(Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/rx_pckt_valid1:O)              | NONE(*)(Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/rem_enc_1)                           | 2     |
Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_client_clk_0_o                                                                   | BUFG                                                                               | 5     |
REFCLK                                                                                                                   | NONE(Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/Mshreg_idelayctrl_reset_0_r_12)          | 14    |
-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                             | Buffer(FF name)                                                                   | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------+
Hard_Ethernet_MAC/lLinkTemac0_RST_i(Hard_Ethernet_MAC/lLinkTemac0_RST_i1:O)                                                                                                | NONE(Hard_Ethernet_MAC/Temac0Llink_SOF_n)                                         | 110   |
Hard_Ethernet_MAC/sPLB_Rst_d72(Hard_Ethernet_MAC/sPLB_Rst_d72:Q)                                                                                                           | NONE(Hard_Ethernet_MAC/I_REGISTERS/softRead0_d1)                                  | 45    |
Hard_Ethernet_MAC/hRst(Hard_Ethernet_MAC/hRst1:O)                                                                                                                          | NONE(Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TXD_2)| 32    |
Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/combo_rset(Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/combo_rset1:O)                                                | NONE(Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rx_Cmplt_d)                 | 13    |
Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/LLTemac_Rst_qual2(Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/LLTemac_Rst_qual21:O)                                                        | NONE(Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/emacClientRxStats_d_3)                 | 10    |
SPLB_Rst                                                                                                                                                                   | NONE                                                                              | 7     |
Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_TEMAC_IF_SM/cl_If2Rx_GoodFrame_d1_or0000(Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_TEMAC_IF_SM/cl_If2Rx_GoodFrame_d1_or00001:O)| NONE(Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_TEMAC_IF_SM/cl_If2Rx_GoodFrame_d1)| 3     |
Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStatsVld_d_or0000(Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStatsVld_d_or00001:O)          | NONE(Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/emacClientRxStats_d_4)      | 2     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.670ns (Maximum Frequency: 214.133MHz)
   Minimum input arrival time before clock: 4.626ns
   Maximum output required time after clock: 4.178ns
   Maximum combinational path delay: 2.457ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 3.565ns (frequency: 280.505MHz)
  Total number of paths / destination ports: 1416 / 414
-------------------------------------------------------------------------
Delay:               3.565ns (Levels of Logic = 3)
  Source:            Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_5 (FF)
  Destination:       Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_5 to Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.471   0.973  Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_5 (Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_5)
     LUT5:I0->O            1   0.094   0.710  Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I/CS75 (Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I/CS75)
     LUT4:I1->O           12   0.094   1.129  Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I/CS98 (Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/address_match_early)
     LUT6:I0->O            2   0.094   0.000  Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS1 (Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<9>)
     FDRE:D                   -0.018          Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_9
    ----------------------------------------
    Total                      3.565ns (0.753ns logic, 2.812ns route)
                                       (21.1% logic, 78.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_gmii_mii_clk0_temp'
  Clock period: 0.807ns (frequency: 1239.157MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               0.807ns (Levels of Logic = 0)
  Source:            Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii_tx_er_0_i (FF)
  Destination:       Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TX_ER (FF)
  Source Clock:      Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_gmii_mii_clk0_temp rising
  Destination Clock: Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_gmii_mii_clk0_temp rising

  Data Path: Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii_tx_er_0_i to Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TX_ER
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.471   0.336  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii_tx_er_0_i (Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii_tx_er_0_i)
     FDC:D                    -0.018          Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TX_ER
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LlinkTemac0_CLK'
  Clock period: 4.670ns (frequency: 214.133MHz)
  Total number of paths / destination ports: 27995 / 1152
-------------------------------------------------------------------------
Delay:               4.670ns (Levels of Logic = 20)
  Source:            Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/lLTemac_SOF_n_d4 (FF)
  Destination:       Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/checksum_a_15 (FF)
  Source Clock:      LlinkTemac0_CLK rising
  Destination Clock: LlinkTemac0_CLK rising

  Data Path: Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/lLTemac_SOF_n_d4 to Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/checksum_a_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   1.074  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/lLTemac_SOF_n_d4 (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/lLTemac_SOF_n_d4)
     LUT6:I0->O            8   0.094   0.518  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/new_lL2TXFIFO_Wren_i25 (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/new_lL2TXFIFO_Wren_i25)
     LUT6:I5->O           16   0.094   0.658  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/checksum_a_mux0002<0>11 (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/N01)
     LUT5:I3->O            1   0.094   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_lut<0> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<0> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<1> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<2> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<3> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<4> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<5> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<6> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<7> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<8> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<9> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<10> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<11> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<12> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<13> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<14> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<14>)
     XORCY:CI->O           1   0.357   0.480  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_xor<15> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/checksum_a_share0000<15>)
     LUT6:I5->O            1   0.094   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/checksum_a_mux0000<15>1 (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/checksum_a_mux0000<15>)
     FDR:D                    -0.018          Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/checksum_a_15
    ----------------------------------------
    Total                      4.670ns (1.940ns logic, 2.730ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/rx_client_clk_0_o'
  Clock period: 2.583ns (frequency: 387.147MHz)
  Total number of paths / destination ports: 85 / 37
-------------------------------------------------------------------------
Delay:               2.583ns (Levels of Logic = 2)
  Source:            Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2 (FF)
  Destination:       Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2 (FF)
  Source Clock:      Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/rx_client_clk_0_o rising
  Destination Clock: Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/rx_client_clk_0_o rising

  Data Path: Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2 to Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.471   1.135  Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2 (Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2)
     LUT6:I0->O            1   0.094   0.789  Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2-In_SW0 (N22)
     LUT5:I1->O            1   0.094   0.000  Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2-In (Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2-In)
     FDC:D                    -0.018          Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2
    ----------------------------------------
    Total                      2.583ns (0.659ns logic, 1.924ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_client_clk_0_o'
  Clock period: 1.700ns (frequency: 588.235MHz)
  Total number of paths / destination ports: 10 / 3
-------------------------------------------------------------------------
Delay:               1.700ns (Levels of Logic = 1)
  Source:            Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/txClSm_Cs_FSM_FFd2 (FF)
  Destination:       Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/txClSm_Cs_FSM_FFd2 (FF)
  Source Clock:      Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_client_clk_0_o rising
  Destination Clock: Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_client_clk_0_o rising

  Data Path: Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/txClSm_Cs_FSM_FFd2 to Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/txClSm_Cs_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.471   1.135  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/txClSm_Cs_FSM_FFd2 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/txClSm_Cs_FSM_FFd2)
     LUT6:I0->O            1   0.094   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/txClSm_Cs_FSM_FFd2-In1 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/txClSm_Cs_FSM_FFd2-In)
     FDC:D                    -0.018          Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/txClSm_Cs_FSM_FFd2
    ----------------------------------------
    Total                      1.700ns (0.565ns logic, 1.135ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REFCLK'
  Clock period: 1.889ns (frequency: 529.381MHz)
  Total number of paths / destination ports: 13 / 12
-------------------------------------------------------------------------
Delay:               1.889ns (Levels of Logic = 0)
  Source:            Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/Mshreg_idelayctrl_reset_0_r_12 (FF)
  Destination:       Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/idelayctrl_reset_0_r_12 (FF)
  Source Clock:      REFCLK rising
  Destination Clock: REFCLK rising

  Data Path: Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/Mshreg_idelayctrl_reset_0_r_12 to Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/idelayctrl_reset_0_r_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.889   0.000  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/Mshreg_idelayctrl_reset_0_r_12 (Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/Mshreg_idelayctrl_reset_0_r_12)
     FDE:D                    -0.018          Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/idelayctrl_reset_0_r_12
    ----------------------------------------
    Total                      1.889ns (1.889ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 234 / 234
-------------------------------------------------------------------------
Offset:              1.505ns (Levels of Logic = 1)
  Source:            SPLB_Rst (PAD)
  Destination:       Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: SPLB_Rst to Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I1->O           10   0.094   0.385  Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr1 (Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr)
     FDRE:R                    0.573          Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2
    ----------------------------------------
    Total                      1.505ns (1.120ns logic, 0.385ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_gmii_mii_clk0_temp'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              0.798ns (Levels of Logic = 1)
  Source:            SPLB_Rst (PAD)
  Destination:       Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr (FF)
  Destination Clock: Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_gmii_mii_clk0_temp rising

  Data Path: SPLB_Rst to Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O           34   0.094   0.464  Hard_Ethernet_MAC/hRst1 (Hard_Ethernet_MAC/hRst)
     ODDR:R                    0.000          Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr
    ----------------------------------------
    Total                      0.798ns (0.334ns logic, 0.464ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GMII_RX_CLK_0'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.336ns (Levels of Logic = 0)
  Source:            Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.ideldv:DATAOUT (PAD)
  Destination:       Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_DV_TO_MAC (FF)
  Destination Clock: GMII_RX_CLK_0 rising

  Data Path: Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.ideldv:DATAOUT to Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_DV_TO_MAC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        1   0.000   0.336  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.ideldv (Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_RX_DV_DLY)
     FDC:D                    -0.018          Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_DV_TO_MAC
    ----------------------------------------
    Total                      0.336ns (0.000ns logic, 0.336ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LlinkTemac0_CLK'
  Total number of paths / destination ports: 5359 / 1135
-------------------------------------------------------------------------
Offset:              4.626ns (Levels of Logic = 21)
  Source:            LlinkTemac0_RST (PAD)
  Destination:       Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/checksum_a_15 (FF)
  Destination Clock: LlinkTemac0_CLK rising

  Data Path: LlinkTemac0_RST to Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/checksum_a_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I1->O          290   0.094   1.244  Hard_Ethernet_MAC/lLinkTemac0_RST_i1 (Hard_Ethernet_MAC/lLinkTemac0_RST_i)
     LUT6:I0->O            2   0.094   0.485  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/lLTemac_Data_i<15>1 (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/lLTemac_Data_i<15>)
     LUT3:I2->O            1   0.094   0.710  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/checksum_a_mux0001<0>1 (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/checksum_a_mux0001<0>)
     LUT5:I2->O            1   0.094   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_lut<0> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<0> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<1> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<2> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<3> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<4> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<5> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<6> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<7> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<8> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<9> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<10> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<11> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<12> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<13> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<14> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_cy<14>)
     XORCY:CI->O           1   0.357   0.480  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/Madd_checksum_a_share0000_xor<15> (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/checksum_a_share0000<15>)
     LUT6:I5->O            1   0.094   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/checksum_a_mux0000<15>1 (Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/checksum_a_mux0000<15>)
     FDR:D                    -0.018          Hard_Ethernet_MAC/I_TX0/I_TX_LL_IF/GEN_TXCSUM.I_TXCSUM/I_TXCSUM_CALC/checksum_a_15
    ----------------------------------------
    Total                      4.626ns (1.707ns logic, 2.919ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/rx_client_clk_0_o'
  Total number of paths / destination ports: 23 / 21
-------------------------------------------------------------------------
Offset:              1.496ns (Levels of Logic = 2)
  Source:            Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/I_RX_CLIENT_FIFO:Almost_full (PAD)
  Destination:       Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2 (FF)
  Destination Clock: Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/rx_client_clk_0_o rising

  Data Path: Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/I_RX_CLIENT_FIFO:Almost_full to Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    hard_ethernet_mac_wrapper_async_fifo_v6_1_2:Almost_full    5   0.000   0.598  Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/I_RX_CLIENT_FIFO (Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/almostFull)
     LUT6:I4->O            1   0.094   0.710  Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2-In_SW1 (N23)
     LUT5:I2->O            1   0.094   0.000  Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2-In (Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2-In)
     FDC:D                    -0.018          Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2
    ----------------------------------------
    Total                      1.496ns (0.188ns logic, 1.308ns route)
                                       (12.6% logic, 87.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_client_clk_0_o'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              1.322ns (Levels of Logic = 1)
  Source:            LlinkTemac0_RST (PAD)
  Destination:       Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/pipeIt2 (FF)
  Destination Clock: Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_client_clk_0_o rising

  Data Path: LlinkTemac0_RST to Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/pipeIt2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I1->O          290   0.094   0.511  Hard_Ethernet_MAC/lLinkTemac0_RST_i1 (Hard_Ethernet_MAC/lLinkTemac0_RST_i)
     FDR:R                     0.573          Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/pipeIt2
    ----------------------------------------
    Total                      1.322ns (0.811ns logic, 0.511ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 256 / 256
-------------------------------------------------------------------------
Offset:              3.013ns (Levels of Logic = 2)
  Source:            Hard_Ethernet_MAC/sPLB_Rst_d72 (FF)
  Destination:       Hard_Ethernet_MAC/I_RX0/I_RX_STATUS_FIFO:SINIT (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: Hard_Ethernet_MAC/sPLB_Rst_d72 to Hard_Ethernet_MAC/I_RX0/I_RX_STATUS_FIFO:SINIT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q           148   0.471   0.725  Hard_Ethernet_MAC/sPLB_Rst_d72 (Hard_Ethernet_MAC/sPLB_Rst_d72)
     LUT2:I0->O          290   0.094   1.244  Hard_Ethernet_MAC/lLinkTemac0_RST_i1 (Hard_Ethernet_MAC/lLinkTemac0_RST_i)
     LUT6:I0->O           10   0.094   0.385  Hard_Ethernet_MAC/I_RX0/comboFifoReset1 (Hard_Ethernet_MAC/I_RX0/comboFifoReset)
    hard_ethernet_mac_wrapper_sync_fifo_v5_0_3:SINIT        0.000          Hard_Ethernet_MAC/I_RX0/I_RX_STATUS_FIFO
    ----------------------------------------
    Total                      3.013ns (0.659ns logic, 2.354ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LlinkTemac0_CLK'
  Total number of paths / destination ports: 3611 / 212
-------------------------------------------------------------------------
Offset:              4.178ns (Levels of Logic = 8)
  Source:            Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/byte_cnt_data_12 (FF)
  Destination:       Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO:Din<15> (PAD)
  Source Clock:      LlinkTemac0_CLK rising

  Data Path: Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/byte_cnt_data_12 to Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO:Din<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.471   0.989  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/byte_cnt_data_12 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/byte_cnt_data_12)
     LUT5:I0->O            1   0.094   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_lut<6> (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_lut<6>)
     MUXCY:S->O            1   0.372   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_cy<6> (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_cy<7> (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_cy<8> (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_cy<9> (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_cy<9>)
     MUXCY:CI->O           2   0.254   0.581  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_cy<10> (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/mux_data_out_cmp_le0000)
     LUT3:I1->O           16   0.094   1.151  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/mux_data_out<0>11 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/N01)
     LUT6:I0->O            0   0.094   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_DATA_MUX/wFIFO2TxClient_i<9>1 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/TXFIFO2TxClient<9>)
    hard_ethernet_mac_wrapper_async_fifo_v6_1_1:Din<6>        0.000          Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO
    ----------------------------------------
    Total                      4.178ns (1.457ns logic, 2.721ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_gmii_mii_clk0_temp'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              0.607ns (Levels of Logic = 0)
  Source:            Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr (FF)
  Destination:       GMII_TX_CLK_0 (PAD)
  Source Clock:      Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_gmii_mii_clk0_temp rising

  Data Path: Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr to GMII_TX_CLK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.607   0.000  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr (GMII_TX_CLK_0)
    ----------------------------------------
    Total                      0.607ns (0.607ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_client_clk_0_o'
  Total number of paths / destination ports: 31 / 11
-------------------------------------------------------------------------
Offset:              1.945ns (Levels of Logic = 1)
  Source:            Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/txClSm_Cs_FSM_FFd3 (FF)
  Destination:       Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:CLIENTEMAC0TXDVLD (PAD)
  Source Clock:      Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/tx_client_clk_0_o rising

  Data Path: Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/txClSm_Cs_FSM_FFd3 to Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:CLIENTEMAC0TXDVLD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.471   1.039  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/txClSm_Cs_FSM_FFd3 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/txClSm_Cs_FSM_FFd3)
     LUT5:I0->O            2   0.094   0.341  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/clientEmacTxdVld_int1 (Hard_Ethernet_MAC/cLIENTEMAC0TXDVLD)
    TEMAC:CLIENTEMAC0TXDVLD        0.000          Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    ----------------------------------------
    Total                      1.945ns (0.565ns logic, 1.380ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GMII_RX_CLK_0'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.807ns (Levels of Logic = 0)
  Source:            Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_DV_TO_MAC (FF)
  Destination:       Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:PHYEMAC0RXDV (PAD)
  Source Clock:      GMII_RX_CLK_0 rising

  Data Path: Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_DV_TO_MAC to Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:PHYEMAC0RXDV
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_DV_TO_MAC (Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_DV_TO_MAC)
    TEMAC:PHYEMAC0RXDV         0.000          Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/rx_pckt_valid'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.736ns (Levels of Logic = 0)
  Source:            Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/rem_enc_1 (LATCH)
  Destination:       Hard_Ethernet_MAC/I_RX0/I_RX_FIFO:DIN<1> (PAD)
  Source Clock:      Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/rx_pckt_valid falling

  Data Path: Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/rem_enc_1 to Hard_Ethernet_MAC/I_RX0/I_RX_FIFO:DIN<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              0   0.736   0.000  Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/rem_enc_1 (Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/rem_enc_1)
    hard_ethernet_mac_wrapper_sync_fifo_v5_0_4:DIN<1>        0.000          Hard_Ethernet_MAC/I_RX0/I_RX_FIFO
    ----------------------------------------
    Total                      0.736ns (0.736ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/rx_client_clk_0_o'
  Total number of paths / destination ports: 27 / 21
-------------------------------------------------------------------------
Offset:              1.420ns (Levels of Logic = 1)
  Source:            Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2 (FF)
  Destination:       Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/I_RX_CLIENT_FIFO:Din<18> (PAD)
  Source Clock:      Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/rx_client_clk_0_o rising

  Data Path: Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2 to Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/I_RX_CLIENT_FIFO:Din<18>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.471   0.855  Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2 (Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/rxClSm_Cs_FSM_FFd2)
     LUT5:I1->O            0   0.094   0.000  Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/endOfTheFrameMarker1 (Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/endOfTheFrameMarker)
    hard_ethernet_mac_wrapper_async_fifo_v6_1_2:Din<18>        0.000          Hard_Ethernet_MAC/I_RX0/I_RX_TEMAC_IF/I_RX_CL_IF/I_RX_CLIENT_FIFO
    ----------------------------------------
    Total                      1.420ns (0.565ns logic, 0.855ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 236 / 134
-------------------------------------------------------------------------
Delay:               2.457ns (Levels of Logic = 2)
  Source:            Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO:Wr_count<3> (PAD)
  Destination:       Hard_Ethernet_MAC/I_TX0/I_TX_FIFO:RD_EN (PAD)

  Data Path: Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO:Wr_count<3> to Hard_Ethernet_MAC/I_TX0/I_TX_FIFO:RD_EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    hard_ethernet_mac_wrapper_async_fifo_v6_1_1:Wr_count<3>    2   0.000   0.794  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/wr_cnt<3>)
     LUT4:I0->O            6   0.094   1.000  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/cl_Fifo_full_int1 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/cl_Fifo_full)
     LUT5:I0->O           96   0.094   0.475  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/iP2TXFIFO_RdReq_i1 (Hard_Ethernet_MAC/I_TX0/ip2TXFIFO_RdReq)
    hard_ethernet_mac_wrapper_sync_fifo_v5_0_2:RD_EN        0.000          Hard_Ethernet_MAC/I_TX0/I_TX_FIFO
    ----------------------------------------
    Total                      2.457ns (0.188ns logic, 2.269ns route)
                                       (7.7% logic, 92.3% route)

=========================================================================


Total REAL time to Xst completion: 108.00 secs
Total CPU time to Xst completion: 108.55 secs
 
--> 

Total memory usage is 502972 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  620 (   0 filtered)
Number of infos    :   38 (   0 filtered)

