I 000051 55 2489          1739231012574 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739231012575 2025.02.10 18:43:32)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code e0e0b5b3e5b7e0f7e2b3f2bae5e6e5e6b4e7e7e6e2)
	(_ent
		(_time 1739231012565)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 3866          1739231012664 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739231012665 2025.02.10 18:43:32)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 3e3e393a63693e28333a7a646a3936386a383b386a)
	(_ent
		(_time 1739231012662)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000049 55 1092          1739231012700 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739231012701 2025.02.10 18:43:32)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 5d5c5f5e0a0a004b085f19070d5b595b595b585a5f)
	(_ent
		(_time 1739231012698)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 1966          1739231012731 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1739231012732 2025.02.10 18:43:32)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 7c7c777d7a2a2b6b7b7e6e27287a7f7b787a757a2a)
	(_ent
		(_time 1739231012729)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000101000000000000010010011"\))(1(_string \"00000001010000000000000100010011"\))(2(_string \"00000010010100000000000110010011"\))(3(_string \"00000110010000000000001000010011"\))(4(_string \"00000000001100001001001010010011"\))(5(_string \"01000000010100101000010100110011"\))(6(_string \"00000000000100101101001100010011"\))(7(_string \"00000000000000100000010001100011"\))(8(_string \"00000010000000000000001100010011"\))(9(_string \"00000000110000000000001110010011"\))(10(_string \"00000000011100110010000000100011"\))(11(_string \"00000000011100110010001000100011"\))(12(_string \"00000000011100110010010000100011"\))(13(_string \"00000000011100110010011000100011"\))(14(_string \"00000000000000000000000000010011"\))(15(_string \"00000000000000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_var(_int address_offset -2 0 47(_prcs 0)))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 11376         1739231012763 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1739231012764 2025.02.10 18:43:32)
	(_source(\../src/instruction_memory_program.vhd\))
	(_parameters tan)
	(_code ababa0fcacfdfcbcacfeb9f0ffada8acafada2adfd)
	(_ent
		(_time 1739231012758)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_port(_int debug_clk -1 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 2 0 13(_ent(_in))))
		(_port(_int debug_data 1 0 14(_ent(_inout))))
		(_port(_int debug_we -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 21(_array 3((_to i 0 i 127)))))
		(_sig(_int mem 4 0 22(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 33(_prcs 0)))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(7)))))
			(line__43(_arch 1 0 43(_prcs(_trgt(5)(7))(_sens(1)(3)(6)(4)(5))(_dssslsensitivity 3)(_mon))))
		)
		(_subprogram
			(_int is_valid_address 2 0 25(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1397          1739231012796 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739231012797 2025.02.10 18:43:32)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code cacac99fc89c9bdcc1cf8c90cecdcecdc8cc9ccc99)
	(_ent
		(_time 1739231012794)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739231012837 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739231012838 2025.02.10 18:43:32)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code eaeaebb9edbdebfdbae4f8b0edecb9edefecbfece3)
	(_ent
		(_time 1739231012834)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1671          1739231012875 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739231012876 2025.02.10 18:43:32)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 1919121e114f1c0f1a4b0b434c1c4f1e1c1f4c1f10)
	(_ent
		(_time 1739231012873)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 630           1739231012901 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739231012902 2025.02.10 18:43:32)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 2828292d227f7d3e7c2f3b72712e292e7d2e2c2e2a)
	(_ent
		(_time 1739231012899)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739231012923 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739231012924 2025.02.10 18:43:32)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 47474545131116504546551d1541134042404f4145)
	(_ent
		(_time 1739231012921)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000040 55 605 1739231012942 types_pkg
(_unit VHDL(types_pkg 0 4)
	(_version vf5)
	(_time 1739231012943 2025.02.10 18:43:32)
	(_source(\../src/types_pk.vhd\))
	(_parameters tan)
	(_code 57565055590103415203440e505057510551505053)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~15 0 7(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 7(_array 0((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~152 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 10(_array 2((_to i 0 i 128)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000049 55 2219          1739231012949 behavior
(_unit VHDL(ricsvcore_tb 0 9(behavior 0 12))
	(_version vf5)
	(_time 1739231012950 2025.02.10 18:43:32)
	(_source(\../src/riscv_tb.vhd\))
	(_parameters tan)
	(_code 57565654590000405056410d055101505551525201)
	(_ent
		(_time 1739231012945)
	)
	(_comp
		(RICSVCORE
			(_object
				(_port(_int clock -1 0 16(_ent (_in))))
				(_port(_int resetbar -1 0 17(_ent (_in))))
				(_port(_int debug_mem_out -2 0 18(_ent (_out))))
				(_port(_int debug_reg_out -3 0 19(_ent (_out))))
				(_port(_int debug_pc_out 0 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 36(_comp RICSVCORE)
		(_port
			((clock)(clk))
			((resetbar)(rst))
			((debug_mem_out)(mem_out))
			((debug_reg_out)(reg_out))
			((debug_pc_out)(pc_out))
		)
		(_use(_implicit)
			(_port
				((clock)(clock))
				((resetbar)(resetbar))
				((debug_mem_out)(debug_mem_out))
				((debug_reg_out)(debug_reg_out))
				((debug_pc_out)(debug_pc_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_cnst(_int CLK_PERIOD -4 0 25(_arch((ns 4621819117588971520)))))
		(_sig(_int clk -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 29(_arch(_uni((i 2))))))
		(_sig(_int mem_out -2 0 30(_arch(_uni))))
		(_sig(_int reg_out -3 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 32(_arch(_uni))))
		(_cnst(_int \CLK_PERIOD/2\ -4 0 0(_int gms(_code 1))))
		(_prcs
			(stim_process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.mem_array(1 mem_array)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext std.standard.TIME(2 TIME)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1920103747 544501349 1981825872 1702194273 8250)
		(1970104659 1769234796 1713401455 1936289385 543450472 1702127201 892477554 1818435637 543908719 1818458467 29541)
	)
	(_model . behavior 2 -1)
)
I 000040 55 605 1739231012987 types_pkg
(_unit VHDL(types_pkg 0 4)
	(_version vf5)
	(_time 1739231012988 2025.02.10 18:43:32)
	(_source(\../src/debug_pkg.vhd\))
	(_parameters tan)
	(_code 8687818989d0d290838895df81818680d480818182)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~15 0 5(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 5(_array 0((_to i 0 i 1023)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~152 0 7(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 7(_array 2((_to i 0 i 31)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 2765          1739231013003 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739231013004 2025.02.10 18:43:33)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 96969499c3c0c7809292d5cdc2909790c591939097)
	(_ent
		(_time 1739231013000)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000044 55 1165          1739231013043 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739231013044 2025.02.10 18:43:33)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code b5b4b6e0b2e2b7a3b0b2a7efe5b3e1b0e3b3b6b3e3)
	(_ent
		(_time 1739231013041)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1020          1739231013068 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739231013069 2025.02.10 18:43:33)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code d4d5d786d380d6c281d4c18f8dd3d4d2d7d182d280)
	(_ent
		(_time 1739231013066)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 765           1739231013093 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739231013094 2025.02.10 18:43:33)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code e4e5e0b6e2b3b9f3e0b4f1beb7e2e5e2e7e2b6e2b0)
	(_ent
		(_time 1739231013091)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1739231013122 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739231013123 2025.02.10 18:43:33)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 03030e05545403150706165907050a055705570504)
	(_ent
		(_time 1739231013120)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1141          1739231013154 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739231013155 2025.02.10 18:43:33)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code 222220267674743526203379712426242b24772425)
	(_ent
		(_time 1739231013152)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1739231013193 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739231013194 2025.02.10 18:43:33)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 51505552530301475001450b045754565356515752)
	(_ent
		(_time 1739231013191)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739231013217 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739231013218 2025.02.10 18:43:33)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 61616c6166363c776167783b366768676567686767)
	(_ent
		(_time 1739231013215)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 5540          1739231013242 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739231013243 2025.02.10 18:43:33)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 80808d8e84d7d19780d099dad58685878886898684)
	(_ent
		(_time 1739231013240)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739231013273 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739231013274 2025.02.10 18:43:33)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code 9f9f9d909fc9c98899ca8ec4cc999b999699ca9998)
	(_ent
		(_time 1739231013271)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 949           1739231013296 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739231013297 2025.02.10 18:43:33)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code afafadf8aff9f9b8a9fabef4fca9aba9a6a9faa9a8)
	(_ent
		(_time 1739231013294)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 75166         1739231013325 Behavioral
(_unit VHDL(data_memory 0 7(behavioral 0 23))
	(_version vf5)
	(_time 1739231013326 2025.02.10 18:43:33)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code cecece9b9a989ed8cdc28894cbc8cbc89ac898c9cc)
	(_ent
		(_time 1739231013317)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int memwrite -1 0 12(_ent(_in))))
		(_port(_int memread -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 14(_ent(_in))))
		(_port(_int writedata 0 0 15(_ent(_in))))
		(_port(_int readdata 0 0 16(_ent(_out))))
		(_port(_int debug_mem -2 0 19(_ent(_out))))
		(_sig(_int mem -2 0 24(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(8))(_sens(1)(2)(4)(5))(_mon)(_read(8)))))
			(line__37(_arch 1 0 37(_assignment(_trgt(6))(_sens(3)(4(d_11_2))(8))(_mon))))
			(line__40(_arch 2 0 40(_assignment(_alias((debug_mem)(mem)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000049 55 5264          1739231013366 behavior
(_unit VHDL(ricsvcore_tb 0 9(behavior 1 11))
	(_version vf5)
	(_time 1739231013367 2025.02.10 18:43:33)
	(_source(\../src/riscv_tb.vhd\(\../src/riscv_tb_program&request.vhd\)))
	(_parameters tan)
	(_code fdfcfbada0aaaaeaabaeeba7affbabfafffbf8f8ab)
	(_ent
		(_time 1739231013363)
	)
	(_comp
		(RICSVCORE
			(_object
				(_port(_int clock -1 1 14(_ent (_in))))
				(_port(_int resetbar -1 1 15(_ent (_in))))
				(_port(_int debug_clk -1 1 16(_ent (_in))))
				(_port(_int debug_addr 0 1 17(_ent (_in))))
				(_port(_int debug_data 1 1 18(_ent (_inout))))
				(_port(_int rf_enable -1 1 19(_ent (_in))))
				(_port(_int im_enable -1 1 20(_ent (_in))))
				(_port(_int dm_enable -1 1 21(_ent (_in))))
			)
		)
	)
	(_inst uut 1 85(_comp RICSVCORE)
		(_port
			((clock)(clk))
			((resetbar)(rst))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((rf_enable)(rf_enable))
			((im_enable)(im_enable))
			((dm_enable)(dm_enable))
		)
		(_use(_implicit)
			(_port
				((clock)(clock))
				((resetbar)(resetbar))
				((debug_clk)(debug_clk))
				((debug_addr)(debug_addr))
				((debug_data)(debug_data))
				((rf_enable)(rf_enable))
				((im_enable)(im_enable))
				((dm_enable)(dm_enable))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 17(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 18(_array -1((_dto i 31 i 0)))))
		(_cnst(_int CLK_PERIOD -2 1 26(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 30(_array -1((_dto i 31 i 0)))))
		(_type(_int instruction_array 1 30(_array 2((_to i 0 i 22)))))
		(_cnst(_int INSTRUCTION_BUFFER 3 1 32(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000010111100000000010100010011"\))(2(_string \"00000000010100000000010110010011"\))(3(_string \"00000000000000000000011000010011"\))(4(_string \"00000000000001010000011010010011"\))(5(_string \"01000000101101101000011010110011"\))(6(_string \"00000010101101101100000001100011"\))(7(_string \"00000000000101100000011000010011"\))(8(_string \"11111111010111111111000001101111"\))(9(_string \"00000000000000000000000000000000"\))(10(_string \"00000000000000000000000000000000"\))(11(_string \"00000000000000000000000000000000"\))(12(_string \"00000000000000000000000000000000"\))(13(_string \"00000000000000000000000000000000"\))(14(_string \"00000000000000000000000000000000"\))(15(_string \"00000000000000000000000000000000"\))(16(_string \"00000000000000000000000000000000"\))(17(_string \"00000000000000000000000000000000"\))(18(_string \"00000000000000000000000000000000"\))(19(_string \"00000000000000000000000000000000"\))(20(_string \"00000000000000000000000000000000"\))(21(_string \"00000000000000000000000000000000"\))(22(_string \"00000000000000000000000000000000"\))))))
		(_sig(_int clk -1 1 67(_arch(_uni((i 2))))))
		(_sig(_int rst -1 1 68(_arch(_uni((i 2))))))
		(_sig(_int debug_clk -1 1 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 70(_array -1((_dto i 6 i 0)))))
		(_sig(_int debug_addr 4 1 70(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int debug_data 5 1 71(_arch(_uni((_others(i 4)))))))
		(_sig(_int rf_enable -1 1 72(_arch(_uni((i 2))))))
		(_sig(_int im_enable -1 1 73(_arch(_uni((i 2))))))
		(_sig(_int dm_enable -1 1 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 77(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_file_array 1 77(_array 6((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 1 78(_array -1((_dto i 31 i 0)))))
		(_type(_int data_mem_array 1 78(_array 8((_to i 0 i 127)))))
		(_sig(_int reg_file_contents 7 1 80(_arch(_uni))))
		(_sig(_int data_mem_contents 9 1 81(_arch(_uni))))
		(_cnst(_int \CLK_PERIOD/2\ -2 1 0(_int gms(_code 1))))
		(_prcs
			(main_sim(_arch 0 1 98(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9(127))(9)(9(0)))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (8)(9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(types_pkg))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1970104659 1769234796 1713401455 1936289385 6579560)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2273          1739231013400 behavior
(_unit VHDL(ricsvcore 0 10(behavior 0 28))
	(_version vf5)
	(_time 1739231013401 2025.02.10 18:43:33)
	(_source(\../src/riscvcore.vhd\))
	(_parameters tan)
	(_code 1c1d1b1b464b4b0b1b190a464e1a4a1b1e1a191b1e)
	(_ent
		(_time 1739231013398)
	)
	(_comp
		(internal_connections
			(_object
				(_port(_int clock -1 0 32(_ent (_in))))
				(_port(_int resetbar -1 0 33(_ent (_in))))
				(_port(_int debug_clk -1 0 34(_ent (_in))))
				(_port(_int debug_addr 2 0 35(_ent (_in))))
				(_port(_int debug_data 3 0 36(_ent (_inout))))
				(_port(_int rf_enable -1 0 37(_ent (_in))))
				(_port(_int im_enable -1 0 38(_ent (_in))))
				(_port(_int dm_enable -1 0 39(_ent (_in))))
			)
		)
	)
	(_inst internal_connections_inst 0 50(_comp internal_connections)
		(_port
			((clock)(clock))
			((resetbar)(resetbar))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((rf_enable)(rf_enable))
			((im_enable)(im_enable))
			((dm_enable)(dm_enable))
		)
		(_use(_ent . internal_connections)
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_port(_int debug_clk -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 18(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19(_array -1((_dto i 31 i 0)))))
		(_port(_int debug_data 1 0 19(_ent(_inout))))
		(_port(_int rf_enable -1 0 22(_ent(_in))))
		(_port(_int im_enable -1 0 23(_ent(_in))))
		(_port(_int dm_enable -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 36(_array -1((_dto i 31 i 0)))))
		(_sig(_int mem_debug -2 0 44(_arch(_uni))))
		(_sig(_int reg_debug -3 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_debug 4 0 46(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.mem_array(1 mem_array)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4043          1739231013406 Behavioral
(_unit VHDL(regfile 0 7(behavioral 0 23))
	(_version vf5)
	(_time 1739231013407 2025.02.10 18:43:33)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 1c1d1b1b4a4b4f0a191b05461e1a191b1e1a191a1b)
	(_ent
		(_time 1739231013404)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_port(_int debug_reg -2 0 19(_ent(_out))))
		(_sig(_int registers -2 0 24(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(9))(_sens(0)(1)(4)(5))(_mon)(_read(9)))))
			(line__41(_arch 1 0 41(_assignment(_trgt(6))(_sens(2)(9))(_mon))))
			(line__44(_arch 2 0 44(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__48(_arch 3 0 48(_assignment(_alias((debug_reg)(registers)))(_trgt(8))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000049 55 2219          1739231013428 behavior
(_unit VHDL(ricsvcore_tb 0 9(behavior 0 12))
	(_version vf5)
	(_time 1739231013429 2025.02.10 18:43:33)
	(_source(\../src/riscv_tb.vhd\))
	(_parameters tan)
	(_code 3b3a3c3e606c6c2c3c3a2d61693d6d3c393d3e3e6d)
	(_ent
		(_time 1739231013363)
	)
	(_comp
		(RICSVCORE
			(_object
				(_port(_int clock -1 0 16(_ent (_in))))
				(_port(_int resetbar -1 0 17(_ent (_in))))
				(_port(_int debug_mem_out -2 0 18(_ent (_out))))
				(_port(_int debug_reg_out -3 0 19(_ent (_out))))
				(_port(_int debug_pc_out 0 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 36(_comp RICSVCORE)
		(_port
			((clock)(clk))
			((resetbar)(rst))
			((debug_mem_out)(mem_out))
			((debug_reg_out)(reg_out))
			((debug_pc_out)(pc_out))
		)
		(_use(_implicit)
			(_port
				((clock)(clock))
				((resetbar)(resetbar))
				((debug_mem_out)(debug_mem_out))
				((debug_reg_out)(debug_reg_out))
				((debug_pc_out)(debug_pc_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_cnst(_int CLK_PERIOD -4 0 25(_arch((ns 4621819117588971520)))))
		(_sig(_int clk -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 29(_arch(_uni((i 2))))))
		(_sig(_int mem_out -2 0 30(_arch(_uni))))
		(_sig(_int reg_out -3 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 32(_arch(_uni))))
		(_cnst(_int \CLK_PERIOD/2\ -4 0 0(_int gms(_code 1))))
		(_prcs
			(stim_process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.mem_array(1 mem_array)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext std.standard.TIME(2 TIME)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1920103747 544501349 1981825872 1702194273 8250)
		(1970104659 1769234796 1713401455 1936289385 543450472 1702127201 892477554 1818435637 543908719 1818458467 29541)
	)
	(_model . behavior 2 -1)
)
I 000051 55 4441          1739231013446 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 26))
	(_version vf5)
	(_time 1739231013447 2025.02.10 18:43:33)
	(_source(\../src/register_request.vhd\))
	(_parameters tan)
	(_code 4b4a4c491c1c185d4e195211494d4e4c494d4e4d4c)
	(_ent
		(_time 1739231013444)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_port(_int debug_clk -1 0 19(_ent(_in)(_event))))
		(_port(_int debug_address 0 0 20(_ent(_in))))
		(_port(_int debug_read_enable -1 0 21(_ent(_in))))
		(_port(_int debug_data 1 0 22(_ent(_inout))))
		(_sig(_int registers -2 0 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(12))(_sens(0)(1)(4)(5))(_mon)(_read(12)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(6))(_sens(2)(12))(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(7))(_sens(3)(12))(_mon))))
			(line__49(_arch 3 0 49(_prcs(_trgt(11))(_sens(0)(8)(9)(10)(12))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 11433         1739231013482 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 0 25))
	(_version vf5)
	(_time 1739231013483 2025.02.10 18:43:33)
	(_source(\../src/data_memory_request.vhd\))
	(_parameters tan)
	(_code 7a7a7b7b2a2c2a6c7f7d3c207f7c7f7c2e7c2c7d78)
	(_ent
		(_time 1739231013480)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_port(_int debug_clk -1 0 18(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_address 1 0 19(_ent(_in))))
		(_port(_int debug_read_enable -1 0 20(_ent(_in))))
		(_port(_int debug_data 0 0 21(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 0 26(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__48(_arch 1 0 48(_assignment(_trgt(6))(_sens(3)(4)(11))(_mon))))
			(line__53(_arch 2 0 53(_prcs(_simple)(_trgt(10))(_sens(1)(7)(9))(_mon)(_read(8)(11)))))
		)
		(_subprogram
			(_int is_valid_address 3 0 29(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 20870         1739231013524 behavioral
(_unit VHDL(internal_connections 0 10(behavioral 1 32))
	(_version vf5)
	(_time 1739231013525 2025.02.10 18:43:33)
	(_source(\../src/internalconnections.vhd\(\../src/internal_connections_axi.vhd\)))
	(_parameters tan)
	(_code 99999596c5cfc98f9c9d9897dcc3c99fca9ccf9f9a9fcf)
	(_ent
		(_time 1739231012992)
	)
	(_inst pc_mux_inst 1 370(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 1 381(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 1 390(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 1 408(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((reset)(resetbar))
			((instruction)(instruction_memory_instruction_to_ifid))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((debug_we)(im_enable))
		)
	)
	(_inst ifid_instance 1 422(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifflush_to_ifid))
			((branch_taken)(branchand_jumpbranchselect_to_pc_mux))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(ifid_instruction_to_OUT))
			((ifidpcout)(ifid_pcout_to_OUT))
			((rs1_out)(ifid_rs1_to_register))
			((rs2_out)(ifid_rs2_to_register))
			((rd_out)(ifid_rd_to_idex))
		)
	)
	(_inst imm_gen_inst 1 451(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 1 464(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 1 474(_ent . regfile)
		(_port
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_register))
			((readregister2)(ifid_rs2_to_register))
			((writeregisteraddress)(memwb_rd_to_out))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
			((debug_clk)(debug_clk))
			((debug_address)(debug_addr(d_4_0)))
			((debug_read_enable)(rf_enable))
			((debug_data)(rf_data_out))
		)
	)
	(_inst CONTROLUNIT_INST 1 499(_ent . ControlUnit)
		(_port
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_cntrlsigmux_to_controlunit))
			((rs1_data)(registers_reg1out_to_controlunit))
			((rs2_data)(registers_reg2out_to_controlunit))
			((exmem_rd)(exmem_rd_to_memwb))
			((exmem_regdata)(exmem_result_to_datamem))
			((memwb_rd)(memwb_rd_to_out))
			((memwb_regdata)(writebackmux_writedata_to_registers))
			((MemtoReg)(controlunit_memtoreg_to_idex))
			((RegWrite)(controlunit_regwrite_to_idex))
			((MemRead)(controlunit_memread_to_idex))
			((MemWrite)(controlunit_memwrite_to_idex))
			((Branch)(controlunit_branch_to_idex))
			((ALUSrc)(controlunit_alusource_to_idex))
			((ALUOp)(contolunit_aluop_to_idex))
			((if_flush)(controlunit_ifflush_to_ifid))
			((early_branch)(controlunit_earlybranch_to_pcmux))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst HAZARD_UNIT_INST 1 529(_ent . hazard_unit)
		(_port
			((idexmemread)(idex_memread_to_exmem))
			((idexrd)(idex_rd_to_exmem))
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_controlsigmux_to_controlunit))
			((pcwriteenable)(hazardunit_pcwrite_to_pc))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst IDEX_INST 1 542(_ent . idex)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((pcin)(ifid_pcout_to_pcimmadder))
			((instructionin)(ifid_instruction_to_OUT))
			((instructionout)(idex_instruction_to_alucontrol))
			((readdata1in)(registers_reg1out_to_idex))
			((readdata2in)(registers_reg2out_to_idex))
			((immediatein)(immediategen_immediate_to_idex))
			((immediateout)(idex_immediate_to_alusrcmuxb))
			((pcout)(idex_pcout_to_alu))
			((readdata1out)(idex_rs1_to_forwardingmuxa))
			((readdata2out)(idex_rs2_to_forwardingmuxb))
			((MemtoRegin)(controlunit_memtoreg_to_idex))
			((RegWritein)(controlunit_regwrite_to_idex))
			((MemReadin)(controlunit_memread_to_idex))
			((MemWritein)(controlunit_memwrite_to_idex))
			((Branchin)(controlunit_branch_to_idex))
			((ALUSrcin)(controlunit_alusource_to_idex))
			((ALUOpin)(contolunit_aluop_to_idex))
			((MemtoRegout)(idex_memtoreg_to_exmem))
			((RegWriteout)(idex_regwrite_to_exmem))
			((MemReadout)(idex_memread_to_exmem))
			((MemWriteout)(idex_memwrite_to_exmem))
			((Branchout)(idex_branch_to_exmem))
			((ALUSrc)(idex_alusrcb_to_alusrcmuxb))
			((ALUOp)(idex_aluop_to_alucontrol))
			((rs1in)(ifid_rs1_to_register))
			((rs2in)(ifid_rs2_to_register))
			((rdin)(ifid_rd_to_idex))
			((rs1out)(idex_rs1_to_forwardingunit))
			((rs2out)(idex_rs2_to_forwardingunit))
			((rdout)(idex_rd_to_exmem))
		)
	)
	(_inst ALU_CONTROL_INST 1 601(_ent . alucontrol)
		(_port
			((instruction)(idex_instruction_to_alucontrol))
			((aluop)(idex_aluop_to_alucontrol))
			((aluoperation)(alucontrol_aluop_to_alu))
		)
	)
	(_inst ALU_INST 1 612(_ent . ALU)
		(_port
			((input_0)(forwardingmuxa_rs1_to_alu))
			((input_1)(alusrcmuxB_rs2_to_alu))
			((pc)(idex_pcout_to_alu))
			((operation)(alucontrol_aluop_to_alu))
			((ALU_output)(alu_result_to_exmem))
			((zero_flag)(alu_zeroresult_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
		)
	)
	(_inst FORWARDING_MUX_A_INST 1 627(_ent . forwardingMuxA)
		(_port
			((rs1)(idex_rs1_to_forwardingmuxa))
			((forwardedrs1exmem)(exmem_result_to_datamem))
			((forwardedrs1memwb)(writebackmux_writedata_to_registers))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((MuxOutput)(forwardingmuxA_rs1_to_ALU))
		)
	)
	(_inst FORWARDING_MUX_B_INST 1 639(_ent . forwardingMuxB)
		(_port
			((rs2)(idex_rs2_to_forwardingmuxb))
			((forwardedrs2exmem)(exmem_result_to_datamem))
			((forwardedrs2memwb)(writebackmux_writedata_to_registers))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
			((MuxOutput)(forwardingmuxB_rs2_to_alusrcmuxB))
		)
	)
	(_inst ALU_SRC_MUX_B_INST 1 652(_ent . ALUSrcMuxB)
		(_port
			((ReadRegister2)(forwardingmuxb_rs2_to_alusrcmuxb))
			((ReadImmediate)(idex_immediate_to_alusrcmuxb))
			((ALUSrcBControl)(idex_alusrcb_to_alusrcmuxb))
			((MuxOutput)(alusrcmuxB_rs2_to_alu))
		)
	)
	(_inst EXMEM_INST 1 664(_ent . exmem)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((aluzeroin)(alu_zeroresult_to_exmem))
			((aluresultin)(alu_result_to_exmem))
			((readdata2in)(forwardingmuxB_rs2_to_alusrcmuxB))
			((aluzeroout)(exmem_zero_to_branchand))
			((aluresultout)(exmem_result_to_datamem))
			((readdata2out)(exmem_src2_to_datamem))
			((MemtoRegin)(idex_memtoreg_to_exmem))
			((RegWritein)(idex_regwrite_to_exmem))
			((MemReadin)(idex_memread_to_exmem))
			((MemWritein)(idex_memwrite_to_exmem))
			((Branchin)(idex_branch_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
			((MemtoRegout)(exmem_memtoreg_to_memwb))
			((RegWriteout)(exmem_regwrite_to_memwb))
			((MemRead)(exmem_memread_to_datamem))
			((MemWrite)(exmem_memwrite_to_datamem))
			((Branch)(exmem_branch_to_branchand))
			((rdin)(idex_rd_to_exmem))
			((rdout)(exmem_rd_to_memwb))
		)
	)
	(_inst FORWARDING_UNIT_INST 1 705(_ent . ForwardingUnit)
		(_port
			((exmemregwritecntrl)(exmem_regwrite_to_memwb))
			((memwbregwritecntrl)(memwb_regwrite_to_registers))
			((exmemrd)(exmem_rd_to_memwb))
			((memwbrd)(memwb_rd_to_out))
			((idexrs1)(idex_rs1_to_forwardingunit))
			((idexrs2)(idex_rs2_to_forwardingunit))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
		)
	)
	(_inst DATA_MEMORY_INST 1 727(_ent . data_memory)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((memwrite)(exmem_memwrite_to_datamem))
			((memread)(exmem_memread_to_datamem))
			((address)(exmem_result_to_datamem))
			((writedata)(exmem_src2_to_datamem))
			((readdata)(datamem_readdata_to_memwb))
			((debug_clk)(debug_clk))
			((debug_address)(debug_addr))
			((debug_read_enable)(dm_enable))
			((debug_data)(dm_data_out))
		)
	)
	(_inst BRANCH_AND_INST 1 745(_ent . BranchAND)
		(_port
			((ALUZero)(exmem_zero_to_branchand))
			((ControlBranch)(exmem_branch_to_branchand))
			((BranchResponse)(branchand_jumpbranchselect_to_pc_mux))
		)
	)
	(_inst MEMWB_INST 1 765(_ent . memwb)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((readdata2in)(datamem_readdata_to_memwb))
			((aluresultin)(exmem_result_to_datamem))
			((readdata2out)(memwb_readdata_to_writebackmux))
			((aluresultout)(memwb_aluresult_to_writebackmux))
			((MemtoRegin)(exmem_memtoreg_to_memwb))
			((RegWritein)(exmem_regwrite_to_memwb))
			((MemtoReg)(memwb_memtoreg_to_wbmux))
			((RegWrite)(memwb_regwrite_to_registers))
			((rdin)(exmem_rd_to_memwb))
			((rdout)(memwb_rd_to_out))
			((branchregwritecancel)(branchand_regwritecancel_to_exmem))
		)
	)
	(_inst WRITEBACK_MUX_INST 1 792(_ent . writebackmux)
		(_port
			((memtoregcontrol)(memwb_memtoreg_to_wbmux))
			((read_data)(memwb_readdata_to_writebackmux))
			((aluresult)(memwb_aluresult_to_writebackmux))
			((writebackdata)(writebackmux_writedata_to_registers))
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_port(_int debug_clk -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 18(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19(_array -1((_dto i 31 i 0)))))
		(_port(_int debug_data 1 0 19(_ent(_inout))))
		(_port(_int rf_enable -1 0 22(_ent(_in))))
		(_port(_int im_enable -1 0 23(_ent(_in))))
		(_port(_int dm_enable -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int mem_select 2 1 36(_arch(_uni))))
		(_sig(_int rw_enable -1 1 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int IM_debug_instruction 3 1 47(_arch(_uni))))
		(_sig(_int RF_debug_data_out 3 1 48(_arch(_uni))))
		(_sig(_int DM_debug_data_out 3 1 49(_arch(_uni))))
		(_sig(_int IM_debug_we -1 1 52(_arch(_uni))))
		(_sig(_int RF_debug_read_enable -1 1 53(_arch(_uni))))
		(_sig(_int DM_debug_read_enable -1 1 54(_arch(_uni))))
		(_sig(_int rf_data_out 3 1 59(_arch(_uni))))
		(_sig(_int dm_data_out 3 1 60(_arch(_uni))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 1 75(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 1 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 4 1 77(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 4 1 78(_arch(_uni))))
		(_sig(_int controlunit_branch_to_idex -1 1 79(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 1 80(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 4 1 84(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 4 1 87(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 1 88(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 4 1 93(_arch(_uni))))
		(_sig(_int instruction_memory_instruction_to_ifid 3 1 98(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 4 1 99(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 1 100(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 1 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 102(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_register 5 1 102(_arch(_uni))))
		(_sig(_int ifid_rs2_to_register 5 1 103(_arch(_uni))))
		(_sig(_int ifid_rd_to_idex 5 1 104(_arch(_uni))))
		(_sig(_int ifid_instruction_to_OUT 3 1 105(_arch(_uni))))
		(_sig(_int ifid_pcout_to_OUT 4 1 106(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 3 1 115(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 3 1 119(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 4 1 120(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 3 1 125(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 1 128(_arch(_uni))))
		(_sig(_int ifid_rs1_to_registers 5 1 129(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 5 1 130(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 5 1 131(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 3 1 132(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 3 1 133(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 3 1 134(_arch(_uni))))
		(_sig(_int hazardunit_controldisable_to_controlunit -1 1 137(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 3 1 138(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmux_to_controlunit -1 1 139(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 3 1 140(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 3 1 141(_arch(_uni))))
		(_sig(_int controlunit_memtoreg_to_idex -1 1 142(_arch(_uni))))
		(_sig(_int controlunit_regwrite_to_idex -1 1 143(_arch(_uni))))
		(_sig(_int controlunit_memread_to_idex -1 1 144(_arch(_uni))))
		(_sig(_int controlunit_memwrite_to_idex -1 1 145(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 1 146(_arch(_uni))))
		(_sig(_int controlunit_alusource_to_idex -1 1 147(_arch(_uni))))
		(_sig(_int contolunit_aluop_to_idex 2 1 148(_arch(_uni))))
		(_sig(_int controlunit_ifflush_to_ifid -1 1 149(_arch(_uni))))
		(_sig(_int idex_memread_to_hazardunit -1 1 155(_arch(_uni))))
		(_sig(_int idex_rd_to_hazardunit 5 1 157(_arch(_uni))))
		(_sig(_int idex_instruction_to_hazardunit 3 1 158(_arch(_uni))))
		(_sig(_int hazardunit_controlsigmux_to_controlunit -1 1 159(_arch(_uni))))
		(_sig(_int hazardunit_write_to_ifid -1 1 161(_arch(_uni))))
		(_sig(_int READDATA1_TO_IDEX 3 1 168(_arch(_uni))))
		(_sig(_int READDATA2_TO_IDEX 3 1 169(_arch(_uni))))
		(_sig(_int IMMEDIATE_TO_IDEX 3 1 170(_arch(_uni))))
		(_sig(_int MAKETHISSIGNALIMMEDIATE_FROM_IDEX 3 1 171(_arch(_uni))))
		(_sig(_int READDATA1_FROM_IDEX 3 1 173(_arch(_uni))))
		(_sig(_int READDATA2_FROM_IDEX 3 1 174(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_IDEX -1 1 177(_arch(_uni))))
		(_sig(_int REGWRITE_TO_IDEX -1 1 178(_arch(_uni))))
		(_sig(_int idex_memtoreg_to_exmem -1 1 179(_arch(_uni))))
		(_sig(_int idex_regwrite_to_exmem -1 1 180(_arch(_uni))))
		(_sig(_int MEMREAD_TO_IDEX -1 1 183(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_IDEX -1 1 184(_arch(_uni))))
		(_sig(_int BRANCH_TO_IDEX -1 1 185(_arch(_uni))))
		(_sig(_int idex_memread_to_exmem -1 1 186(_arch(_uni))))
		(_sig(_int idex_memwrite_to_exmem -1 1 187(_arch(_uni))))
		(_sig(_int idex_branch_to_exmem -1 1 188(_arch(_uni))))
		(_sig(_int ALUSRC_TO_IDEX -1 1 191(_arch(_uni))))
		(_sig(_int ALUOP_TO_IDEX 2 1 192(_arch(_uni))))
		(_sig(_int idex_alusrcb_to_alusrcmuxb -1 1 193(_arch(_uni))))
		(_sig(_int ALUOP_FROM_IDEX 2 1 194(_arch(_uni))))
		(_sig(_int RS1_TO_IDEX 5 1 197(_arch(_uni))))
		(_sig(_int RS2_TO_IDEX 5 1 198(_arch(_uni))))
		(_sig(_int RD_TO_IDEX 5 1 199(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingunit 5 1 200(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingunit 5 1 201(_arch(_uni))))
		(_sig(_int idex_rd_to_exmem 5 1 202(_arch(_uni))))
		(_sig(_int idex_instruction_to_alucontrol 3 1 212(_arch(_uni))))
		(_sig(_int idex_aluop_to_alucontrol 2 1 213(_arch(_uni))))
		(_sig(_int alucontrol_aluop_to_alu 5 1 214(_arch(_uni))))
		(_sig(_int idex_pcout_to_alu 4 1 227(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingmuxa 3 1 232(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxa 3 1 233(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxa 3 1 234(_arch(_uni))))
		(_sig(_int forwardingunit_Amuxcntrl_to_forrwardingmuxA 2 1 235(_arch(_uni))))
		(_sig(_int forwardingmuxA_rs1_to_ALU 3 1 236(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingmuxb 3 1 241(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxb 3 1 242(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxb 3 1 243(_arch(_uni))))
		(_sig(_int forwardingunit_Bmuxcntrl_to_forrwardingmuxB 2 1 244(_arch(_uni))))
		(_sig(_int forwardingmuxb_rs2_to_alusrcmuxb 3 1 251(_arch(_uni))))
		(_sig(_int idex_immediate_to_alusrcmuxb 3 1 252(_arch(_uni))))
		(_sig(_int ALU_SRC_B_CONTROL -1 1 253(_arch(_uni))))
		(_sig(_int alusrcmuxB_rs2_to_alu 3 1 254(_arch(_uni))))
		(_sig(_int PC_PLUS_IMM_TO_EXMEM 4 1 262(_arch(_uni))))
		(_sig(_int alu_zeroresult_to_exmem -1 1 263(_arch(_uni))))
		(_sig(_int alu_JALorBRANCH_to_exmem -1 1 264(_arch(_uni))))
		(_sig(_int alu_result_to_exmem 3 1 265(_arch(_uni))))
		(_sig(_int alusrcmuxb_source2_to_exmem 3 1 266(_arch(_uni))))
		(_sig(_int BRANCH_JUMP_ADDR_FROM_EXMEM 4 1 267(_arch(_uni))))
		(_sig(_int exmem_zero_to_branchand -1 1 268(_arch(_uni))))
		(_sig(_int exmem_result_to_datamem 3 1 269(_arch(_uni))))
		(_sig(_int exmem_src2_to_datamem 3 1 270(_arch(_uni))))
		(_sig(_int exmem_memtoreg_to_memwb -1 1 276(_arch(_uni))))
		(_sig(_int exmem_regwrite_to_memwb -1 1 277(_arch(_uni))))
		(_sig(_int exmem_memread_to_datamem -1 1 283(_arch(_uni))))
		(_sig(_int exmem_memwrite_to_datamem -1 1 284(_arch(_uni))))
		(_sig(_int exmem_branch_to_branchand -1 1 285(_arch(_uni))))
		(_sig(_int exmem_rd_to_memwb 5 1 289(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_DATA_MEMORY -1 1 306(_arch(_uni))))
		(_sig(_int MEMREAD_TO_DATA_MEMORY -1 1 307(_arch(_uni))))
		(_sig(_int ADDRESS_TO_DATA_MEMORY 3 1 308(_arch(_uni))))
		(_sig(_int WRITEDATA_TO_DATA_MEMORY 3 1 309(_arch(_uni))))
		(_sig(_int datamem_readdata_to_memwb 3 1 310(_arch(_uni))))
		(_sig(_int READDATA2_TO_MEMWB 3 1 326(_arch(_uni))))
		(_sig(_int ALURESULT_TO_MEMWB 3 1 327(_arch(_uni))))
		(_sig(_int memwb_readdata_to_writebackmux 3 1 328(_arch(_uni))))
		(_sig(_int memwb_aluresult_to_writebackmux 3 1 329(_arch(_uni))))
		(_sig(_int branchand_regwritecancel_to_exmem -1 1 330(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_MEMWB -1 1 336(_arch(_uni))))
		(_sig(_int REGWRITE_TO_MEMWB -1 1 337(_arch(_uni))))
		(_sig(_int memwb_memtoreg_to_wbmux -1 1 338(_arch(_uni))))
		(_sig(_int REGWRITE_FROM_MEMWB -1 1 339(_arch(_uni))))
		(_sig(_int RD_TO_MEMWB 5 1 342(_arch(_uni))))
		(_sig(_int memwb_rd_to_out 5 1 343(_arch(_uni))))
		(_prcs
			(line__403(_arch 0 1 403(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(29))(_sens(27)))))
			(line__404(_arch 1 1 404(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(24))(_sens(27)))))
			(line__442(_arch 2 1 442(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(39))(_sens(36)))))
			(line__449(_arch 3 1 449(_assignment(_alias((ifid_instruction_to_immediategen)(ifid_instruction_to_OUT)))(_trgt(37))(_sens(35)))))
			(line__462(_arch 4 1 462(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(39))(_sens(36)))))
			(line__494(_arch 5 1 494(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(51))(_sens(46)))))
			(line__495(_arch 6 1 495(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(52))(_sens(47)))))
			(line__660(_arch 7 1 660(_assignment(_alias((alusrcmuxb_source2_to_exmem)(alusrcmuxB_rs2_to_alu)))(_trgt(113))(_sens(108)))))
			(line__753(_arch 8 1 753(_assignment(_alias((branchand_regwritecancel_to_exmem)(branchand_jumpbranchselect_to_pc_mux)))(_simpleassign BUF)(_trgt(133))(_sens(18)))))
			(line__805(_arch 9 1 805(_prcs(_simple)(_trgt(4))(_sens(1)(2)(5)(7))(_read(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavioral 10 -1)
)
I 000049 55 5020          1739231013557 behavior
(_unit VHDL(ricsvcore_tb 0 9(behavior 1 11))
	(_version vf5)
	(_time 1739231013558 2025.02.10 18:43:33)
	(_source(\../src/riscv_tb.vhd\(\../src/riscv_tb_program&request.vhd\)))
	(_parameters tan)
	(_code b8b9bfecb9efefafeeebaee2eabeeebfbabebdbdee)
	(_ent
		(_time 1739231013363)
	)
	(_comp
		(RICSVCORE
			(_object
				(_port(_int clock -1 1 14(_ent (_in))))
				(_port(_int resetbar -1 1 15(_ent (_in))))
				(_port(_int debug_clk -1 1 16(_ent (_in))))
				(_port(_int debug_addr 0 1 17(_ent (_in))))
				(_port(_int debug_data 1 1 18(_ent (_inout))))
				(_port(_int rf_enable -1 1 19(_ent (_in))))
				(_port(_int im_enable -1 1 20(_ent (_in))))
				(_port(_int dm_enable -1 1 21(_ent (_in))))
			)
		)
	)
	(_inst uut 1 85(_comp RICSVCORE)
		(_port
			((clock)(clk))
			((resetbar)(rst))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((rf_enable)(rf_enable))
			((im_enable)(im_enable))
			((dm_enable)(dm_enable))
		)
		(_use(_ent . RICSVCORE)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 17(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 18(_array -1((_dto i 31 i 0)))))
		(_cnst(_int CLK_PERIOD -2 1 26(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 30(_array -1((_dto i 31 i 0)))))
		(_type(_int instruction_array 1 30(_array 2((_to i 0 i 22)))))
		(_cnst(_int INSTRUCTION_BUFFER 3 1 32(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000010111100000000010100010011"\))(2(_string \"00000000010100000000010110010011"\))(3(_string \"00000000000000000000011000010011"\))(4(_string \"00000000000001010000011010010011"\))(5(_string \"01000000101101101000011010110011"\))(6(_string \"00000010101101101100000001100011"\))(7(_string \"00000000000101100000011000010011"\))(8(_string \"11111111010111111111000001101111"\))(9(_string \"00000000000000000000000000000000"\))(10(_string \"00000000000000000000000000000000"\))(11(_string \"00000000000000000000000000000000"\))(12(_string \"00000000000000000000000000000000"\))(13(_string \"00000000000000000000000000000000"\))(14(_string \"00000000000000000000000000000000"\))(15(_string \"00000000000000000000000000000000"\))(16(_string \"00000000000000000000000000000000"\))(17(_string \"00000000000000000000000000000000"\))(18(_string \"00000000000000000000000000000000"\))(19(_string \"00000000000000000000000000000000"\))(20(_string \"00000000000000000000000000000000"\))(21(_string \"00000000000000000000000000000000"\))(22(_string \"00000000000000000000000000000000"\))))))
		(_sig(_int clk -1 1 67(_arch(_uni((i 2))))))
		(_sig(_int rst -1 1 68(_arch(_uni((i 2))))))
		(_sig(_int debug_clk -1 1 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 70(_array -1((_dto i 6 i 0)))))
		(_sig(_int debug_addr 4 1 70(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int debug_data 5 1 71(_arch(_uni((_others(i 4)))))))
		(_sig(_int rf_enable -1 1 72(_arch(_uni((i 2))))))
		(_sig(_int im_enable -1 1 73(_arch(_uni((i 2))))))
		(_sig(_int dm_enable -1 1 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 77(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_file_array 1 77(_array 6((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 1 78(_array -1((_dto i 31 i 0)))))
		(_type(_int data_mem_array 1 78(_array 8((_to i 0 i 127)))))
		(_sig(_int reg_file_contents 7 1 80(_arch(_uni))))
		(_sig(_int data_mem_contents 9 1 81(_arch(_uni))))
		(_cnst(_int \CLK_PERIOD/2\ -2 1 0(_int gms(_code 1))))
		(_prcs
			(main_sim(_arch 0 1 98(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9(127))(9)(9(0)))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (8)(9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(types_pkg))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1970104659 1769234796 1713401455 1936289385 6579560)
	)
	(_model . behavior 2 -1)
)
I 000051 55 20831         1739231013584 behavioral
(_unit VHDL(internal_connections 0 10(behavioral 0 32))
	(_version vf5)
	(_time 1739231013585 2025.02.10 18:43:33)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code d8d8d48a858e88cedddcd9d69d8288de8bdd8ededbde8e)
	(_ent
		(_time 1739231012992)
	)
	(_inst pc_mux_inst 0 370(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 381(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 390(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 408(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((reset)(resetbar))
			((instruction)(instruction_memory_instruction_to_ifid))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((debug_we)(im_enable))
		)
	)
	(_inst ifid_instance 0 422(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifflush_to_ifid))
			((branch_taken)(branchand_jumpbranchselect_to_pc_mux))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(ifid_instruction_to_OUT))
			((ifidpcout)(ifid_pcout_to_OUT))
			((rs1_out)(ifid_rs1_to_register))
			((rs2_out)(ifid_rs2_to_register))
			((rd_out)(ifid_rd_to_idex))
		)
	)
	(_inst imm_gen_inst 0 451(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 464(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 474(_ent . regfile)
		(_port
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_register))
			((readregister2)(ifid_rs2_to_register))
			((writeregisteraddress)(memwb_rd_to_out))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
			((debug_clk)(debug_clk))
			((debug_address)(debug_addr(d_4_0)))
			((debug_read_enable)(rf_enable))
			((debug_data)(rf_data_out))
		)
	)
	(_inst CONTROLUNIT_INST 0 499(_ent . ControlUnit)
		(_port
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_cntrlsigmux_to_controlunit))
			((rs1_data)(registers_reg1out_to_controlunit))
			((rs2_data)(registers_reg2out_to_controlunit))
			((exmem_rd)(exmem_rd_to_memwb))
			((exmem_regdata)(exmem_result_to_datamem))
			((memwb_rd)(memwb_rd_to_out))
			((memwb_regdata)(writebackmux_writedata_to_registers))
			((MemtoReg)(controlunit_memtoreg_to_idex))
			((RegWrite)(controlunit_regwrite_to_idex))
			((MemRead)(controlunit_memread_to_idex))
			((MemWrite)(controlunit_memwrite_to_idex))
			((Branch)(controlunit_branch_to_idex))
			((ALUSrc)(controlunit_alusource_to_idex))
			((ALUOp)(contolunit_aluop_to_idex))
			((if_flush)(controlunit_ifflush_to_ifid))
			((early_branch)(controlunit_earlybranch_to_pcmux))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst HAZARD_UNIT_INST 0 529(_ent . hazard_unit)
		(_port
			((idexmemread)(idex_memread_to_exmem))
			((idexrd)(idex_rd_to_exmem))
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_controlsigmux_to_controlunit))
			((pcwriteenable)(hazardunit_pcwrite_to_pc))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst IDEX_INST 0 542(_ent . idex)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((pcin)(ifid_pcout_to_pcimmadder))
			((instructionin)(ifid_instruction_to_OUT))
			((instructionout)(idex_instruction_to_alucontrol))
			((readdata1in)(registers_reg1out_to_idex))
			((readdata2in)(registers_reg2out_to_idex))
			((immediatein)(immediategen_immediate_to_idex))
			((immediateout)(idex_immediate_to_alusrcmuxb))
			((pcout)(idex_pcout_to_alu))
			((readdata1out)(idex_rs1_to_forwardingmuxa))
			((readdata2out)(idex_rs2_to_forwardingmuxb))
			((MemtoRegin)(controlunit_memtoreg_to_idex))
			((RegWritein)(controlunit_regwrite_to_idex))
			((MemReadin)(controlunit_memread_to_idex))
			((MemWritein)(controlunit_memwrite_to_idex))
			((Branchin)(controlunit_branch_to_idex))
			((ALUSrcin)(controlunit_alusource_to_idex))
			((ALUOpin)(contolunit_aluop_to_idex))
			((MemtoRegout)(idex_memtoreg_to_exmem))
			((RegWriteout)(idex_regwrite_to_exmem))
			((MemReadout)(idex_memread_to_exmem))
			((MemWriteout)(idex_memwrite_to_exmem))
			((Branchout)(idex_branch_to_exmem))
			((ALUSrc)(idex_alusrcb_to_alusrcmuxb))
			((ALUOp)(idex_aluop_to_alucontrol))
			((rs1in)(ifid_rs1_to_register))
			((rs2in)(ifid_rs2_to_register))
			((rdin)(ifid_rd_to_idex))
			((rs1out)(idex_rs1_to_forwardingunit))
			((rs2out)(idex_rs2_to_forwardingunit))
			((rdout)(idex_rd_to_exmem))
		)
	)
	(_inst ALU_CONTROL_INST 0 601(_ent . alucontrol)
		(_port
			((instruction)(idex_instruction_to_alucontrol))
			((aluop)(idex_aluop_to_alucontrol))
			((aluoperation)(alucontrol_aluop_to_alu))
		)
	)
	(_inst ALU_INST 0 612(_ent . ALU)
		(_port
			((input_0)(forwardingmuxa_rs1_to_alu))
			((input_1)(alusrcmuxB_rs2_to_alu))
			((pc)(idex_pcout_to_alu))
			((operation)(alucontrol_aluop_to_alu))
			((ALU_output)(alu_result_to_exmem))
			((zero_flag)(alu_zeroresult_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
		)
	)
	(_inst FORWARDING_MUX_A_INST 0 627(_ent . forwardingMuxA)
		(_port
			((rs1)(idex_rs1_to_forwardingmuxa))
			((forwardedrs1exmem)(exmem_result_to_datamem))
			((forwardedrs1memwb)(writebackmux_writedata_to_registers))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((MuxOutput)(forwardingmuxA_rs1_to_ALU))
		)
	)
	(_inst FORWARDING_MUX_B_INST 0 639(_ent . forwardingMuxB)
		(_port
			((rs2)(idex_rs2_to_forwardingmuxb))
			((forwardedrs2exmem)(exmem_result_to_datamem))
			((forwardedrs2memwb)(writebackmux_writedata_to_registers))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
			((MuxOutput)(forwardingmuxB_rs2_to_alusrcmuxB))
		)
	)
	(_inst ALU_SRC_MUX_B_INST 0 652(_ent . ALUSrcMuxB)
		(_port
			((ReadRegister2)(forwardingmuxb_rs2_to_alusrcmuxb))
			((ReadImmediate)(idex_immediate_to_alusrcmuxb))
			((ALUSrcBControl)(idex_alusrcb_to_alusrcmuxb))
			((MuxOutput)(alusrcmuxB_rs2_to_alu))
		)
	)
	(_inst EXMEM_INST 0 664(_ent . exmem)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((aluzeroin)(alu_zeroresult_to_exmem))
			((aluresultin)(alu_result_to_exmem))
			((readdata2in)(forwardingmuxB_rs2_to_alusrcmuxB))
			((aluzeroout)(exmem_zero_to_branchand))
			((aluresultout)(exmem_result_to_datamem))
			((readdata2out)(exmem_src2_to_datamem))
			((MemtoRegin)(idex_memtoreg_to_exmem))
			((RegWritein)(idex_regwrite_to_exmem))
			((MemReadin)(idex_memread_to_exmem))
			((MemWritein)(idex_memwrite_to_exmem))
			((Branchin)(idex_branch_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
			((MemtoRegout)(exmem_memtoreg_to_memwb))
			((RegWriteout)(exmem_regwrite_to_memwb))
			((MemRead)(exmem_memread_to_datamem))
			((MemWrite)(exmem_memwrite_to_datamem))
			((Branch)(exmem_branch_to_branchand))
			((rdin)(idex_rd_to_exmem))
			((rdout)(exmem_rd_to_memwb))
		)
	)
	(_inst FORWARDING_UNIT_INST 0 705(_ent . ForwardingUnit)
		(_port
			((exmemregwritecntrl)(exmem_regwrite_to_memwb))
			((memwbregwritecntrl)(memwb_regwrite_to_registers))
			((exmemrd)(exmem_rd_to_memwb))
			((memwbrd)(memwb_rd_to_out))
			((idexrs1)(idex_rs1_to_forwardingunit))
			((idexrs2)(idex_rs2_to_forwardingunit))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
		)
	)
	(_inst DATA_MEMORY_INST 0 727(_ent . data_memory)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((memwrite)(exmem_memwrite_to_datamem))
			((memread)(exmem_memread_to_datamem))
			((address)(exmem_result_to_datamem))
			((writedata)(exmem_src2_to_datamem))
			((readdata)(datamem_readdata_to_memwb))
			((debug_clk)(debug_clk))
			((debug_address)(debug_addr))
			((debug_read_enable)(dm_enable))
			((debug_data)(dm_data_out))
		)
	)
	(_inst BRANCH_AND_INST 0 745(_ent . BranchAND)
		(_port
			((ALUZero)(exmem_zero_to_branchand))
			((ControlBranch)(exmem_branch_to_branchand))
			((BranchResponse)(branchand_jumpbranchselect_to_pc_mux))
		)
	)
	(_inst MEMWB_INST 0 765(_ent . memwb)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((readdata2in)(datamem_readdata_to_memwb))
			((aluresultin)(exmem_result_to_datamem))
			((readdata2out)(memwb_readdata_to_writebackmux))
			((aluresultout)(memwb_aluresult_to_writebackmux))
			((MemtoRegin)(exmem_memtoreg_to_memwb))
			((RegWritein)(exmem_regwrite_to_memwb))
			((MemtoReg)(memwb_memtoreg_to_wbmux))
			((RegWrite)(memwb_regwrite_to_registers))
			((rdin)(exmem_rd_to_memwb))
			((rdout)(memwb_rd_to_out))
			((branchregwritecancel)(branchand_regwritecancel_to_exmem))
		)
	)
	(_inst WRITEBACK_MUX_INST 0 792(_ent . writebackmux)
		(_port
			((memtoregcontrol)(memwb_memtoreg_to_wbmux))
			((read_data)(memwb_readdata_to_writebackmux))
			((aluresult)(memwb_aluresult_to_writebackmux))
			((writebackdata)(writebackmux_writedata_to_registers))
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_port(_int debug_clk -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 18(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19(_array -1((_dto i 31 i 0)))))
		(_port(_int debug_data 1 0 19(_ent(_inout))))
		(_port(_int rf_enable -1 0 22(_ent(_in))))
		(_port(_int im_enable -1 0 23(_ent(_in))))
		(_port(_int dm_enable -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int mem_select 2 0 36(_arch(_uni))))
		(_sig(_int rw_enable -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int IM_debug_instruction 3 0 47(_arch(_uni))))
		(_sig(_int RF_debug_data_out 3 0 48(_arch(_uni))))
		(_sig(_int DM_debug_data_out 3 0 49(_arch(_uni))))
		(_sig(_int IM_debug_we -1 0 52(_arch(_uni))))
		(_sig(_int RF_debug_read_enable -1 0 53(_arch(_uni))))
		(_sig(_int DM_debug_read_enable -1 0 54(_arch(_uni))))
		(_sig(_int rf_data_out 3 0 59(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 60(_arch(_uni))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 75(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 4 0 77(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 4 0 78(_arch(_uni))))
		(_sig(_int controlunit_branch_to_idex -1 0 79(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 80(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 4 0 84(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 4 0 87(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 88(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 4 0 93(_arch(_uni))))
		(_sig(_int instruction_memory_instruction_to_ifid 3 0 98(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 4 0 99(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 100(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_register 5 0 102(_arch(_uni))))
		(_sig(_int ifid_rs2_to_register 5 0 103(_arch(_uni))))
		(_sig(_int ifid_rd_to_idex 5 0 104(_arch(_uni))))
		(_sig(_int ifid_instruction_to_OUT 3 0 105(_arch(_uni))))
		(_sig(_int ifid_pcout_to_OUT 4 0 106(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 3 0 115(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 3 0 119(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 4 0 120(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 3 0 125(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 128(_arch(_uni))))
		(_sig(_int ifid_rs1_to_registers 5 0 129(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 5 0 130(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 5 0 131(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 3 0 132(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 3 0 133(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 3 0 134(_arch(_uni))))
		(_sig(_int hazardunit_controldisable_to_controlunit -1 0 137(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 3 0 138(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmux_to_controlunit -1 0 139(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 3 0 140(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 3 0 141(_arch(_uni))))
		(_sig(_int controlunit_memtoreg_to_idex -1 0 142(_arch(_uni))))
		(_sig(_int controlunit_regwrite_to_idex -1 0 143(_arch(_uni))))
		(_sig(_int controlunit_memread_to_idex -1 0 144(_arch(_uni))))
		(_sig(_int controlunit_memwrite_to_idex -1 0 145(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 146(_arch(_uni))))
		(_sig(_int controlunit_alusource_to_idex -1 0 147(_arch(_uni))))
		(_sig(_int contolunit_aluop_to_idex 2 0 148(_arch(_uni))))
		(_sig(_int controlunit_ifflush_to_ifid -1 0 149(_arch(_uni))))
		(_sig(_int idex_memread_to_hazardunit -1 0 155(_arch(_uni))))
		(_sig(_int idex_rd_to_hazardunit 5 0 157(_arch(_uni))))
		(_sig(_int idex_instruction_to_hazardunit 3 0 158(_arch(_uni))))
		(_sig(_int hazardunit_controlsigmux_to_controlunit -1 0 159(_arch(_uni))))
		(_sig(_int hazardunit_write_to_ifid -1 0 161(_arch(_uni))))
		(_sig(_int READDATA1_TO_IDEX 3 0 168(_arch(_uni))))
		(_sig(_int READDATA2_TO_IDEX 3 0 169(_arch(_uni))))
		(_sig(_int IMMEDIATE_TO_IDEX 3 0 170(_arch(_uni))))
		(_sig(_int MAKETHISSIGNALIMMEDIATE_FROM_IDEX 3 0 171(_arch(_uni))))
		(_sig(_int READDATA1_FROM_IDEX 3 0 173(_arch(_uni))))
		(_sig(_int READDATA2_FROM_IDEX 3 0 174(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_IDEX -1 0 177(_arch(_uni))))
		(_sig(_int REGWRITE_TO_IDEX -1 0 178(_arch(_uni))))
		(_sig(_int idex_memtoreg_to_exmem -1 0 179(_arch(_uni))))
		(_sig(_int idex_regwrite_to_exmem -1 0 180(_arch(_uni))))
		(_sig(_int MEMREAD_TO_IDEX -1 0 183(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_IDEX -1 0 184(_arch(_uni))))
		(_sig(_int BRANCH_TO_IDEX -1 0 185(_arch(_uni))))
		(_sig(_int idex_memread_to_exmem -1 0 186(_arch(_uni))))
		(_sig(_int idex_memwrite_to_exmem -1 0 187(_arch(_uni))))
		(_sig(_int idex_branch_to_exmem -1 0 188(_arch(_uni))))
		(_sig(_int ALUSRC_TO_IDEX -1 0 191(_arch(_uni))))
		(_sig(_int ALUOP_TO_IDEX 2 0 192(_arch(_uni))))
		(_sig(_int idex_alusrcb_to_alusrcmuxb -1 0 193(_arch(_uni))))
		(_sig(_int ALUOP_FROM_IDEX 2 0 194(_arch(_uni))))
		(_sig(_int RS1_TO_IDEX 5 0 197(_arch(_uni))))
		(_sig(_int RS2_TO_IDEX 5 0 198(_arch(_uni))))
		(_sig(_int RD_TO_IDEX 5 0 199(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingunit 5 0 200(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingunit 5 0 201(_arch(_uni))))
		(_sig(_int idex_rd_to_exmem 5 0 202(_arch(_uni))))
		(_sig(_int idex_instruction_to_alucontrol 3 0 212(_arch(_uni))))
		(_sig(_int idex_aluop_to_alucontrol 2 0 213(_arch(_uni))))
		(_sig(_int alucontrol_aluop_to_alu 5 0 214(_arch(_uni))))
		(_sig(_int idex_pcout_to_alu 4 0 227(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingmuxa 3 0 232(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxa 3 0 233(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxa 3 0 234(_arch(_uni))))
		(_sig(_int forwardingunit_Amuxcntrl_to_forrwardingmuxA 2 0 235(_arch(_uni))))
		(_sig(_int forwardingmuxA_rs1_to_ALU 3 0 236(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingmuxb 3 0 241(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxb 3 0 242(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxb 3 0 243(_arch(_uni))))
		(_sig(_int forwardingunit_Bmuxcntrl_to_forrwardingmuxB 2 0 244(_arch(_uni))))
		(_sig(_int forwardingmuxb_rs2_to_alusrcmuxb 3 0 251(_arch(_uni))))
		(_sig(_int idex_immediate_to_alusrcmuxb 3 0 252(_arch(_uni))))
		(_sig(_int ALU_SRC_B_CONTROL -1 0 253(_arch(_uni))))
		(_sig(_int alusrcmuxB_rs2_to_alu 3 0 254(_arch(_uni))))
		(_sig(_int PC_PLUS_IMM_TO_EXMEM 4 0 262(_arch(_uni))))
		(_sig(_int alu_zeroresult_to_exmem -1 0 263(_arch(_uni))))
		(_sig(_int alu_JALorBRANCH_to_exmem -1 0 264(_arch(_uni))))
		(_sig(_int alu_result_to_exmem 3 0 265(_arch(_uni))))
		(_sig(_int alusrcmuxb_source2_to_exmem 3 0 266(_arch(_uni))))
		(_sig(_int BRANCH_JUMP_ADDR_FROM_EXMEM 4 0 267(_arch(_uni))))
		(_sig(_int exmem_zero_to_branchand -1 0 268(_arch(_uni))))
		(_sig(_int exmem_result_to_datamem 3 0 269(_arch(_uni))))
		(_sig(_int exmem_src2_to_datamem 3 0 270(_arch(_uni))))
		(_sig(_int exmem_memtoreg_to_memwb -1 0 276(_arch(_uni))))
		(_sig(_int exmem_regwrite_to_memwb -1 0 277(_arch(_uni))))
		(_sig(_int exmem_memread_to_datamem -1 0 283(_arch(_uni))))
		(_sig(_int exmem_memwrite_to_datamem -1 0 284(_arch(_uni))))
		(_sig(_int exmem_branch_to_branchand -1 0 285(_arch(_uni))))
		(_sig(_int exmem_rd_to_memwb 5 0 289(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_DATA_MEMORY -1 0 306(_arch(_uni))))
		(_sig(_int MEMREAD_TO_DATA_MEMORY -1 0 307(_arch(_uni))))
		(_sig(_int ADDRESS_TO_DATA_MEMORY 3 0 308(_arch(_uni))))
		(_sig(_int WRITEDATA_TO_DATA_MEMORY 3 0 309(_arch(_uni))))
		(_sig(_int datamem_readdata_to_memwb 3 0 310(_arch(_uni))))
		(_sig(_int READDATA2_TO_MEMWB 3 0 326(_arch(_uni))))
		(_sig(_int ALURESULT_TO_MEMWB 3 0 327(_arch(_uni))))
		(_sig(_int memwb_readdata_to_writebackmux 3 0 328(_arch(_uni))))
		(_sig(_int memwb_aluresult_to_writebackmux 3 0 329(_arch(_uni))))
		(_sig(_int branchand_regwritecancel_to_exmem -1 0 330(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_MEMWB -1 0 336(_arch(_uni))))
		(_sig(_int REGWRITE_TO_MEMWB -1 0 337(_arch(_uni))))
		(_sig(_int memwb_memtoreg_to_wbmux -1 0 338(_arch(_uni))))
		(_sig(_int REGWRITE_FROM_MEMWB -1 0 339(_arch(_uni))))
		(_sig(_int RD_TO_MEMWB 5 0 342(_arch(_uni))))
		(_sig(_int memwb_rd_to_out 5 0 343(_arch(_uni))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(29))(_sens(27)))))
			(line__404(_arch 1 0 404(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(24))(_sens(27)))))
			(line__442(_arch 2 0 442(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(39))(_sens(36)))))
			(line__449(_arch 3 0 449(_assignment(_alias((ifid_instruction_to_immediategen)(ifid_instruction_to_OUT)))(_trgt(37))(_sens(35)))))
			(line__462(_arch 4 0 462(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(39))(_sens(36)))))
			(line__494(_arch 5 0 494(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(51))(_sens(46)))))
			(line__495(_arch 6 0 495(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(52))(_sens(47)))))
			(line__660(_arch 7 0 660(_assignment(_alias((alusrcmuxb_source2_to_exmem)(alusrcmuxB_rs2_to_alu)))(_trgt(113))(_sens(108)))))
			(line__753(_arch 8 0 753(_assignment(_alias((branchand_regwritecancel_to_exmem)(branchand_jumpbranchselect_to_pc_mux)))(_simpleassign BUF)(_trgt(133))(_sens(18)))))
			(line__805(_arch 9 0 805(_prcs(_simple)(_trgt(4))(_sens(1)(2)(5)(7))(_read(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavioral 10 -1)
)
I 000051 55 2489          1739231970077 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739231970078 2025.02.10 18:59:30)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code 2c7c2d287a7b2c3b2e7f3e76292a292a782b2b2a2e)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739231970159 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739231970160 2025.02.10 18:59:30)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 7a2b2f7a292d786c7f7d68202a7c2e7f2c7c797c2c)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
V 000040 55 605 1739231970186 types_pkg
(_unit VHDL(types_pkg 0 4)
	(_version vf5)
	(_time 1739231970187 2025.02.10 18:59:30)
	(_source(\../src/types_pk.vhd\))
	(_parameters tan)
	(_code 89d8d88689dfdd9f8cdd9ad08e8e898fdb8f8e8e8d)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~15 0 7(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 7(_array 0((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~152 0 10(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 10(_array 2((_to i 0 i 128)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 765           1739231970193 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739231970194 2025.02.10 18:59:30)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code 99c8cb9792cec48e9dc98cc3ca9f989f9a9fcb9fcd)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739231970224 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739231970225 2025.02.10 18:59:30)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code b8e9edecb3ecbaaeedb8ade3e1bfb8bebbbdeebeec)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739231970244 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739231970245 2025.02.10 18:59:30)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code c8999d9dc39f95de9dca8c9298cecccecccecdcfca)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739231970268 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739231970269 2025.02.10 18:59:30)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code e7b6b2b4e3b5b7f1e6b7f3bdb2e1e2e0e5e0e7e1e4)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 3866          1739231970285 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739231970286 2025.02.10 18:59:30)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code f7a7a7a6f8a0f7e1faf3b3ada3f0fff1a3f1f2f1a3)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1671          1739231970318 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739231970319 2025.02.10 18:59:30)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 16464811114013001544044c43134011131043101f)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 2698          1739231970348 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739231970349 2025.02.10 18:59:30)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 35656a303662682335332c6f62333c3331333c3333)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11413         1739231970375 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 1 19))
	(_version vf5)
	(_time 1739231970376 2025.02.10 18:59:30)
	(_source(\../src/instruction_memory_program.vhd\(\../src/instruction_memory_AXI.vhd\)))
	(_parameters tan)
	(_code 55050a56050302425200470e0153565251535c5303)
	(_ent
		(_time 1739231012757)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_port(_int debug_clk -1 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 2 0 13(_ent(_in))))
		(_port(_int debug_data 1 0 14(_ent(_inout))))
		(_port(_int debug_we -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 21(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 1 21(_array 3((_to i 0 i 127)))))
		(_sig(_int mem 4 1 22(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 1 33(_prcs 0)))
		(_prcs
			(line__32(_arch 0 1 32(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(7)))))
			(line__43(_arch 1 1 43(_prcs(_trgt(5)(7))(_sens(1)(3)(6)(4)(5))(_dssslsensitivity 3)(_mon))))
		)
		(_subprogram
			(_int is_valid_address 2 1 25(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1224          1739231970409 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739231970410 2025.02.10 18:59:30)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 74242b75242374627071612e70727d722072207273)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5540          1739231970439 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739231970440 2025.02.10 18:59:30)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 93c3cc9c94c4c28493c38ac9c69596949b959a9597)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739231970470 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739231970471 2025.02.10 18:59:30)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code b2e2e2e6e6e4e4a5b4e7a3e9e1b4b6b4bbb4e7b4b5)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 949           1739231970486 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739231970487 2025.02.10 18:59:30)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code c2929297969494d5c497d39991c4c6c4cbc497c4c5)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1141          1739231970497 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739231970498 2025.02.10 18:59:30)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code c2929297969494d5c6c0d39991c4c6c4cbc497c4c5)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739231970516 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739231970517 2025.02.10 18:59:30)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code e1b1b5b3e2b6b4f7b5e6f2bbb8e7e0e7b4e7e5e7e3)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739231970528 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739231970529 2025.02.10 18:59:30)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code e1b1b4b2b6b6e0f6b1eff3bbe6e7b2e6e4e7b4e7e8)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739231970558 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739231970559 2025.02.10 18:59:30)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 00060106535651160b05465a040704070206560653)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739231970586 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739231970587 2025.02.10 18:59:30)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 20262124737671372221327a722674272527282622)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739231970614 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739231970615 2025.02.10 18:59:30)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 3f393e3a3a696e293b3b7c646b393e396c383a393e)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 11433         1739231970648 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 0 25))
	(_version vf5)
	(_time 1739231970649 2025.02.10 18:59:30)
	(_source(\../src/data_memory_request.vhd\))
	(_parameters tan)
	(_code 5e585a5d0a080e485b5918045b585b580a5808595c)
	(_ent
		(_time 1739231970646)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_port(_int debug_clk -1 0 18(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_address 1 0 19(_ent(_in))))
		(_port(_int debug_read_enable -1 0 20(_ent(_in))))
		(_port(_int debug_data 0 0 21(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 0 26(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__48(_arch 1 0 48(_assignment(_trgt(6))(_sens(3)(4)(11))(_mon))))
			(line__53(_arch 2 0 53(_prcs(_simple)(_trgt(10))(_sens(1)(7)(9))(_mon)(_read(8)(11)))))
		)
		(_subprogram
			(_int is_valid_address 3 0 29(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 4441          1739231970676 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 26))
	(_version vf5)
	(_time 1739231970677 2025.02.10 18:59:30)
	(_source(\../src/register_request.vhd\))
	(_parameters tan)
	(_code 7d7a7f7c2c2a2e6b782f64277f7b787a7f7b787b7a)
	(_ent
		(_time 1739231970674)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_port(_int debug_clk -1 0 19(_ent(_in)(_event))))
		(_port(_int debug_address 0 0 20(_ent(_in))))
		(_port(_int debug_read_enable -1 0 21(_ent(_in))))
		(_port(_int debug_data 1 0 22(_ent(_inout))))
		(_sig(_int registers -2 0 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(12))(_sens(0)(1)(4)(5))(_mon)(_read(12)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(6))(_sens(2)(12))(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(7))(_sens(3)(12))(_mon))))
			(line__49(_arch 3 0 49(_prcs(_trgt(11))(_sens(0)(8)(9)(10)(12))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000049 55 2273          1739231970699 behavior
(_unit VHDL(ricsvcore 0 10(behavior 0 28))
	(_version vf5)
	(_time 1739231970700 2025.02.10 18:59:30)
	(_source(\../src/riscvcore.vhd\))
	(_parameters tan)
	(_code 8d8a8f83d0dada9a8a889bd7df8bdb8a8f8b888a8f)
	(_ent
		(_time 1739231970697)
	)
	(_comp
		(internal_connections
			(_object
				(_port(_int clock -1 0 32(_ent (_in))))
				(_port(_int resetbar -1 0 33(_ent (_in))))
				(_port(_int debug_clk -1 0 34(_ent (_in))))
				(_port(_int debug_addr 2 0 35(_ent (_in))))
				(_port(_int debug_data 3 0 36(_ent (_inout))))
				(_port(_int rf_enable -1 0 37(_ent (_in))))
				(_port(_int im_enable -1 0 38(_ent (_in))))
				(_port(_int dm_enable -1 0 39(_ent (_in))))
			)
		)
	)
	(_inst internal_connections_inst 0 50(_comp internal_connections)
		(_port
			((clock)(clock))
			((resetbar)(resetbar))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((rf_enable)(rf_enable))
			((im_enable)(im_enable))
			((dm_enable)(dm_enable))
		)
		(_use(_ent . internal_connections)
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_port(_int debug_clk -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 18(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19(_array -1((_dto i 31 i 0)))))
		(_port(_int debug_data 1 0 19(_ent(_inout))))
		(_port(_int rf_enable -1 0 22(_ent(_in))))
		(_port(_int im_enable -1 0 23(_ent(_in))))
		(_port(_int dm_enable -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 36(_array -1((_dto i 31 i 0)))))
		(_sig(_int mem_debug -2 0 44(_arch(_uni))))
		(_sig(_int reg_debug -3 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_debug 4 0 46(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.mem_array(1 mem_array)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
)
V 000049 55 5020          1739231970705 behavior
(_unit VHDL(ricsvcore_tb 0 9(behavior 1 11))
	(_version vf5)
	(_time 1739231970706 2025.02.10 18:59:30)
	(_source(\../src/riscv_tb.vhd\(\../src/riscv_tb_program&request.vhd\)))
	(_parameters tan)
	(_code 9d9a9f92c0caca8acbce8bc7cf9bcb9a9f9b9898cb)
	(_ent
		(_time 1739231970703)
	)
	(_comp
		(RICSVCORE
			(_object
				(_port(_int clock -1 1 14(_ent (_in))))
				(_port(_int resetbar -1 1 15(_ent (_in))))
				(_port(_int debug_clk -1 1 16(_ent (_in))))
				(_port(_int debug_addr 0 1 17(_ent (_in))))
				(_port(_int debug_data 1 1 18(_ent (_inout))))
				(_port(_int rf_enable -1 1 19(_ent (_in))))
				(_port(_int im_enable -1 1 20(_ent (_in))))
				(_port(_int dm_enable -1 1 21(_ent (_in))))
			)
		)
	)
	(_inst uut 1 85(_comp RICSVCORE)
		(_port
			((clock)(clk))
			((resetbar)(rst))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((rf_enable)(rf_enable))
			((im_enable)(im_enable))
			((dm_enable)(dm_enable))
		)
		(_use(_ent . RICSVCORE)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 17(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 18(_array -1((_dto i 31 i 0)))))
		(_cnst(_int CLK_PERIOD -2 1 26(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 30(_array -1((_dto i 31 i 0)))))
		(_type(_int instruction_array 1 30(_array 2((_to i 0 i 22)))))
		(_cnst(_int INSTRUCTION_BUFFER 3 1 32(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000010111100000000010100010011"\))(2(_string \"00000000010100000000010110010011"\))(3(_string \"00000000000000000000011000010011"\))(4(_string \"00000000000001010000011010010011"\))(5(_string \"01000000101101101000011010110011"\))(6(_string \"00000010101101101100000001100011"\))(7(_string \"00000000000101100000011000010011"\))(8(_string \"11111111010111111111000001101111"\))(9(_string \"00000000000000000000000000000000"\))(10(_string \"00000000000000000000000000000000"\))(11(_string \"00000000000000000000000000000000"\))(12(_string \"00000000000000000000000000000000"\))(13(_string \"00000000000000000000000000000000"\))(14(_string \"00000000000000000000000000000000"\))(15(_string \"00000000000000000000000000000000"\))(16(_string \"00000000000000000000000000000000"\))(17(_string \"00000000000000000000000000000000"\))(18(_string \"00000000000000000000000000000000"\))(19(_string \"00000000000000000000000000000000"\))(20(_string \"00000000000000000000000000000000"\))(21(_string \"00000000000000000000000000000000"\))(22(_string \"00000000000000000000000000000000"\))))))
		(_sig(_int clk -1 1 67(_arch(_uni((i 2))))))
		(_sig(_int rst -1 1 68(_arch(_uni((i 2))))))
		(_sig(_int debug_clk -1 1 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 70(_array -1((_dto i 6 i 0)))))
		(_sig(_int debug_addr 4 1 70(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int debug_data 5 1 71(_arch(_uni((_others(i 4)))))))
		(_sig(_int rf_enable -1 1 72(_arch(_uni((i 2))))))
		(_sig(_int im_enable -1 1 73(_arch(_uni((i 2))))))
		(_sig(_int dm_enable -1 1 74(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 77(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_file_array 1 77(_array 6((_to i 0 i 31)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 1 78(_array -1((_dto i 31 i 0)))))
		(_type(_int data_mem_array 1 78(_array 8((_to i 0 i 127)))))
		(_sig(_int reg_file_contents 7 1 80(_arch(_uni))))
		(_sig(_int data_mem_contents 9 1 81(_arch(_uni))))
		(_cnst(_int \CLK_PERIOD/2\ -2 1 0(_int gms(_code 1))))
		(_prcs
			(main_sim(_arch 0 1 98(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9(127))(9)(9(0)))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (8)(9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(types_pkg))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1970104659 1769234796 1713401455 1936289385 6579560)
	)
	(_model . behavior 2 -1)
)
I 000051 55 20831         1739231970739 behavioral
(_unit VHDL(internal_connections 0 10(behavioral 0 32))
	(_version vf5)
	(_time 1739231970740 2025.02.10 18:59:30)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code bcbab5e8baeaecaab9b8bdb2f9e6ecbaefb9eababfbaea)
	(_ent
		(_time 1739231970731)
	)
	(_inst pc_mux_inst 0 370(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 381(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 390(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 408(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((reset)(resetbar))
			((instruction)(instruction_memory_instruction_to_ifid))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((debug_we)(im_enable))
		)
	)
	(_inst ifid_instance 0 422(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifflush_to_ifid))
			((branch_taken)(branchand_jumpbranchselect_to_pc_mux))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(ifid_instruction_to_OUT))
			((ifidpcout)(ifid_pcout_to_OUT))
			((rs1_out)(ifid_rs1_to_register))
			((rs2_out)(ifid_rs2_to_register))
			((rd_out)(ifid_rd_to_idex))
		)
	)
	(_inst imm_gen_inst 0 451(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 464(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 474(_ent . regfile)
		(_port
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_register))
			((readregister2)(ifid_rs2_to_register))
			((writeregisteraddress)(memwb_rd_to_out))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
			((debug_clk)(debug_clk))
			((debug_address)(debug_addr(d_4_0)))
			((debug_read_enable)(rf_enable))
			((debug_data)(rf_data_out))
		)
	)
	(_inst CONTROLUNIT_INST 0 499(_ent . ControlUnit)
		(_port
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_cntrlsigmux_to_controlunit))
			((rs1_data)(registers_reg1out_to_controlunit))
			((rs2_data)(registers_reg2out_to_controlunit))
			((exmem_rd)(exmem_rd_to_memwb))
			((exmem_regdata)(exmem_result_to_datamem))
			((memwb_rd)(memwb_rd_to_out))
			((memwb_regdata)(writebackmux_writedata_to_registers))
			((MemtoReg)(controlunit_memtoreg_to_idex))
			((RegWrite)(controlunit_regwrite_to_idex))
			((MemRead)(controlunit_memread_to_idex))
			((MemWrite)(controlunit_memwrite_to_idex))
			((Branch)(controlunit_branch_to_idex))
			((ALUSrc)(controlunit_alusource_to_idex))
			((ALUOp)(contolunit_aluop_to_idex))
			((if_flush)(controlunit_ifflush_to_ifid))
			((early_branch)(controlunit_earlybranch_to_pcmux))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst HAZARD_UNIT_INST 0 529(_ent . hazard_unit)
		(_port
			((idexmemread)(idex_memread_to_exmem))
			((idexrd)(idex_rd_to_exmem))
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_controlsigmux_to_controlunit))
			((pcwriteenable)(hazardunit_pcwrite_to_pc))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst IDEX_INST 0 542(_ent . idex)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((pcin)(ifid_pcout_to_pcimmadder))
			((instructionin)(ifid_instruction_to_OUT))
			((instructionout)(idex_instruction_to_alucontrol))
			((readdata1in)(registers_reg1out_to_idex))
			((readdata2in)(registers_reg2out_to_idex))
			((immediatein)(immediategen_immediate_to_idex))
			((immediateout)(idex_immediate_to_alusrcmuxb))
			((pcout)(idex_pcout_to_alu))
			((readdata1out)(idex_rs1_to_forwardingmuxa))
			((readdata2out)(idex_rs2_to_forwardingmuxb))
			((MemtoRegin)(controlunit_memtoreg_to_idex))
			((RegWritein)(controlunit_regwrite_to_idex))
			((MemReadin)(controlunit_memread_to_idex))
			((MemWritein)(controlunit_memwrite_to_idex))
			((Branchin)(controlunit_branch_to_idex))
			((ALUSrcin)(controlunit_alusource_to_idex))
			((ALUOpin)(contolunit_aluop_to_idex))
			((MemtoRegout)(idex_memtoreg_to_exmem))
			((RegWriteout)(idex_regwrite_to_exmem))
			((MemReadout)(idex_memread_to_exmem))
			((MemWriteout)(idex_memwrite_to_exmem))
			((Branchout)(idex_branch_to_exmem))
			((ALUSrc)(idex_alusrcb_to_alusrcmuxb))
			((ALUOp)(idex_aluop_to_alucontrol))
			((rs1in)(ifid_rs1_to_register))
			((rs2in)(ifid_rs2_to_register))
			((rdin)(ifid_rd_to_idex))
			((rs1out)(idex_rs1_to_forwardingunit))
			((rs2out)(idex_rs2_to_forwardingunit))
			((rdout)(idex_rd_to_exmem))
		)
	)
	(_inst ALU_CONTROL_INST 0 601(_ent . alucontrol)
		(_port
			((instruction)(idex_instruction_to_alucontrol))
			((aluop)(idex_aluop_to_alucontrol))
			((aluoperation)(alucontrol_aluop_to_alu))
		)
	)
	(_inst ALU_INST 0 612(_ent . ALU)
		(_port
			((input_0)(forwardingmuxa_rs1_to_alu))
			((input_1)(alusrcmuxB_rs2_to_alu))
			((pc)(idex_pcout_to_alu))
			((operation)(alucontrol_aluop_to_alu))
			((ALU_output)(alu_result_to_exmem))
			((zero_flag)(alu_zeroresult_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
		)
	)
	(_inst FORWARDING_MUX_A_INST 0 627(_ent . forwardingMuxA)
		(_port
			((rs1)(idex_rs1_to_forwardingmuxa))
			((forwardedrs1exmem)(exmem_result_to_datamem))
			((forwardedrs1memwb)(writebackmux_writedata_to_registers))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((MuxOutput)(forwardingmuxA_rs1_to_ALU))
		)
	)
	(_inst FORWARDING_MUX_B_INST 0 639(_ent . forwardingMuxB)
		(_port
			((rs2)(idex_rs2_to_forwardingmuxb))
			((forwardedrs2exmem)(exmem_result_to_datamem))
			((forwardedrs2memwb)(writebackmux_writedata_to_registers))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
			((MuxOutput)(forwardingmuxB_rs2_to_alusrcmuxB))
		)
	)
	(_inst ALU_SRC_MUX_B_INST 0 652(_ent . ALUSrcMuxB)
		(_port
			((ReadRegister2)(forwardingmuxb_rs2_to_alusrcmuxb))
			((ReadImmediate)(idex_immediate_to_alusrcmuxb))
			((ALUSrcBControl)(idex_alusrcb_to_alusrcmuxb))
			((MuxOutput)(alusrcmuxB_rs2_to_alu))
		)
	)
	(_inst EXMEM_INST 0 664(_ent . exmem)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((aluzeroin)(alu_zeroresult_to_exmem))
			((aluresultin)(alu_result_to_exmem))
			((readdata2in)(forwardingmuxB_rs2_to_alusrcmuxB))
			((aluzeroout)(exmem_zero_to_branchand))
			((aluresultout)(exmem_result_to_datamem))
			((readdata2out)(exmem_src2_to_datamem))
			((MemtoRegin)(idex_memtoreg_to_exmem))
			((RegWritein)(idex_regwrite_to_exmem))
			((MemReadin)(idex_memread_to_exmem))
			((MemWritein)(idex_memwrite_to_exmem))
			((Branchin)(idex_branch_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
			((MemtoRegout)(exmem_memtoreg_to_memwb))
			((RegWriteout)(exmem_regwrite_to_memwb))
			((MemRead)(exmem_memread_to_datamem))
			((MemWrite)(exmem_memwrite_to_datamem))
			((Branch)(exmem_branch_to_branchand))
			((rdin)(idex_rd_to_exmem))
			((rdout)(exmem_rd_to_memwb))
		)
	)
	(_inst FORWARDING_UNIT_INST 0 705(_ent . ForwardingUnit)
		(_port
			((exmemregwritecntrl)(exmem_regwrite_to_memwb))
			((memwbregwritecntrl)(memwb_regwrite_to_registers))
			((exmemrd)(exmem_rd_to_memwb))
			((memwbrd)(memwb_rd_to_out))
			((idexrs1)(idex_rs1_to_forwardingunit))
			((idexrs2)(idex_rs2_to_forwardingunit))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
		)
	)
	(_inst DATA_MEMORY_INST 0 727(_ent . data_memory)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((memwrite)(exmem_memwrite_to_datamem))
			((memread)(exmem_memread_to_datamem))
			((address)(exmem_result_to_datamem))
			((writedata)(exmem_src2_to_datamem))
			((readdata)(datamem_readdata_to_memwb))
			((debug_clk)(debug_clk))
			((debug_address)(debug_addr))
			((debug_read_enable)(dm_enable))
			((debug_data)(dm_data_out))
		)
	)
	(_inst BRANCH_AND_INST 0 745(_ent . BranchAND)
		(_port
			((ALUZero)(exmem_zero_to_branchand))
			((ControlBranch)(exmem_branch_to_branchand))
			((BranchResponse)(branchand_jumpbranchselect_to_pc_mux))
		)
	)
	(_inst MEMWB_INST 0 765(_ent . memwb)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((readdata2in)(datamem_readdata_to_memwb))
			((aluresultin)(exmem_result_to_datamem))
			((readdata2out)(memwb_readdata_to_writebackmux))
			((aluresultout)(memwb_aluresult_to_writebackmux))
			((MemtoRegin)(exmem_memtoreg_to_memwb))
			((RegWritein)(exmem_regwrite_to_memwb))
			((MemtoReg)(memwb_memtoreg_to_wbmux))
			((RegWrite)(memwb_regwrite_to_registers))
			((rdin)(exmem_rd_to_memwb))
			((rdout)(memwb_rd_to_out))
			((branchregwritecancel)(branchand_regwritecancel_to_exmem))
		)
	)
	(_inst WRITEBACK_MUX_INST 0 792(_ent . writebackmux)
		(_port
			((memtoregcontrol)(memwb_memtoreg_to_wbmux))
			((read_data)(memwb_readdata_to_writebackmux))
			((aluresult)(memwb_aluresult_to_writebackmux))
			((writebackdata)(writebackmux_writedata_to_registers))
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_port(_int debug_clk -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 18(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19(_array -1((_dto i 31 i 0)))))
		(_port(_int debug_data 1 0 19(_ent(_inout))))
		(_port(_int rf_enable -1 0 22(_ent(_in))))
		(_port(_int im_enable -1 0 23(_ent(_in))))
		(_port(_int dm_enable -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int mem_select 2 0 36(_arch(_uni))))
		(_sig(_int rw_enable -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int IM_debug_instruction 3 0 47(_arch(_uni))))
		(_sig(_int RF_debug_data_out 3 0 48(_arch(_uni))))
		(_sig(_int DM_debug_data_out 3 0 49(_arch(_uni))))
		(_sig(_int IM_debug_we -1 0 52(_arch(_uni))))
		(_sig(_int RF_debug_read_enable -1 0 53(_arch(_uni))))
		(_sig(_int DM_debug_read_enable -1 0 54(_arch(_uni))))
		(_sig(_int rf_data_out 3 0 59(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 60(_arch(_uni))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 75(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 4 0 77(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 4 0 78(_arch(_uni))))
		(_sig(_int controlunit_branch_to_idex -1 0 79(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 80(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 4 0 84(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 4 0 87(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 88(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 4 0 93(_arch(_uni))))
		(_sig(_int instruction_memory_instruction_to_ifid 3 0 98(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 4 0 99(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 100(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_register 5 0 102(_arch(_uni))))
		(_sig(_int ifid_rs2_to_register 5 0 103(_arch(_uni))))
		(_sig(_int ifid_rd_to_idex 5 0 104(_arch(_uni))))
		(_sig(_int ifid_instruction_to_OUT 3 0 105(_arch(_uni))))
		(_sig(_int ifid_pcout_to_OUT 4 0 106(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 3 0 115(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 3 0 119(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 4 0 120(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 3 0 125(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 128(_arch(_uni))))
		(_sig(_int ifid_rs1_to_registers 5 0 129(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 5 0 130(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 5 0 131(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 3 0 132(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 3 0 133(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 3 0 134(_arch(_uni))))
		(_sig(_int hazardunit_controldisable_to_controlunit -1 0 137(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 3 0 138(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmux_to_controlunit -1 0 139(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 3 0 140(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 3 0 141(_arch(_uni))))
		(_sig(_int controlunit_memtoreg_to_idex -1 0 142(_arch(_uni))))
		(_sig(_int controlunit_regwrite_to_idex -1 0 143(_arch(_uni))))
		(_sig(_int controlunit_memread_to_idex -1 0 144(_arch(_uni))))
		(_sig(_int controlunit_memwrite_to_idex -1 0 145(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 146(_arch(_uni))))
		(_sig(_int controlunit_alusource_to_idex -1 0 147(_arch(_uni))))
		(_sig(_int contolunit_aluop_to_idex 2 0 148(_arch(_uni))))
		(_sig(_int controlunit_ifflush_to_ifid -1 0 149(_arch(_uni))))
		(_sig(_int idex_memread_to_hazardunit -1 0 155(_arch(_uni))))
		(_sig(_int idex_rd_to_hazardunit 5 0 157(_arch(_uni))))
		(_sig(_int idex_instruction_to_hazardunit 3 0 158(_arch(_uni))))
		(_sig(_int hazardunit_controlsigmux_to_controlunit -1 0 159(_arch(_uni))))
		(_sig(_int hazardunit_write_to_ifid -1 0 161(_arch(_uni))))
		(_sig(_int READDATA1_TO_IDEX 3 0 168(_arch(_uni))))
		(_sig(_int READDATA2_TO_IDEX 3 0 169(_arch(_uni))))
		(_sig(_int IMMEDIATE_TO_IDEX 3 0 170(_arch(_uni))))
		(_sig(_int MAKETHISSIGNALIMMEDIATE_FROM_IDEX 3 0 171(_arch(_uni))))
		(_sig(_int READDATA1_FROM_IDEX 3 0 173(_arch(_uni))))
		(_sig(_int READDATA2_FROM_IDEX 3 0 174(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_IDEX -1 0 177(_arch(_uni))))
		(_sig(_int REGWRITE_TO_IDEX -1 0 178(_arch(_uni))))
		(_sig(_int idex_memtoreg_to_exmem -1 0 179(_arch(_uni))))
		(_sig(_int idex_regwrite_to_exmem -1 0 180(_arch(_uni))))
		(_sig(_int MEMREAD_TO_IDEX -1 0 183(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_IDEX -1 0 184(_arch(_uni))))
		(_sig(_int BRANCH_TO_IDEX -1 0 185(_arch(_uni))))
		(_sig(_int idex_memread_to_exmem -1 0 186(_arch(_uni))))
		(_sig(_int idex_memwrite_to_exmem -1 0 187(_arch(_uni))))
		(_sig(_int idex_branch_to_exmem -1 0 188(_arch(_uni))))
		(_sig(_int ALUSRC_TO_IDEX -1 0 191(_arch(_uni))))
		(_sig(_int ALUOP_TO_IDEX 2 0 192(_arch(_uni))))
		(_sig(_int idex_alusrcb_to_alusrcmuxb -1 0 193(_arch(_uni))))
		(_sig(_int ALUOP_FROM_IDEX 2 0 194(_arch(_uni))))
		(_sig(_int RS1_TO_IDEX 5 0 197(_arch(_uni))))
		(_sig(_int RS2_TO_IDEX 5 0 198(_arch(_uni))))
		(_sig(_int RD_TO_IDEX 5 0 199(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingunit 5 0 200(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingunit 5 0 201(_arch(_uni))))
		(_sig(_int idex_rd_to_exmem 5 0 202(_arch(_uni))))
		(_sig(_int idex_instruction_to_alucontrol 3 0 212(_arch(_uni))))
		(_sig(_int idex_aluop_to_alucontrol 2 0 213(_arch(_uni))))
		(_sig(_int alucontrol_aluop_to_alu 5 0 214(_arch(_uni))))
		(_sig(_int idex_pcout_to_alu 4 0 227(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingmuxa 3 0 232(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxa 3 0 233(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxa 3 0 234(_arch(_uni))))
		(_sig(_int forwardingunit_Amuxcntrl_to_forrwardingmuxA 2 0 235(_arch(_uni))))
		(_sig(_int forwardingmuxA_rs1_to_ALU 3 0 236(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingmuxb 3 0 241(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxb 3 0 242(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxb 3 0 243(_arch(_uni))))
		(_sig(_int forwardingunit_Bmuxcntrl_to_forrwardingmuxB 2 0 244(_arch(_uni))))
		(_sig(_int forwardingmuxb_rs2_to_alusrcmuxb 3 0 251(_arch(_uni))))
		(_sig(_int idex_immediate_to_alusrcmuxb 3 0 252(_arch(_uni))))
		(_sig(_int ALU_SRC_B_CONTROL -1 0 253(_arch(_uni))))
		(_sig(_int alusrcmuxB_rs2_to_alu 3 0 254(_arch(_uni))))
		(_sig(_int PC_PLUS_IMM_TO_EXMEM 4 0 262(_arch(_uni))))
		(_sig(_int alu_zeroresult_to_exmem -1 0 263(_arch(_uni))))
		(_sig(_int alu_JALorBRANCH_to_exmem -1 0 264(_arch(_uni))))
		(_sig(_int alu_result_to_exmem 3 0 265(_arch(_uni))))
		(_sig(_int alusrcmuxb_source2_to_exmem 3 0 266(_arch(_uni))))
		(_sig(_int BRANCH_JUMP_ADDR_FROM_EXMEM 4 0 267(_arch(_uni))))
		(_sig(_int exmem_zero_to_branchand -1 0 268(_arch(_uni))))
		(_sig(_int exmem_result_to_datamem 3 0 269(_arch(_uni))))
		(_sig(_int exmem_src2_to_datamem 3 0 270(_arch(_uni))))
		(_sig(_int exmem_memtoreg_to_memwb -1 0 276(_arch(_uni))))
		(_sig(_int exmem_regwrite_to_memwb -1 0 277(_arch(_uni))))
		(_sig(_int exmem_memread_to_datamem -1 0 283(_arch(_uni))))
		(_sig(_int exmem_memwrite_to_datamem -1 0 284(_arch(_uni))))
		(_sig(_int exmem_branch_to_branchand -1 0 285(_arch(_uni))))
		(_sig(_int exmem_rd_to_memwb 5 0 289(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_DATA_MEMORY -1 0 306(_arch(_uni))))
		(_sig(_int MEMREAD_TO_DATA_MEMORY -1 0 307(_arch(_uni))))
		(_sig(_int ADDRESS_TO_DATA_MEMORY 3 0 308(_arch(_uni))))
		(_sig(_int WRITEDATA_TO_DATA_MEMORY 3 0 309(_arch(_uni))))
		(_sig(_int datamem_readdata_to_memwb 3 0 310(_arch(_uni))))
		(_sig(_int READDATA2_TO_MEMWB 3 0 326(_arch(_uni))))
		(_sig(_int ALURESULT_TO_MEMWB 3 0 327(_arch(_uni))))
		(_sig(_int memwb_readdata_to_writebackmux 3 0 328(_arch(_uni))))
		(_sig(_int memwb_aluresult_to_writebackmux 3 0 329(_arch(_uni))))
		(_sig(_int branchand_regwritecancel_to_exmem -1 0 330(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_MEMWB -1 0 336(_arch(_uni))))
		(_sig(_int REGWRITE_TO_MEMWB -1 0 337(_arch(_uni))))
		(_sig(_int memwb_memtoreg_to_wbmux -1 0 338(_arch(_uni))))
		(_sig(_int REGWRITE_FROM_MEMWB -1 0 339(_arch(_uni))))
		(_sig(_int RD_TO_MEMWB 5 0 342(_arch(_uni))))
		(_sig(_int memwb_rd_to_out 5 0 343(_arch(_uni))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(29))(_sens(27)))))
			(line__404(_arch 1 0 404(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(24))(_sens(27)))))
			(line__442(_arch 2 0 442(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(39))(_sens(36)))))
			(line__449(_arch 3 0 449(_assignment(_alias((ifid_instruction_to_immediategen)(ifid_instruction_to_OUT)))(_trgt(37))(_sens(35)))))
			(line__462(_arch 4 0 462(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(39))(_sens(36)))))
			(line__494(_arch 5 0 494(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(51))(_sens(46)))))
			(line__495(_arch 6 0 495(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(52))(_sens(47)))))
			(line__660(_arch 7 0 660(_assignment(_alias((alusrcmuxb_source2_to_exmem)(alusrcmuxB_rs2_to_alu)))(_trgt(113))(_sens(108)))))
			(line__753(_arch 8 0 753(_assignment(_alias((branchand_regwritecancel_to_exmem)(branchand_jumpbranchselect_to_pc_mux)))(_simpleassign BUF)(_trgt(133))(_sens(18)))))
			(line__805(_arch 9 0 805(_prcs(_simple)(_trgt(4))(_sens(1)(2)(5)(7))(_read(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavioral 10 -1)
)
I 000049 55 2273          1739231970772 behavior
(_unit VHDL(ricsvcore 0 10(behavior 0 28))
	(_version vf5)
	(_time 1739231970773 2025.02.10 18:59:30)
	(_source(\../src/riscvcore.vhd\))
	(_parameters tan)
	(_code dbdcd989808c8cccdcdecd8189dd8ddcd9dddedcd9)
	(_ent
		(_time 1739231970697)
	)
	(_comp
		(internal_connections
			(_object
				(_port(_int clock -1 0 32(_ent (_in))))
				(_port(_int resetbar -1 0 33(_ent (_in))))
				(_port(_int debug_clk -1 0 34(_ent (_in))))
				(_port(_int debug_addr 2 0 35(_ent (_in))))
				(_port(_int debug_data 3 0 36(_ent (_inout))))
				(_port(_int rf_enable -1 0 37(_ent (_in))))
				(_port(_int im_enable -1 0 38(_ent (_in))))
				(_port(_int dm_enable -1 0 39(_ent (_in))))
			)
		)
	)
	(_inst internal_connections_inst 0 50(_comp internal_connections)
		(_port
			((clock)(clock))
			((resetbar)(resetbar))
			((debug_clk)(debug_clk))
			((debug_addr)(debug_addr))
			((debug_data)(debug_data))
			((rf_enable)(rf_enable))
			((im_enable)(im_enable))
			((dm_enable)(dm_enable))
		)
		(_use(_ent . internal_connections)
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_port(_int debug_clk -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 18(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19(_array -1((_dto i 31 i 0)))))
		(_port(_int debug_data 1 0 19(_ent(_inout))))
		(_port(_int rf_enable -1 0 22(_ent(_in))))
		(_port(_int im_enable -1 0 23(_ent(_in))))
		(_port(_int dm_enable -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 36(_array -1((_dto i 31 i 0)))))
		(_sig(_int mem_debug -2 0 44(_arch(_uni))))
		(_sig(_int reg_debug -3 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_debug 4 0 46(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.mem_array(1 mem_array)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 949           1739232529075 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232529076 2025.02.10 19:08:49)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code c4cac791969292d3c291d59f97c2c0c2cdc291c2c3)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2489          1739232529129 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232529130 2025.02.10 19:08:49)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code f3fda2a3f5a4f3e4f1a0e1a9f6f5f6f5a7f4f4f5f1)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739232529170 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232529171 2025.02.10 19:08:49)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 121d14141245100417150048421446174414111444)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 765           1739232529195 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232529196 2025.02.10 19:08:49)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code 313e303532666c263561246b623730373237633765)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739232529218 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232529219 2025.02.10 19:08:49)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 414e4743431543571441541a184641474244174715)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739232529233 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232529234 2025.02.10 19:08:49)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 606f666063373d763562243a306664666466656762)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739232529252 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232529253 2025.02.10 19:08:49)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 707f7671732220667120642a257675777277707673)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739232529266 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232529267 2025.02.10 19:08:49)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 7f71707e2f2822697f796625287976797b79767979)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11413         1739232529293 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 1 19))
	(_version vf5)
	(_time 1739232529294 2025.02.10 19:08:49)
	(_source(\../src/instruction_memory_program.vhd\(\../src/INSTRUCTION_MEMORY_AXI.vhd\)))
	(_parameters tan)
	(_code 8f8180818cd9d89888da9dd4db898c888b898689d9)
	(_ent
		(_time 1739231012757)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_port(_int debug_clk -1 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 2 0 13(_ent(_in))))
		(_port(_int debug_data 1 0 14(_ent(_inout))))
		(_port(_int debug_we -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 21(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 1 21(_array 3((_to i 0 i 127)))))
		(_sig(_int mem 4 1 22(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 1 33(_prcs 0)))
		(_prcs
			(line__32(_arch 0 1 32(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(7)))))
			(line__43(_arch 1 1 43(_prcs(_trgt(5)(7))(_sens(1)(3)(6)(4)(5))(_dssslsensitivity 3)(_mon))))
		)
		(_subprogram
			(_int is_valid_address 2 1 25(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1224          1739232529334 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232529335 2025.02.10 19:08:49)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code beb0b1eabfe9bea8babbabe4bab8b7b8eab8eab8b9)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1671          1739232529369 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232529370 2025.02.10 19:08:49)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code ddd3d38f888bd8cbde8fcf8788d88bdad8db88dbd4)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5540          1739232529395 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232529396 2025.02.10 19:08:49)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code fcf2f3acababadebfcace5a6a9faf9fbf4faf5faf8)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739232529425 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232529426 2025.02.10 19:08:49)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code 1b151a1c1f4d4d0c1d4e0a40481d1f1d121d4e1d1c)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739232529437 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232529438 2025.02.10 19:08:49)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 1b151e1d4b4c4e0d4f1c0841421d1a1d4e1d1f1d19)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3866          1739232529450 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232529451 2025.02.10 19:08:49)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 2b25292e717c2b3d262f6f717f2c232d7f2d2e2d7f)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1141          1739232529474 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232529475 2025.02.10 19:08:49)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code 4a444b484d1c1c5d4e485b11194c4e4c434c1f4c4d)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739232529495 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232529496 2025.02.10 19:08:49)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 5a545e595d0d5b4d0a5448005d5c095d5f5c0f5c53)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739232529524 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232529525 2025.02.10 19:08:49)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 79777f78232f286f727c3f237d7e7d7e7b7f2f7f2a)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739232529548 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232529549 2025.02.10 19:08:49)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 98969e97c3cec98f9a998ac2ca9ecc9f9d9f909e9a)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739232529566 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232529567 2025.02.10 19:08:49)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code a8a6aefff3fef9beacacebf3fcaea9aefbafadaea9)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 11460         1739232529597 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 1 25))
	(_version vf5)
	(_time 1739232529598 2025.02.10 19:08:49)
	(_source(\../src/data_memory_request.vhd\(\../src/DATA_MEM_AXI.vhd\)))
	(_parameters tan)
	(_code c7c9c492c19197d1c2c0819dc2c1c2c193c191c0c5)
	(_ent
		(_time 1739231970646)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_port(_int debug_clk -1 0 18(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_address 1 0 19(_ent(_in))))
		(_port(_int debug_read_enable -1 0 20(_ent(_in))))
		(_port(_int debug_data 0 0 21(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 26(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 1 26(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 1 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__36(_arch 0 1 36(_prcs(_trgt(11))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__48(_arch 1 1 48(_assignment(_trgt(6))(_sens(3)(4)(11))(_mon))))
			(line__53(_arch 2 1 53(_prcs(_simple)(_trgt(10))(_sens(1)(7)(9))(_mon)(_read(8)(11)))))
		)
		(_subprogram
			(_int is_valid_address 3 1 29(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 4468          1739232529626 Behavioral
(_unit VHDL(regfile 0 6(behavioral 1 26))
	(_version vf5)
	(_time 1739232529627 2025.02.10 19:08:49)
	(_source(\../src/register_request.vhd\(\../src/REGISTER_AXI.vhd\)))
	(_parameters tan)
	(_code e7e8e2b4e5b0b4f1e2b5febde5e1e2e0e5e1e2e1e0)
	(_ent
		(_time 1739231970674)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_port(_int debug_clk -1 0 19(_ent(_in)(_event))))
		(_port(_int debug_address 0 0 20(_ent(_in))))
		(_port(_int debug_read_enable -1 0 21(_ent(_in))))
		(_port(_int debug_data 1 0 22(_ent(_inout))))
		(_sig(_int registers -2 1 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs(_simple)(_trgt(12))(_sens(0)(1)(4)(5))(_mon)(_read(12)))))
			(line__42(_arch 1 1 42(_assignment(_trgt(6))(_sens(2)(12))(_mon))))
			(line__45(_arch 2 1 45(_assignment(_trgt(7))(_sens(3)(12))(_mon))))
			(line__49(_arch 3 1 49(_prcs(_trgt(11))(_sens(0)(8)(9)(10)(12))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 949           1739232537374 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232537375 2025.02.10 19:08:57)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code 2d7a2d292f7b7b3a2b783c767e2b292b242b782b2a)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2489          1739232537438 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232537439 2025.02.10 19:08:57)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code 6b3c396b3c3c6b7c693879316e6d6e6d3f6c6c6d69)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739232537491 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232537492 2025.02.10 19:08:57)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 9acc9c94c9cd988c9f9d88c0ca9cce9fcc9c999ccc)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 765           1739232537518 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232537519 2025.02.10 19:08:57)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code b9efb8ecb2eee4aebde9ace3eabfb8bfbabfebbfed)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739232537546 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232537547 2025.02.10 19:08:57)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code c99fcf9cc39dcbdf9cc9dc9290cec9cfcacc9fcf9d)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739232537569 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232537570 2025.02.10 19:08:57)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code e8beeebbe3bfb5febdeaacb2b8eeeceeeceeedefea)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739232537603 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232537604 2025.02.10 19:08:57)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 07510001035557110657135d520102000500070104)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739232537623 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232537624 2025.02.10 19:08:57)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 1740191016404a0117110e4d40111e1113111e1111)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11413         1739232537649 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 1 19))
	(_version vf5)
	(_time 1739232537650 2025.02.10 19:08:57)
	(_source(\../src/instruction_memory_program.vhd\(\../src/INSTRUCTION_MEMORY_AXI.vhd\)))
	(_parameters tan)
	(_code 36613833656061213163246d6230353132303f3060)
	(_ent
		(_time 1739231012757)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_port(_int debug_clk -1 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 2 0 13(_ent(_in))))
		(_port(_int debug_data 1 0 14(_ent(_inout))))
		(_port(_int debug_we -1 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 21(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 1 21(_array 3((_to i 0 i 127)))))
		(_sig(_int mem 4 1 22(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 1 33(_prcs 0)))
		(_prcs
			(line__32(_arch 0 1 32(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(7)))))
			(line__43(_arch 1 1 43(_prcs(_trgt(5)(7))(_sens(1)(3)(6)(4)(5))(_dssslsensitivity 3)(_mon))))
		)
		(_subprogram
			(_int is_valid_address 2 1 25(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1224          1739232537686 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232537687 2025.02.10 19:08:57)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 65326b65343265736160703f61636c633163316362)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1671          1739232537718 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232537719 2025.02.10 19:08:57)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 84d38b8a81d2819287d696ded181d2838182d1828d)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5540          1739232537745 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232537746 2025.02.10 19:08:57)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 94c39a9b94c3c58394c48dcec19291939c929d9290)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739232537776 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232537777 2025.02.10 19:08:57)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code b3e4b2e7e6e5e5a4b5e6a2e8e0b5b7b5bab5e6b5b4)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739232537794 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232537795 2025.02.10 19:08:57)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code c394c697c29496d597c4d0999ac5c2c596c5c7c5c1)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3866          1739232537815 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232537816 2025.02.10 19:08:57)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code e2b5e0b0e8b5e2f4efe6a6b8b6e5eae4b6e4e7e4b6)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1141          1739232537843 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232537844 2025.02.10 19:08:57)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code f2a5f3a2a6a4a4e5f6f0e3a9a1f4f6f4fbf4a7f4f5)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739232537866 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232537867 2025.02.10 19:08:57)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 11461a1646461006411f034b161742161417441718)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739232537905 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232537906 2025.02.10 19:08:57)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 40174942131611564b45061a444744474246164613)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739232537935 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232537936 2025.02.10 19:08:57)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 4f18464d4a191e584d4e5d151d491b484a4847494d)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739232537959 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232537960 2025.02.10 19:08:57)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 6f38666f6a393e796b6b2c343b696e693c686a696e)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 11460         1739232538002 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 1 25))
	(_version vf5)
	(_time 1739232538003 2025.02.10 19:08:58)
	(_source(\../src/data_memory_request.vhd\(\../src/DATA_MEM_AXI.vhd\)))
	(_parameters tan)
	(_code 9ec99291cac8ce889b99d8c49b989b98ca98c8999c)
	(_ent
		(_time 1739231970646)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_port(_int debug_clk -1 0 18(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_address 1 0 19(_ent(_in))))
		(_port(_int debug_read_enable -1 0 20(_ent(_in))))
		(_port(_int debug_data 0 0 21(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 26(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 1 26(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 1 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__36(_arch 0 1 36(_prcs(_trgt(11))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__48(_arch 1 1 48(_assignment(_trgt(6))(_sens(3)(4)(11))(_mon))))
			(line__53(_arch 2 1 53(_prcs(_simple)(_trgt(10))(_sens(1)(7)(9))(_mon)(_read(8)(11)))))
		)
		(_subprogram
			(_int is_valid_address 3 1 29(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 4468          1739232538028 Behavioral
(_unit VHDL(regfile 0 6(behavioral 1 26))
	(_version vf5)
	(_time 1739232538029 2025.02.10 19:08:58)
	(_source(\../src/register_request.vhd\(\../src/REGISTER_AXI.vhd\)))
	(_parameters tan)
	(_code adfba7fafcfafebba8ffb4f7afaba8aaafaba8abaa)
	(_ent
		(_time 1739231970674)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_port(_int debug_clk -1 0 19(_ent(_in)(_event))))
		(_port(_int debug_address 0 0 20(_ent(_in))))
		(_port(_int debug_read_enable -1 0 21(_ent(_in))))
		(_port(_int debug_data 1 0 22(_ent(_inout))))
		(_sig(_int registers -2 1 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs(_simple)(_trgt(12))(_sens(0)(1)(4)(5))(_mon)(_read(12)))))
			(line__42(_arch 1 1 42(_assignment(_trgt(6))(_sens(2)(12))(_mon))))
			(line__45(_arch 2 1 45(_assignment(_trgt(7))(_sens(3)(12))(_mon))))
			(line__49(_arch 3 1 49(_prcs(_trgt(11))(_sens(0)(8)(9)(10)(12))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 949           1739232570313 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232570314 2025.02.10 19:09:30)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code d6d2d684868080c1d083c78d85d0d2d0dfd083d0d1)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2489          1739232570366 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232570367 2025.02.10 19:09:30)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code 05015603055205120756175f000300035102020307)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739232570415 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232570416 2025.02.10 19:09:30)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 34313330326336223133266e643260316232373262)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 765           1739232570433 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232570434 2025.02.10 19:09:30)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code 4346434042141e5447135619104542454045114517)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739232570445 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232570446 2025.02.10 19:09:30)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 5356545053075145065346080a5453555056055507)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739232570462 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232570463 2025.02.10 19:09:30)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 6366646363343e7536612739336567656765666461)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739232570482 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232570483 2025.02.10 19:09:30)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 727775737320226473226628277477757075727471)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739232570497 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232570498 2025.02.10 19:09:30)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 82868c8c86d5df9482849bd8d5848b8486848b8484)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1836          1739232570510 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 1 17))
	(_version vf5)
	(_time 1739232570511 2025.02.10 19:09:30)
	(_source(\../src/instruction_memory_program.vhd\(\../src/INSTRUCTION_MEMORY_AXI.vhd\)))
	(_parameters tan)
	(_code 92969c9dc5c4c58594c680c9c694919596949b94c4)
	(_ent
		(_time 1739231012757)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_port(_int debug_clk -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_addr 2 0 13(_ent(_in))))
		(_port(_int debug_data 1 0 14(_ent(_inout))))
		(_port(_int debug_we -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 19(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 1 19(_array 3((_to i 0 i 127)))))
		(_sig(_int mem 4 1 20(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 1 31(_prcs 0)))
		(_prcs
			(line__30(_arch 0 1 30(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(7)))))
		)
		(_subprogram
			(_int is_valid_address 1 1 23(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1224          1739232570545 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232570546 2025.02.10 19:09:30)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code c0c4ce959497c0d6c4c5d59ac4c6c9c694c694c6c7)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1671          1739232570574 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232570575 2025.02.10 19:09:30)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code d0d4df82d186d5c6d382c28a85d586d7d5d685d6d9)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5540          1739232570598 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232570599 2025.02.10 19:09:30)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code efebe1bcbdb8bef8efbff6b5bae9eae8e7e9e6e9eb)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739232570630 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232570631 2025.02.10 19:09:30)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code 0f0b01090f595918095a1e545c090b0906095a0908)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739232570643 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232570644 2025.02.10 19:09:30)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 1e1a141849494b084a190d4447181f184b181a181c)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3866          1739232570664 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232570665 2025.02.10 19:09:30)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 2e2a232b73792e38232a6a747a2926287a282b287a)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1141          1739232570690 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232570691 2025.02.10 19:09:30)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code 4d49434f4f1b1b5a494f5c161e4b494b444b184b4a)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739232570716 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232570717 2025.02.10 19:09:30)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 5d59565e5f0a5c4a0d534f075a5b0e5a585b085b54)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739232570747 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232570748 2025.02.10 19:09:30)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 7c78757d7c2a2d6a77793a26787b787b7e7a2a7a2f)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739232570771 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232570772 2025.02.10 19:09:30)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 9b9f92949acdca8c999a89c1c99dcf9c9e9c939d99)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739232570789 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232570790 2025.02.10 19:09:30)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code abafa2fcaafdfabdafafe8f0ffadaaadf8acaeadaa)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 11460         1739232570823 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 1 25))
	(_version vf5)
	(_time 1739232570824 2025.02.10 19:09:30)
	(_source(\../src/data_memory_request.vhd\(\../src/DATA_MEM_AXI.vhd\)))
	(_parameters tan)
	(_code cacec69f9a9c9adccfcd8c90cfcccfcc9ecc9ccdc8)
	(_ent
		(_time 1739231970646)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_port(_int debug_clk -1 0 18(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_address 1 0 19(_ent(_in))))
		(_port(_int debug_read_enable -1 0 20(_ent(_in))))
		(_port(_int debug_data 0 0 21(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 26(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 1 26(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 1 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__36(_arch 0 1 36(_prcs(_trgt(11))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__48(_arch 1 1 48(_assignment(_trgt(6))(_sens(3)(4)(11))(_mon))))
			(line__53(_arch 2 1 53(_prcs(_simple)(_trgt(10))(_sens(1)(7)(9))(_mon)(_read(8)(11)))))
		)
		(_subprogram
			(_int is_valid_address 3 1 29(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 4468          1739232570846 Behavioral
(_unit VHDL(regfile 0 6(behavioral 1 26))
	(_version vf5)
	(_time 1739232570847 2025.02.10 19:09:30)
	(_source(\../src/register_request.vhd\(\../src/REGISTER_AXI.vhd\)))
	(_parameters tan)
	(_code e9ece3bae5bebaffecbbf0b3ebefeceeebefecefee)
	(_ent
		(_time 1739231970674)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_port(_int debug_clk -1 0 19(_ent(_in)(_event))))
		(_port(_int debug_address 0 0 20(_ent(_in))))
		(_port(_int debug_read_enable -1 0 21(_ent(_in))))
		(_port(_int debug_data 1 0 22(_ent(_inout))))
		(_sig(_int registers -2 1 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs(_simple)(_trgt(12))(_sens(0)(1)(4)(5))(_mon)(_read(12)))))
			(line__42(_arch 1 1 42(_assignment(_trgt(6))(_sens(2)(12))(_mon))))
			(line__45(_arch 2 1 45(_assignment(_trgt(7))(_sens(3)(12))(_mon))))
			(line__49(_arch 3 1 49(_prcs(_trgt(11))(_sens(0)(8)(9)(10)(12))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 949           1739232576604 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232576605 2025.02.10 19:09:36)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code 5f5a0f5c5f090948590a4e040c595b5956590a5958)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2489          1739232576655 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232576656 2025.02.10 19:09:36)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code 9e9b9c91cec99e899ccd8cc49b989b98ca9999989c)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739232576704 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232576705 2025.02.10 19:09:36)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code cdc99b999b9acfdbc8cadf979dcb99c89bcbcecb9b)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 765           1739232576727 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232576728 2025.02.10 19:09:36)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code dcd88d8f8d8b81cbd88cc9868fdadddadfda8eda88)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739232576743 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232576744 2025.02.10 19:09:36)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code ece8babfbcb8eefab9ecf9b7b5ebeceaefe9baeab8)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739232576757 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232576758 2025.02.10 19:09:36)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code fcf8aaacacaba1eaa9feb8a6acfaf8faf8faf9fbfe)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739232576781 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232576782 2025.02.10 19:09:36)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 1b181b1c4a494b0d1a4b0f414e1d1e1c191c1b1d18)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739232576794 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232576795 2025.02.10 19:09:36)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 1b19121c4f4c460d1b1d02414c1d121d1f1d121d1d)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1527          1739232576810 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232576811 2025.02.10 19:09:36)
	(_source(\../src/INSTRUCTION_MEMORY_AXI.vhd\))
	(_parameters tan)
	(_code 2a28232e2e7c7d3d2c7c38717e2c292d2e2c232c7c)
	(_ent
		(_time 1739232576808)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 19(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 20(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 31(_prcs 0)))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(3)))))
		)
		(_subprogram
			(_int is_valid_address 1 0 23(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1224          1739232576855 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232576856 2025.02.10 19:09:36)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 595b505a040e594f5d5c4c035d5f505f0d5f0d5f5e)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1671          1739232576886 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232576887 2025.02.10 19:09:36)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 797b7178712f7c6f7a2b6b232c7c2f7e7c7f2c7f70)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5540          1739232576903 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232576904 2025.02.10 19:09:36)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 888a818684dfd99f88d891d2dd8e8d8f808e818e8c)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739232576929 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232576930 2025.02.10 19:09:36)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code a7a5a1f0f6f1f1b0a1f2b6fcf4a1a3a1aea1f2a1a0)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739232576940 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232576941 2025.02.10 19:09:36)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code b7b5b5e2b2e0e2a1e3b0a4edeeb1b6b1e2b1b3b1b5)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3866          1739232576956 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232576957 2025.02.10 19:09:36)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code c7c5c293c890c7d1cac3839d93c0cfc193c1c2c193)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1141          1739232576982 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232576983 2025.02.10 19:09:36)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code d6d4d084868080c1d2d4c78d85d0d2d0dfd083d0d1)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739232576997 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232576998 2025.02.10 19:09:36)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code e6e4e5b5b6b1e7f1b6e8f4bce1e0b5e1e3e0b3e0ef)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739232577027 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232577028 2025.02.10 19:09:37)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 05070503535354130e00435f010201020703530356)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739232577053 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232577054 2025.02.10 19:09:37)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 24262420737275332625367e7622702321232c2226)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739232577066 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232577067 2025.02.10 19:09:37)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 34363431636265223030776f603235326733313235)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 11460         1739232577100 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 1 25))
	(_version vf5)
	(_time 1739232577101 2025.02.10 19:09:37)
	(_source(\../src/data_memory_request.vhd\(\../src/DATA_MEM_AXI.vhd\)))
	(_parameters tan)
	(_code 535156505105034556541509565556550755055451)
	(_ent
		(_time 1739231970646)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_port(_int debug_clk -1 0 18(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_address 1 0 19(_ent(_in))))
		(_port(_int debug_read_enable -1 0 20(_ent(_in))))
		(_port(_int debug_data 0 0 21(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 26(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 1 26(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 1 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__36(_arch 0 1 36(_prcs(_trgt(11))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__48(_arch 1 1 48(_assignment(_trgt(6))(_sens(3)(4)(11))(_mon))))
			(line__53(_arch 2 1 53(_prcs(_simple)(_trgt(10))(_sens(1)(7)(9))(_mon)(_read(8)(11)))))
		)
		(_subprogram
			(_int is_valid_address 3 1 29(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 4468          1739232577122 Behavioral
(_unit VHDL(regfile 0 6(behavioral 1 26))
	(_version vf5)
	(_time 1739232577123 2025.02.10 19:09:37)
	(_source(\../src/register_request.vhd\(\../src/REGISTER_AXI.vhd\)))
	(_parameters tan)
	(_code 636060636534307566317a39616566646165666564)
	(_ent
		(_time 1739231970674)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_port(_int debug_clk -1 0 19(_ent(_in)(_event))))
		(_port(_int debug_address 0 0 20(_ent(_in))))
		(_port(_int debug_read_enable -1 0 21(_ent(_in))))
		(_port(_int debug_data 1 0 22(_ent(_inout))))
		(_sig(_int registers -2 1 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs(_simple)(_trgt(12))(_sens(0)(1)(4)(5))(_mon)(_read(12)))))
			(line__42(_arch 1 1 42(_assignment(_trgt(6))(_sens(2)(12))(_mon))))
			(line__45(_arch 2 1 45(_assignment(_trgt(7))(_sens(3)(12))(_mon))))
			(line__49(_arch 3 1 49(_prcs(_trgt(11))(_sens(0)(8)(9)(10)(12))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 949           1739232598928 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232598929 2025.02.10 19:09:58)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code 97989798c6c1c18091c286ccc49193919e91c29190)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2489          1739232598980 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232598981 2025.02.10 19:09:58)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code c6c99493c591c6d1c495d49cc3c0c3c092c1c1c0c4)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739232599031 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232599032 2025.02.10 19:09:59)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 050b0202025207130002175f550351005303060353)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 765           1739232599047 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232599048 2025.02.10 19:09:59)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code 050b0502025258120155105f560304030603570351)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739232599058 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232599059 2025.02.10 19:09:59)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 141a1313134016024114014f4d1314121711421240)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739232599080 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232599081 2025.02.10 19:09:59)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 343a3331336369226136706e643230323032313336)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739232599102 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232599103 2025.02.10 19:09:59)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 434d44414311135542135719164546444144434540)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739232599115 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232599116 2025.02.10 19:09:59)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 535c5d5056040e4553554a0904555a5557555a5555)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1527          1739232599132 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232599133 2025.02.10 19:09:59)
	(_source(\../src/INSTRUCTION_MEMORY_AXI.vhd\))
	(_parameters tan)
	(_code 636c6d6335353474653571383765606467656a6535)
	(_ent
		(_time 1739232576807)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 19(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 20(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 31(_prcs 0)))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(3)))))
		)
		(_subprogram
			(_int is_valid_address 1 0 23(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1224          1739232599156 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232599157 2025.02.10 19:09:59)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 828d8c8cd4d58294868797d886848b84d684d68485)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1671          1739232599185 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232599186 2025.02.10 19:09:59)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 919e9e9e91c7948792c383cbc494c7969497c49798)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5540          1739232599205 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232599206 2025.02.10 19:09:59)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code b1bebfe5b4e6e0a6b1e1a8ebe4b7b4b6b9b7b8b7b5)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739232599231 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232599232 2025.02.10 19:09:59)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code c0cfc195969696d7c695d19b93c6c4c6c9c695c6c7)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739232599245 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232599246 2025.02.10 19:09:59)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code d0dfd583d28785c684d7c38a89d6d1d685d6d4d6d2)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3866          1739232599264 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232599265 2025.02.10 19:09:59)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code efe0edbdb1b8eff9e2ebabb5bbe8e7e9bbe9eae9bb)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1141          1739232599293 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232599294 2025.02.10 19:09:59)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code fff0feafffa9a9e8fbfdeea4acf9fbf9f6f9aaf9f8)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739232599310 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232599311 2025.02.10 19:09:59)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 1e1115191d491f094e100c4419184d191b184b1817)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739232599341 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232599342 2025.02.10 19:09:59)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 2e21272a28787f38252b68742a292a292c2878287d)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739232599368 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232599369 2025.02.10 19:09:59)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 4d42444f4a1b1c5a4f4c5f171f4b194a484a454b4f)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739232599381 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232599382 2025.02.10 19:09:59)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 5d52545e5a0b0c4b59591e06095b5c5b0e5a585b5c)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 11460         1739232599419 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 1 25))
	(_version vf5)
	(_time 1739232599420 2025.02.10 19:09:59)
	(_source(\../src/data_memory_request.vhd\(\../src/DATA_MEM_AXI.vhd\)))
	(_parameters tan)
	(_code 7c73707d2e2a2c6a797b3a26797a797a287a2a7b7e)
	(_ent
		(_time 1739231970646)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_port(_int debug_clk -1 0 18(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_address 1 0 19(_ent(_in))))
		(_port(_int debug_read_enable -1 0 20(_ent(_in))))
		(_port(_int debug_data 0 0 21(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 26(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 1 26(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 1 27(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__36(_arch 0 1 36(_prcs(_trgt(11))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__48(_arch 1 1 48(_assignment(_trgt(6))(_sens(11)(3)(4))(_mon))))
			(line__53(_arch 2 1 53(_prcs(_simple)(_trgt(10))(_sens(1)(7)(9))(_mon)(_read(11)(8)))))
		)
		(_subprogram
			(_int is_valid_address 3 1 29(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 3905          1739232599444 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 24))
	(_version vf5)
	(_time 1739232599445 2025.02.10 19:09:59)
	(_source(\../src/REGISTER_AXI.vhd\))
	(_parameters tan)
	(_code 9b959194ccccc88d9e9c82c1999d9e9c999d9e9d9c)
	(_ent
		(_time 1739232599442)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_sig(_int registers -2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(1)(4)(5))(_mon)(_read(8)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__43(_arch 2 0 43(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 949           1739232611907 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232611908 2025.02.10 19:10:11)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code 50055f53060606475605410b035654565956055657)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2489          1739232611958 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232611959 2025.02.10 19:10:11)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code 7f2a227e2c287f687d2c6d257a797a792b7878797d)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739232612008 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232612009 2025.02.10 19:10:12)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code aefaa7f8f9f9acb8aba9bcf4fea8faabf8a8ada8f8)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 765           1739232612025 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232612026 2025.02.10 19:10:12)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code bde9b3e8ebeae0aab9eda8e7eebbbcbbbebbefbbe9)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739232612037 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232612038 2025.02.10 19:10:12)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code cd99c4989a99cfdb98cdd89694cacdcbcec89bcb99)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739232612049 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232612050 2025.02.10 19:10:12)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code dc88d58e8c8b81ca89de98868cdad8dad8dad9dbde)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739232612075 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232612076 2025.02.10 19:10:12)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code ecb8e5bfbcbebcfaedbcf8b6b9eae9ebeeebeceaef)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739232612089 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232612090 2025.02.10 19:10:12)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code fca9fcaca9aba1eafcfae5a6abfaf5faf8faf5fafa)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1527          1739232612104 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232612105 2025.02.10 19:10:12)
	(_source(\../src/INSTRUCTION_MEMORY_AXI.vhd\))
	(_parameters tan)
	(_code 0b5e530d0c5d5c1c0d5d19505f0d080c0f0d020d5d)
	(_ent
		(_time 1739232576807)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 19(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 20(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 31(_prcs 0)))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(3)))))
		)
		(_subprogram
			(_int is_valid_address 1 0 23(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1224          1739232612128 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232612129 2025.02.10 19:10:12)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 2b7e732f2d7c2b3d2f2e3e712f2d222d7f2d7f2d2c)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1671          1739232612156 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232612157 2025.02.10 19:10:12)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 4a1f13481a1c4f5c491858101f4f1c4d4f4c1f4c43)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5540          1739232612176 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232612177 2025.02.10 19:10:12)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 590c015a540e084e590940030c5f5c5e515f505f5d)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739232612200 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232612201 2025.02.10 19:10:12)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code 693c3e69363f3f7e6f3c78323a6f6d6f606f3c6f6e)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739232612213 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232612214 2025.02.10 19:10:12)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 792c2a79722e2c6f2d7e6a23207f787f2c7f7d7f7b)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3866          1739232612231 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232612232 2025.02.10 19:10:12)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 88dddc8788df889e858cccd2dc8f808edc8e8d8edc)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1141          1739232612254 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232612255 2025.02.10 19:10:12)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code a8fdfffff6fefebfacaab9f3fbaeacaea1aefdaeaf)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739232612268 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232612269 2025.02.10 19:10:12)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code b7e2e5e3e6e0b6a0e7b9a5edb0b1e4b0b2b1e2b1be)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739232612298 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232612299 2025.02.10 19:10:12)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code d6838684838087c0ddd3908cd2d1d2d1d4d080d085)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739232612322 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232612323 2025.02.10 19:10:12)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code e6b3b6b5b3b0b7f1e4e7f4bcb4e0b2e1e3e1eee0e4)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739232612335 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232612336 2025.02.10 19:10:12)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code f6a3a6a6a3a0a7e0f2f2b5ada2f0f7f0a5f1f3f0f7)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 11206         1739232612371 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 1 23))
	(_version vf5)
	(_time 1739232612372 2025.02.10 19:10:12)
	(_source(\../src/data_memory_request.vhd\(\../src/DATA_MEM_AXI.vhd\)))
	(_parameters tan)
	(_code 15404312114345031718534f101310134113431217)
	(_ent
		(_time 1739231970646)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_port(_int debug_clk -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_address 1 0 19(_ent(_in))))
		(_port(_int debug_read_enable -1 0 20(_ent(_in))))
		(_port(_int debug_data 0 0 21(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 24(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 1 24(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 1 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 1 34(_prcs(_trgt(11))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__46(_arch 1 1 46(_assignment(_trgt(6))(_sens(3)(4)(11))(_mon))))
		)
		(_subprogram
			(_int is_valid_address 2 1 27(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3905          1739232612410 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 24))
	(_version vf5)
	(_time 1739232612411 2025.02.10 19:10:12)
	(_source(\../src/REGISTER_AXI.vhd\))
	(_parameters tan)
	(_code 441014464513175241435d1e464241434642414243)
	(_ent
		(_time 1739232599441)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_sig(_int registers -2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(1)(4)(5))(_mon)(_read(8)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__43(_arch 2 0 43(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 949           1739232624475 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232624476 2025.02.10 19:10:24)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code 623235623634347564377339316466646b64376465)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2489          1739232624524 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232624525 2025.02.10 19:10:24)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code 91c1949e95c6918693c283cb94979497c596969793)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739232624571 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232624572 2025.02.10 19:10:24)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code c0919194c297c2d6c5c7d29a90c694c596c6c3c696)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 765           1739232624597 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232624598 2025.02.10 19:10:24)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code df8e898c8b8882c8db8fca858cd9ded9dcd98dd98b)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739232624609 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232624610 2025.02.10 19:10:24)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code efbebebcbabbedf9baeffab4b6e8efe9eceab9e9bb)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739232624625 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232624626 2025.02.10 19:10:24)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code ffaeaeafaaa8a2e9aafdbba5aff9fbf9fbf9faf8fd)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739232624644 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232624645 2025.02.10 19:10:24)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 0e5f5c08585c5e180f5e1a545b080b090c090e080d)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739232624656 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232624657 2025.02.10 19:10:24)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 1e4e45194d4943081e180744491817181a18171818)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1527          1739232624672 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232624673 2025.02.10 19:10:24)
	(_source(\../src/INSTRUCTION_MEMORY_AXI.vhd\))
	(_parameters tan)
	(_code 2d7d76292c7b7a3a2b7b3f76792b2e2a292b242b7b)
	(_ent
		(_time 1739232576807)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 19(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 20(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 31(_prcs 0)))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(3)))))
		)
		(_subprogram
			(_int is_valid_address 1 0 23(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1224          1739232624691 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232624692 2025.02.10 19:10:24)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 3d6d66383d6a3d2b39382867393b343b693b693b3a)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1671          1739232624719 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232624720 2025.02.10 19:10:24)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 5c0c065f0e0a594a5f0e4e0609590a5b595a095a55)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5540          1739232624737 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232624738 2025.02.10 19:10:24)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 6c3c376c3b3b3d7b6c3c7536396a696b646a656a68)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739232624761 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232624762 2025.02.10 19:10:24)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code 7c2c287d792a2a6b7a296d272f7a787a757a297a7b)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739232624773 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232624774 2025.02.10 19:10:24)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 8bdbdb84dbdcde9ddf8c98d1d28d8a8dde8d8f8d89)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3866          1739232624792 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232624793 2025.02.10 19:10:24)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 9bcbcc95c1cc9b8d969fdfc1cf9c939dcf9d9e9dcf)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1141          1739232624816 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232624817 2025.02.10 19:10:24)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code baeaeeeebdececadbeb8abe1e9bcbebcb3bcefbcbd)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739232624832 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232624833 2025.02.10 19:10:24)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code ca9a9b9fcd9dcbdd9ac4d890cdcc99cdcfcc9fccc3)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739232624861 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232624862 2025.02.10 19:10:24)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code e9b9babab3bfb8ffe2ecafb3edeeedeeebefbfefba)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739232624886 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232624887 2025.02.10 19:10:24)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code f9a9aaa9a3afa8eefbf8eba3abffadfefcfef1fffb)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739232624898 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232624899 2025.02.10 19:10:24)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 08585a0e535e591e0c0c4b535c0e090e5b0f0d0e09)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 11206         1739232624932 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 1 23))
	(_version vf5)
	(_time 1739232624933 2025.02.10 19:10:24)
	(_source(\../src/data_memory_request.vhd\(\../src/DATA_MEM_AXI.vhd\)))
	(_parameters tan)
	(_code 2777702321717731252a617d222122217321712025)
	(_ent
		(_time 1739231970646)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_port(_int debug_clk -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array -1((_dto i 6 i 0)))))
		(_port(_int debug_address 1 0 19(_ent(_in))))
		(_port(_int debug_read_enable -1 0 20(_ent(_in))))
		(_port(_int debug_data 0 0 21(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 24(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 1 24(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 1 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 1 34(_prcs(_trgt(11))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__46(_arch 1 1 46(_assignment(_trgt(6))(_sens(3)(4)(11))(_mon))))
		)
		(_subprogram
			(_int is_valid_address 2 1 27(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3905          1739232624951 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 24))
	(_version vf5)
	(_time 1739232624952 2025.02.10 19:10:24)
	(_source(\../src/REGISTER_AXI.vhd\))
	(_parameters tan)
	(_code 376666323560642132302e6d353132303531323130)
	(_ent
		(_time 1739232599441)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_sig(_int registers -2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(1)(4)(5))(_mon)(_read(8)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__43(_arch 2 0 43(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 949           1739232631717 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232631718 2025.02.10 19:10:31)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code b4b3b4e0e6e2e2a3b2e1a5efe7b2b0b2bdb2e1b2b3)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2489          1739232631769 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232631770 2025.02.10 19:10:31)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code e3e4b1b0e5b4e3f4e1b0f1b9e6e5e6e5b7e4e4e5e1)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739232631826 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232631827 2025.02.10 19:10:31)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 121415141245100417150048421446174414111444)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 765           1739232631853 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232631854 2025.02.10 19:10:31)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code 3137313532666c263561246b623730373237633765)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739232631872 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232631873 2025.02.10 19:10:31)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 41474643431543571441541a184641474244174715)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739232631890 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232631891 2025.02.10 19:10:31)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 6066676063373d763562243a306664666466656762)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739232631916 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232631917 2025.02.10 19:10:31)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 70767771732220667120642a257675777277707673)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739232631934 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232631935 2025.02.10 19:10:31)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 7f78717e2f2822697f796625287976797b79767979)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1527          1739232631948 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232631949 2025.02.10 19:10:31)
	(_source(\../src/INSTRUCTION_MEMORY_AXI.vhd\))
	(_parameters tan)
	(_code 8f8881818cd9d89889d99dd4db898c888b898689d9)
	(_ent
		(_time 1739232576807)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 19(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 20(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 31(_prcs 0)))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(3)))))
		)
		(_subprogram
			(_int is_valid_address 1 0 23(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1224          1739232631981 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232631982 2025.02.10 19:10:31)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code aea9a0f9aff9aeb8aaabbbf4aaa8a7a8faa8faa8a9)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1671          1739232632015 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232632016 2025.02.10 19:10:32)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code dddad28f888bd8cbde8fcf8788d88bdad8db88dbd4)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5540          1739232632043 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232632044 2025.02.10 19:10:32)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code edeae3bebdbabcfaedbdf4b7b8ebe8eae5ebe4ebe9)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739232632073 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232632074 2025.02.10 19:10:32)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code 0c0b020a095a5a1b0a591d575f0a080a050a590a0b)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739232632087 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232632088 2025.02.10 19:10:32)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 1c1b161a4d4b490a481b0f46451a1d1a491a181a1e)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3866          1739232632098 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232632099 2025.02.10 19:10:32)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 2b2c262e717c2b3d262f6f717f2c232d7f2d2e2d7f)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1141          1739232632127 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232632128 2025.02.10 19:10:32)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code 4b4c45494f1d1d5c4f495a10184d4f4d424d1e4d4c)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739232632147 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232632148 2025.02.10 19:10:32)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 5a5d51595d0d5b4d0a5448005d5c095d5f5c0f5c53)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739232632176 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232632177 2025.02.10 19:10:32)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 797e7078232f286f727c3f237d7e7d7e7b7f2f7f2a)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739232632201 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232632202 2025.02.10 19:10:32)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 898e8087d3dfd89e8b889bd3db8fdd8e8c8e818f8b)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739232632220 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232632221 2025.02.10 19:10:32)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code a8afa1fff3fef9beacacebf3fcaea9aefbafadaea9)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 10889         1739232632253 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 0 23))
	(_version vf5)
	(_time 1739232632254 2025.02.10 19:10:32)
	(_source(\../src/DATA_MEM_AXI.vhd\))
	(_parameters tan)
	(_code c8cfc49dc19e98decacb8e92cdcecdce9cce9ecfca)
	(_ent
		(_time 1739232632251)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 0 24(_array 1((_to i 0 i 127)))))
		(_sig(_int mem 2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(7))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__46(_arch 1 0 46(_assignment(_trgt(6))(_sens(3)(4)(7))(_mon))))
		)
		(_subprogram
			(_int is_valid_address 2 0 27(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3905          1739232632283 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 24))
	(_version vf5)
	(_time 1739232632284 2025.02.10 19:10:32)
	(_source(\../src/REGISTER_AXI.vhd\))
	(_parameters tan)
	(_code e7e1edb4e5b0b4f1e2e0febde5e1e2e0e5e1e2e1e0)
	(_ent
		(_time 1739232599441)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_sig(_int registers -2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(1)(4)(5))(_mon)(_read(8)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__43(_arch 2 0 43(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 19702         1739232632314 behavioral
(_unit VHDL(internal_connections 0 10(behavioral 0 29))
	(_version vf5)
	(_time 1739232632315 2025.02.10 19:10:32)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 060106005550561003020605435c560055035000050050)
	(_ent
		(_time 1739232538054)
	)
	(_inst pc_mux_inst 0 367(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 378(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 387(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 405(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((reset)(resetbar))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 417(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifflush_to_ifid))
			((branch_taken)(branchand_jumpbranchselect_to_pc_mux))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(ifid_instruction_to_OUT))
			((ifidpcout)(ifid_pcout_to_OUT))
			((rs1_out)(ifid_rs1_to_register))
			((rs2_out)(ifid_rs2_to_register))
			((rd_out)(ifid_rd_to_idex))
		)
	)
	(_inst imm_gen_inst 0 446(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 459(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 469(_ent . regfile)
		(_port
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_register))
			((readregister2)(ifid_rs2_to_register))
			((writeregisteraddress)(memwb_rd_to_out))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
		)
	)
	(_inst CONTROLUNIT_INST 0 494(_ent . ControlUnit)
		(_port
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_cntrlsigmux_to_controlunit))
			((rs1_data)(registers_reg1out_to_controlunit))
			((rs2_data)(registers_reg2out_to_controlunit))
			((exmem_rd)(exmem_rd_to_memwb))
			((exmem_regdata)(exmem_result_to_datamem))
			((memwb_rd)(memwb_rd_to_out))
			((memwb_regdata)(writebackmux_writedata_to_registers))
			((MemtoReg)(controlunit_memtoreg_to_idex))
			((RegWrite)(controlunit_regwrite_to_idex))
			((MemRead)(controlunit_memread_to_idex))
			((MemWrite)(controlunit_memwrite_to_idex))
			((Branch)(controlunit_branch_to_idex))
			((ALUSrc)(controlunit_alusource_to_idex))
			((ALUOp)(contolunit_aluop_to_idex))
			((if_flush)(controlunit_ifflush_to_ifid))
			((early_branch)(controlunit_earlybranch_to_pcmux))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst HAZARD_UNIT_INST 0 524(_ent . hazard_unit)
		(_port
			((idexmemread)(idex_memread_to_exmem))
			((idexrd)(idex_rd_to_exmem))
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_controlsigmux_to_controlunit))
			((pcwriteenable)(hazardunit_pcwrite_to_pc))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst IDEX_INST 0 537(_ent . idex)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((pcin)(ifid_pcout_to_pcimmadder))
			((instructionin)(ifid_instruction_to_OUT))
			((instructionout)(idex_instruction_to_alucontrol))
			((readdata1in)(registers_reg1out_to_idex))
			((readdata2in)(registers_reg2out_to_idex))
			((immediatein)(immediategen_immediate_to_idex))
			((immediateout)(idex_immediate_to_alusrcmuxb))
			((pcout)(idex_pcout_to_alu))
			((readdata1out)(idex_rs1_to_forwardingmuxa))
			((readdata2out)(idex_rs2_to_forwardingmuxb))
			((MemtoRegin)(controlunit_memtoreg_to_idex))
			((RegWritein)(controlunit_regwrite_to_idex))
			((MemReadin)(controlunit_memread_to_idex))
			((MemWritein)(controlunit_memwrite_to_idex))
			((Branchin)(controlunit_branch_to_idex))
			((ALUSrcin)(controlunit_alusource_to_idex))
			((ALUOpin)(contolunit_aluop_to_idex))
			((MemtoRegout)(idex_memtoreg_to_exmem))
			((RegWriteout)(idex_regwrite_to_exmem))
			((MemReadout)(idex_memread_to_exmem))
			((MemWriteout)(idex_memwrite_to_exmem))
			((Branchout)(idex_branch_to_exmem))
			((ALUSrc)(idex_alusrcb_to_alusrcmuxb))
			((ALUOp)(idex_aluop_to_alucontrol))
			((rs1in)(ifid_rs1_to_register))
			((rs2in)(ifid_rs2_to_register))
			((rdin)(ifid_rd_to_idex))
			((rs1out)(idex_rs1_to_forwardingunit))
			((rs2out)(idex_rs2_to_forwardingunit))
			((rdout)(idex_rd_to_exmem))
		)
	)
	(_inst ALU_CONTROL_INST 0 596(_ent . alucontrol)
		(_port
			((instruction)(idex_instruction_to_alucontrol))
			((aluop)(idex_aluop_to_alucontrol))
			((aluoperation)(alucontrol_aluop_to_alu))
		)
	)
	(_inst ALU_INST 0 607(_ent . ALU)
		(_port
			((input_0)(forwardingmuxa_rs1_to_alu))
			((input_1)(alusrcmuxB_rs2_to_alu))
			((pc)(idex_pcout_to_alu))
			((operation)(alucontrol_aluop_to_alu))
			((ALU_output)(alu_result_to_exmem))
			((zero_flag)(alu_zeroresult_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
		)
	)
	(_inst FORWARDING_MUX_A_INST 0 622(_ent . forwardingMuxA)
		(_port
			((rs1)(idex_rs1_to_forwardingmuxa))
			((forwardedrs1exmem)(exmem_result_to_datamem))
			((forwardedrs1memwb)(writebackmux_writedata_to_registers))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((MuxOutput)(forwardingmuxA_rs1_to_ALU))
		)
	)
	(_inst FORWARDING_MUX_B_INST 0 634(_ent . forwardingMuxB)
		(_port
			((rs2)(idex_rs2_to_forwardingmuxb))
			((forwardedrs2exmem)(exmem_result_to_datamem))
			((forwardedrs2memwb)(writebackmux_writedata_to_registers))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
			((MuxOutput)(forwardingmuxB_rs2_to_alusrcmuxB))
		)
	)
	(_inst ALU_SRC_MUX_B_INST 0 647(_ent . ALUSrcMuxB)
		(_port
			((ReadRegister2)(forwardingmuxb_rs2_to_alusrcmuxb))
			((ReadImmediate)(idex_immediate_to_alusrcmuxb))
			((ALUSrcBControl)(idex_alusrcb_to_alusrcmuxb))
			((MuxOutput)(alusrcmuxB_rs2_to_alu))
		)
	)
	(_inst EXMEM_INST 0 659(_ent . exmem)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((aluzeroin)(alu_zeroresult_to_exmem))
			((aluresultin)(alu_result_to_exmem))
			((readdata2in)(forwardingmuxB_rs2_to_alusrcmuxB))
			((aluzeroout)(exmem_zero_to_branchand))
			((aluresultout)(exmem_result_to_datamem))
			((readdata2out)(exmem_src2_to_datamem))
			((MemtoRegin)(idex_memtoreg_to_exmem))
			((RegWritein)(idex_regwrite_to_exmem))
			((MemReadin)(idex_memread_to_exmem))
			((MemWritein)(idex_memwrite_to_exmem))
			((Branchin)(idex_branch_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
			((MemtoRegout)(exmem_memtoreg_to_memwb))
			((RegWriteout)(exmem_regwrite_to_memwb))
			((MemRead)(exmem_memread_to_datamem))
			((MemWrite)(exmem_memwrite_to_datamem))
			((Branch)(exmem_branch_to_branchand))
			((rdin)(idex_rd_to_exmem))
			((rdout)(exmem_rd_to_memwb))
		)
	)
	(_inst FORWARDING_UNIT_INST 0 700(_ent . ForwardingUnit)
		(_port
			((exmemregwritecntrl)(exmem_regwrite_to_memwb))
			((memwbregwritecntrl)(memwb_regwrite_to_registers))
			((exmemrd)(exmem_rd_to_memwb))
			((memwbrd)(memwb_rd_to_out))
			((idexrs1)(idex_rs1_to_forwardingunit))
			((idexrs2)(idex_rs2_to_forwardingunit))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
		)
	)
	(_inst DATA_MEMORY_INST 0 722(_ent . data_memory)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((memwrite)(exmem_memwrite_to_datamem))
			((memread)(exmem_memread_to_datamem))
			((address)(exmem_result_to_datamem))
			((writedata)(exmem_src2_to_datamem))
			((readdata)(datamem_readdata_to_memwb))
		)
	)
	(_inst BRANCH_AND_INST 0 740(_ent . BranchAND)
		(_port
			((ALUZero)(exmem_zero_to_branchand))
			((ControlBranch)(exmem_branch_to_branchand))
			((BranchResponse)(branchand_jumpbranchselect_to_pc_mux))
		)
	)
	(_inst MEMWB_INST 0 760(_ent . memwb)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((readdata2in)(datamem_readdata_to_memwb))
			((aluresultin)(exmem_result_to_datamem))
			((readdata2out)(memwb_readdata_to_writebackmux))
			((aluresultout)(memwb_aluresult_to_writebackmux))
			((MemtoRegin)(exmem_memtoreg_to_memwb))
			((RegWritein)(exmem_regwrite_to_memwb))
			((MemtoReg)(memwb_memtoreg_to_wbmux))
			((RegWrite)(memwb_regwrite_to_registers))
			((rdin)(exmem_rd_to_memwb))
			((rdout)(memwb_rd_to_out))
			((branchregwritecancel)(branchand_regwritecancel_to_exmem))
		)
	)
	(_inst WRITEBACK_MUX_INST 0 787(_ent . writebackmux)
		(_port
			((memtoregcontrol)(memwb_memtoreg_to_wbmux))
			((read_data)(memwb_readdata_to_writebackmux))
			((aluresult)(memwb_aluresult_to_writebackmux))
			((writebackdata)(writebackmux_writedata_to_registers))
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int mem_select 0 0 33(_arch(_uni))))
		(_sig(_int rw_enable -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int IM_debug_instruction 1 0 44(_arch(_uni))))
		(_sig(_int RF_debug_data_out 1 0 45(_arch(_uni))))
		(_sig(_int DM_debug_data_out 1 0 46(_arch(_uni))))
		(_sig(_int IM_debug_we -1 0 49(_arch(_uni))))
		(_sig(_int RF_debug_read_enable -1 0 50(_arch(_uni))))
		(_sig(_int DM_debug_read_enable -1 0 51(_arch(_uni))))
		(_sig(_int rf_data_out 1 0 56(_arch(_uni))))
		(_sig(_int dm_data_out 1 0 57(_arch(_uni))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 72(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 2 0 74(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 2 0 75(_arch(_uni))))
		(_sig(_int controlunit_branch_to_idex -1 0 76(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 77(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 2 0 81(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 2 0 84(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 85(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 2 0 90(_arch(_uni))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 95(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 2 0 96(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 97(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 99(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_register 3 0 99(_arch(_uni))))
		(_sig(_int ifid_rs2_to_register 3 0 100(_arch(_uni))))
		(_sig(_int ifid_rd_to_idex 3 0 101(_arch(_uni))))
		(_sig(_int ifid_instruction_to_OUT 1 0 102(_arch(_uni))))
		(_sig(_int ifid_pcout_to_OUT 2 0 103(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 112(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 116(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 2 0 117(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 122(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 125(_arch(_uni))))
		(_sig(_int ifid_rs1_to_registers 3 0 126(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 3 0 127(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 3 0 128(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 1 0 129(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 1 0 130(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 1 0 131(_arch(_uni))))
		(_sig(_int hazardunit_controldisable_to_controlunit -1 0 134(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 1 0 135(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmux_to_controlunit -1 0 136(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 1 0 137(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 1 0 138(_arch(_uni))))
		(_sig(_int controlunit_memtoreg_to_idex -1 0 139(_arch(_uni))))
		(_sig(_int controlunit_regwrite_to_idex -1 0 140(_arch(_uni))))
		(_sig(_int controlunit_memread_to_idex -1 0 141(_arch(_uni))))
		(_sig(_int controlunit_memwrite_to_idex -1 0 142(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 143(_arch(_uni))))
		(_sig(_int controlunit_alusource_to_idex -1 0 144(_arch(_uni))))
		(_sig(_int contolunit_aluop_to_idex 0 0 145(_arch(_uni))))
		(_sig(_int controlunit_ifflush_to_ifid -1 0 146(_arch(_uni))))
		(_sig(_int idex_memread_to_hazardunit -1 0 152(_arch(_uni))))
		(_sig(_int idex_rd_to_hazardunit 3 0 154(_arch(_uni))))
		(_sig(_int idex_instruction_to_hazardunit 1 0 155(_arch(_uni))))
		(_sig(_int hazardunit_controlsigmux_to_controlunit -1 0 156(_arch(_uni))))
		(_sig(_int hazardunit_write_to_ifid -1 0 158(_arch(_uni))))
		(_sig(_int READDATA1_TO_IDEX 1 0 165(_arch(_uni))))
		(_sig(_int READDATA2_TO_IDEX 1 0 166(_arch(_uni))))
		(_sig(_int IMMEDIATE_TO_IDEX 1 0 167(_arch(_uni))))
		(_sig(_int MAKETHISSIGNALIMMEDIATE_FROM_IDEX 1 0 168(_arch(_uni))))
		(_sig(_int READDATA1_FROM_IDEX 1 0 170(_arch(_uni))))
		(_sig(_int READDATA2_FROM_IDEX 1 0 171(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_IDEX -1 0 174(_arch(_uni))))
		(_sig(_int REGWRITE_TO_IDEX -1 0 175(_arch(_uni))))
		(_sig(_int idex_memtoreg_to_exmem -1 0 176(_arch(_uni))))
		(_sig(_int idex_regwrite_to_exmem -1 0 177(_arch(_uni))))
		(_sig(_int MEMREAD_TO_IDEX -1 0 180(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_IDEX -1 0 181(_arch(_uni))))
		(_sig(_int BRANCH_TO_IDEX -1 0 182(_arch(_uni))))
		(_sig(_int idex_memread_to_exmem -1 0 183(_arch(_uni))))
		(_sig(_int idex_memwrite_to_exmem -1 0 184(_arch(_uni))))
		(_sig(_int idex_branch_to_exmem -1 0 185(_arch(_uni))))
		(_sig(_int ALUSRC_TO_IDEX -1 0 188(_arch(_uni))))
		(_sig(_int ALUOP_TO_IDEX 0 0 189(_arch(_uni))))
		(_sig(_int idex_alusrcb_to_alusrcmuxb -1 0 190(_arch(_uni))))
		(_sig(_int ALUOP_FROM_IDEX 0 0 191(_arch(_uni))))
		(_sig(_int RS1_TO_IDEX 3 0 194(_arch(_uni))))
		(_sig(_int RS2_TO_IDEX 3 0 195(_arch(_uni))))
		(_sig(_int RD_TO_IDEX 3 0 196(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingunit 3 0 197(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingunit 3 0 198(_arch(_uni))))
		(_sig(_int idex_rd_to_exmem 3 0 199(_arch(_uni))))
		(_sig(_int idex_instruction_to_alucontrol 1 0 209(_arch(_uni))))
		(_sig(_int idex_aluop_to_alucontrol 0 0 210(_arch(_uni))))
		(_sig(_int alucontrol_aluop_to_alu 3 0 211(_arch(_uni))))
		(_sig(_int idex_pcout_to_alu 2 0 224(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingmuxa 1 0 229(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxa 1 0 230(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxa 1 0 231(_arch(_uni))))
		(_sig(_int forwardingunit_Amuxcntrl_to_forrwardingmuxA 0 0 232(_arch(_uni))))
		(_sig(_int forwardingmuxA_rs1_to_ALU 1 0 233(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingmuxb 1 0 238(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxb 1 0 239(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxb 1 0 240(_arch(_uni))))
		(_sig(_int forwardingunit_Bmuxcntrl_to_forrwardingmuxB 0 0 241(_arch(_uni))))
		(_sig(_int forwardingmuxb_rs2_to_alusrcmuxb 1 0 248(_arch(_uni))))
		(_sig(_int idex_immediate_to_alusrcmuxb 1 0 249(_arch(_uni))))
		(_sig(_int ALU_SRC_B_CONTROL -1 0 250(_arch(_uni))))
		(_sig(_int alusrcmuxB_rs2_to_alu 1 0 251(_arch(_uni))))
		(_sig(_int PC_PLUS_IMM_TO_EXMEM 2 0 259(_arch(_uni))))
		(_sig(_int alu_zeroresult_to_exmem -1 0 260(_arch(_uni))))
		(_sig(_int alu_JALorBRANCH_to_exmem -1 0 261(_arch(_uni))))
		(_sig(_int alu_result_to_exmem 1 0 262(_arch(_uni))))
		(_sig(_int alusrcmuxb_source2_to_exmem 1 0 263(_arch(_uni))))
		(_sig(_int BRANCH_JUMP_ADDR_FROM_EXMEM 2 0 264(_arch(_uni))))
		(_sig(_int exmem_zero_to_branchand -1 0 265(_arch(_uni))))
		(_sig(_int exmem_result_to_datamem 1 0 266(_arch(_uni))))
		(_sig(_int exmem_src2_to_datamem 1 0 267(_arch(_uni))))
		(_sig(_int exmem_memtoreg_to_memwb -1 0 273(_arch(_uni))))
		(_sig(_int exmem_regwrite_to_memwb -1 0 274(_arch(_uni))))
		(_sig(_int exmem_memread_to_datamem -1 0 280(_arch(_uni))))
		(_sig(_int exmem_memwrite_to_datamem -1 0 281(_arch(_uni))))
		(_sig(_int exmem_branch_to_branchand -1 0 282(_arch(_uni))))
		(_sig(_int exmem_rd_to_memwb 3 0 286(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_DATA_MEMORY -1 0 303(_arch(_uni))))
		(_sig(_int MEMREAD_TO_DATA_MEMORY -1 0 304(_arch(_uni))))
		(_sig(_int ADDRESS_TO_DATA_MEMORY 1 0 305(_arch(_uni))))
		(_sig(_int WRITEDATA_TO_DATA_MEMORY 1 0 306(_arch(_uni))))
		(_sig(_int datamem_readdata_to_memwb 1 0 307(_arch(_uni))))
		(_sig(_int READDATA2_TO_MEMWB 1 0 323(_arch(_uni))))
		(_sig(_int ALURESULT_TO_MEMWB 1 0 324(_arch(_uni))))
		(_sig(_int memwb_readdata_to_writebackmux 1 0 325(_arch(_uni))))
		(_sig(_int memwb_aluresult_to_writebackmux 1 0 326(_arch(_uni))))
		(_sig(_int branchand_regwritecancel_to_exmem -1 0 327(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_MEMWB -1 0 333(_arch(_uni))))
		(_sig(_int REGWRITE_TO_MEMWB -1 0 334(_arch(_uni))))
		(_sig(_int memwb_memtoreg_to_wbmux -1 0 335(_arch(_uni))))
		(_sig(_int REGWRITE_FROM_MEMWB -1 0 336(_arch(_uni))))
		(_sig(_int RD_TO_MEMWB 3 0 339(_arch(_uni))))
		(_sig(_int memwb_rd_to_out 3 0 340(_arch(_uni))))
		(_prcs
			(line__400(_arch 0 0 400(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(23))(_sens(21)))))
			(line__401(_arch 1 0 401(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(18))(_sens(21)))))
			(line__437(_arch 2 0 437(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(33))(_sens(30)))))
			(line__444(_arch 3 0 444(_assignment(_alias((ifid_instruction_to_immediategen)(ifid_instruction_to_OUT)))(_trgt(31))(_sens(29)))))
			(line__457(_arch 4 0 457(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(33))(_sens(30)))))
			(line__489(_arch 5 0 489(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(45))(_sens(40)))))
			(line__490(_arch 6 0 490(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(46))(_sens(41)))))
			(line__655(_arch 7 0 655(_assignment(_alias((alusrcmuxb_source2_to_exmem)(alusrcmuxB_rs2_to_alu)))(_trgt(107))(_sens(102)))))
			(line__748(_arch 8 0 748(_assignment(_alias((branchand_regwritecancel_to_exmem)(branchand_jumpbranchselect_to_pc_mux)))(_simpleassign BUF)(_trgt(127))(_sens(12)))))
			(line__800(_arch 9 0 800(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 10 -1)
)
I 000051 55 949           1739232679767 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232679768 2025.02.10 19:11:19)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code 633167633635357465367238306567656a65366564)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2489          1739232679832 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232679833 2025.02.10 19:11:19)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code a2f0f4f5a5f5a2b5a0f1b0f8a7a4a7a4f6a5a5a4a0)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739232679881 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232679882 2025.02.10 19:11:19)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code d182d382d286d3c7d4d6c38b81d785d487d7d2d787)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 765           1739232679899 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232679900 2025.02.10 19:11:19)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code e0b3e5b2e2b7bdf7e4b0f5bab3e6e1e6e3e6b2e6b4)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739232679910 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232679911 2025.02.10 19:11:19)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code f0a3f2a0f3a4f2e6a5f0e5aba9f7f0f6f3f5a6f6a4)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739232679925 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232679926 2025.02.10 19:11:19)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code ffacfdafaaa8a2e9aafdbba5aff9fbf9fbf9faf8fd)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739232679944 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232679945 2025.02.10 19:11:19)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 0f5c0c095a5d5f190e5f1b555a090a080d080f090c)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739232679956 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232679957 2025.02.10 19:11:19)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 1f4d15184f4842091f190645481916191b19161919)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1527          1739232679973 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232679974 2025.02.10 19:11:19)
	(_source(\../src/INSTRUCTION_MEMORY_AXI.vhd\))
	(_parameters tan)
	(_code 2e7c242a2e78793928783c757a282d292a28272878)
	(_ent
		(_time 1739232576807)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 19(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 20(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 31(_prcs 0)))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(3)))))
		)
		(_subprogram
			(_int is_valid_address 1 0 23(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1224          1739232680007 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232680008 2025.02.10 19:11:20)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 4e1c444c4f194e584a4b5b144a4847481a481a4849)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1671          1739232680038 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232680039 2025.02.10 19:11:20)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 6d3f666d383b687b6e3f7f3738683b6a686b386b64)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5540          1739232680056 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232680057 2025.02.10 19:11:20)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 7c2e767d2b2b2d6b7c2c6526297a797b747a757a78)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739232680083 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232680084 2025.02.10 19:11:20)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code 9cce999399caca8b9ac98dc7cf9a989a959ac99a9b)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739232680096 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232680097 2025.02.10 19:11:20)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code abf9aafdfbfcfebdffacb8f1f2adaaadfeadafada9)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3866          1739232680113 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232680114 2025.02.10 19:11:20)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code bbe9bdeee1ecbbadb6bfffe1efbcb3bdefbdbebdef)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1141          1739232680137 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232680138 2025.02.10 19:11:20)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code cb99ce9ecf9d9ddccfc9da9098cdcfcdc2cd9ecdcc)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739232680152 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232680153 2025.02.10 19:11:20)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code da88da88dd8ddbcd8ad4c880dddc89dddfdc8fdcd3)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739232680182 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232680183 2025.02.10 19:11:20)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code f9abfba9a3afa8eff2fcbfa3fdfefdfefbffafffaa)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739232680207 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232680208 2025.02.10 19:11:20)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 194b1c1e434f480e1b180b434b1f4d1e1c1e111f1b)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739232680225 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232680226 2025.02.10 19:11:20)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 287a2d2c737e793e2c2c6b737c2e292e7b2f2d2e29)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 10889         1739232680260 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 0 23))
	(_version vf5)
	(_time 1739232680261 2025.02.10 19:11:20)
	(_source(\../src/DATA_MEM_AXI.vhd\))
	(_parameters tan)
	(_code 481a484a411e185e4a4b0e124d4e4d4e1c4e1e4f4a)
	(_ent
		(_time 1739232632250)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 0 24(_array 1((_to i 0 i 127)))))
		(_sig(_int mem 2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(7))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__46(_arch 1 0 46(_assignment(_trgt(6))(_sens(3)(4)(7))(_mon))))
		)
		(_subprogram
			(_int is_valid_address 2 0 27(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3905          1739232680287 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 24))
	(_version vf5)
	(_time 1739232680288 2025.02.10 19:11:20)
	(_source(\../src/REGISTER_AXI.vhd\))
	(_parameters tan)
	(_code 673461676530347162607e3d656162606561626160)
	(_ent
		(_time 1739232599441)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_sig(_int registers -2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(1)(4)(5))(_mon)(_read(8)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__43(_arch 2 0 43(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 949           1739232693005 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232693006 2025.02.10 19:11:33)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code 16101611464040011043074d451012101f10431011)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2489          1739232693067 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232693068 2025.02.10 19:11:33)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code 54520657550354435607460e515251520053535256)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739232693115 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232693116 2025.02.10 19:11:33)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 8384858c82d48195868491d9d385d786d5858085d5)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 765           1739232693133 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232693134 2025.02.10 19:11:33)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code 9394929d92c4ce8497c386c9c09592959095c195c7)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739232693145 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232693146 2025.02.10 19:11:33)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code a2a5a4f5a3f6a0b4f7a2b7f9fba5a2a4a1a7f4a4f6)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739232693158 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232693159 2025.02.10 19:11:33)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code b2b5b4e6b3e5efa4e7b0f6e8e2b4b6b4b6b4b7b5b0)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739232693178 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232693179 2025.02.10 19:11:33)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code c1c6c794c39391d7c091d59b94c7c4c6c3c6c1c7c2)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739232693194 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232693195 2025.02.10 19:11:33)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code d1d7de83d6868cc7d1d7c88b86d7d8d7d5d7d8d7d7)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1527          1739232693209 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232693210 2025.02.10 19:11:33)
	(_source(\../src/INSTRUCTION_MEMORY_AXI.vhd\))
	(_parameters tan)
	(_code e1e7eeb2b5b7b6f6e7b7f3bab5e7e2e6e5e7e8e7b7)
	(_ent
		(_time 1739232576807)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 19(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 20(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 31(_prcs 0)))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(3)))))
		)
		(_subprogram
			(_int is_valid_address 1 0 23(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1224          1739232693229 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232693230 2025.02.10 19:11:33)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code f0f6ffa0a4a7f0e6f4f5e5aaf4f6f9f6a4f6a4f6f7)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1671          1739232693258 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232693259 2025.02.10 19:11:33)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 10161f17114615061342024a451546171516451619)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5540          1739232693277 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232693278 2025.02.10 19:11:33)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 1f1911184d484e081f4f06454a191a18171916191b)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739232693300 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232693301 2025.02.10 19:11:33)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code 3e383f3b3d686829386b2f656d383a3837386b3839)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739232693313 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232693314 2025.02.10 19:11:33)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 4e484b4d19191b581a495d1417484f481b484a484c)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3866          1739232693328 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232693329 2025.02.10 19:11:33)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 5e585c5c03095e48535a1a040a5956580a585b580a)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1141          1739232693354 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232693355 2025.02.10 19:11:33)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code 6d6b6c6d6f3b3b7a696f7c363e6b696b646b386b6a)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739232693370 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232693371 2025.02.10 19:11:33)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 7d7b797c7f2a7c6a2d736f277a7b2e7a787b287b74)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739232693399 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232693400 2025.02.10 19:11:33)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 9c9a9a939ccacd8a9799dac6989b989b9e9aca9acf)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739232693421 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232693422 2025.02.10 19:11:33)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code acaaaafbacfafdbbaeadbef6feaaf8aba9aba4aaae)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739232693435 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232693436 2025.02.10 19:11:33)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code cbcdcd9eca9d9addcfcf88909fcdcacd98cccecdca)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 10889         1739232693469 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 0 23))
	(_version vf5)
	(_time 1739232693470 2025.02.10 19:11:33)
	(_source(\../src/DATA_MEM_AXI.vhd\))
	(_parameters tan)
	(_code eaece9b9babcbafce8e9acb0efecefecbeecbcede8)
	(_ent
		(_time 1739232632250)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 0 24(_array 1((_to i 0 i 127)))))
		(_sig(_int mem 2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(7))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__46(_arch 1 0 46(_assignment(_trgt(6))(_sens(3)(4)(7))(_mon))))
		)
		(_subprogram
			(_int is_valid_address 2 0 27(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3905          1739232693486 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 24))
	(_version vf5)
	(_time 1739232693487 2025.02.10 19:11:33)
	(_source(\../src/REGISTER_AXI.vhd\))
	(_parameters tan)
	(_code fafdffaaaeada9ecfffde3a0f8fcfffdf8fcfffcfd)
	(_ent
		(_time 1739232599441)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_sig(_int registers -2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(1)(4)(5))(_mon)(_read(8)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__43(_arch 2 0 43(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 949           1739232712071 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232712072 2025.02.10 19:11:52)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code 8c8f8a8289dada9b8ad99dd7df8a888a858ad98a8b)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2489          1739232712123 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232712124 2025.02.10 19:11:52)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code cbc89f9e9c9ccbdcc998d991cecdcecd9fcccccdc9)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739232712164 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232712165 2025.02.10 19:11:52)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code eae8eab8b9bde8fcefedf8b0baecbeefbcece9ecbc)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 765           1739232712188 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232712189 2025.02.10 19:11:52)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code f9fbfea8f2aea4eefda9eca3aafff8fffaffabffad)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739232712199 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232712200 2025.02.10 19:11:52)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 090b080f035d0b1f5c091c52500e090f0a0c5f0f5d)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739232712213 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232712214 2025.02.10 19:11:52)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 191b181e134e440f4c1b5d43491f1d1f1d1f1c1e1b)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739232712244 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232712245 2025.02.10 19:11:52)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 383a393d336a682e39682c626d3e3d3f3a3f383e3b)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739232712257 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232712258 2025.02.10 19:11:52)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 484b404a461f155e484e51121f4e414e4c4e414e4e)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1527          1739232712273 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232712274 2025.02.10 19:11:52)
	(_source(\../src/INSTRUCTION_MEMORY_AXI.vhd\))
	(_parameters tan)
	(_code 57545f54050100405101450c0351545053515e5101)
	(_ent
		(_time 1739232576807)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 19(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 20(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 31(_prcs 0)))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(3)))))
		)
		(_subprogram
			(_int is_valid_address 1 0 23(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1224          1739232712295 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232712296 2025.02.10 19:11:52)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 76757e77242176607273632c72707f702270227071)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1671          1739232712324 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232712325 2025.02.10 19:11:52)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 86858f8881d0839085d494dcd383d0818380d3808f)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5540          1739232712346 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232712347 2025.02.10 19:11:52)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code a5a6adf2a4f2f4b2a5f5bcfff0a3a0a2ada3aca3a1)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739232712375 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232712376 2025.02.10 19:11:52)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code c5c6c290969393d2c390d49e96c3c1c3ccc390c3c2)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739232712389 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232712390 2025.02.10 19:11:52)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code c5c6c691c29290d391c2d69f9cc3c4c390c3c1c3c7)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3866          1739232712400 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232712401 2025.02.10 19:11:52)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code d4d7d087d883d4c2d9d0908e80d3dcd280d2d1d280)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1141          1739232712424 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232712425 2025.02.10 19:11:52)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code f3f0f4a3a6a5a5e4f7f1e2a8a0f5f7f5faf5a6f5f4)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739232712439 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232712440 2025.02.10 19:11:52)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 0300020556540214530d115904055004060556050a)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739232712469 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232712470 2025.02.10 19:11:52)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 222121267374733429276478262526252024742471)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739232712493 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232712494 2025.02.10 19:11:52)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 3231313763646325303320686034663537353a3430)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739232712506 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232712507 2025.02.10 19:11:52)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 424141401314135446460119164443441145474443)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 10889         1739232712539 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 0 23))
	(_version vf5)
	(_time 1739232712540 2025.02.10 19:11:52)
	(_source(\../src/DATA_MEM_AXI.vhd\))
	(_parameters tan)
	(_code 61626761613731776362273b646764673567376663)
	(_ent
		(_time 1739232632250)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 0 24(_array 1((_to i 0 i 127)))))
		(_sig(_int mem 2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(7))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__46(_arch 1 0 46(_assignment(_trgt(6))(_sens(3)(4)(7))(_mon))))
		)
		(_subprogram
			(_int is_valid_address 2 0 27(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3905          1739232712556 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 24))
	(_version vf5)
	(_time 1739232712557 2025.02.10 19:11:52)
	(_source(\../src/REGISTER_AXI.vhd\))
	(_parameters tan)
	(_code 70727071752723667577692a727675777276757677)
	(_ent
		(_time 1739232599441)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_sig(_int registers -2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(1)(4)(5))(_mon)(_read(8)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__43(_arch 2 0 43(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 949           1739232732499 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232732500 2025.02.10 19:12:12)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code 623564623634347564377339316466646b64376465)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2489          1739232732558 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232732559 2025.02.10 19:12:12)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code 90c7c49f95c7908792c382ca95969596c497979692)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739232732597 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232732598 2025.02.10 19:12:12)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code bfe9bfeaebe8bda9bab8ade5efb9ebbae9b9bcb9e9)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 765           1739232732619 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232732620 2025.02.10 19:12:12)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code cf99c89b9b9892d8cb9fda959cc9cec9ccc99dc99b)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739232732630 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232732631 2025.02.10 19:12:12)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code df89df8d8a8bddc98adfca8486d8dfd9dcda89d98b)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739232732643 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232732644 2025.02.10 19:12:12)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code eeb8eebdb8b9b3f8bbecaab4bee8eae8eae8ebe9ec)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739232732662 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232732663 2025.02.10 19:12:12)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code fea8feaea8acaee8ffaeeaa4abf8fbf9fcf9fef8fd)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739232732673 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232732674 2025.02.10 19:12:12)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 0d5a050b5f5a501b0d0b14575a0b040b090b040b0b)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1527          1739232732687 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232732688 2025.02.10 19:12:12)
	(_source(\../src/INSTRUCTION_MEMORY_AXI.vhd\))
	(_parameters tan)
	(_code 1d4a151a1c4b4a0a1b4b0f46491b1e1a191b141b4b)
	(_ent
		(_time 1739232576807)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 19(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 20(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 31(_prcs 0)))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(3)))))
		)
		(_subprogram
			(_int is_valid_address 1 0 23(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1224          1739232732708 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232732709 2025.02.10 19:12:12)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 2d7a25292d7a2d3b29283877292b242b792b792b2a)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1671          1739232732736 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232732737 2025.02.10 19:12:12)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 4c1b454e1e1a495a4f1e5e1619491a4b494a194a45)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5540          1739232732755 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232732756 2025.02.10 19:12:12)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 5c0b545f0b0b0d4b5c0c4506095a595b545a555a58)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739232732787 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232732788 2025.02.10 19:12:12)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code 7b2c7c7a7f2d2d6c7d2e6a20287d7f7d727d2e7d7c)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739232732799 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232732800 2025.02.10 19:12:12)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 8add8985d9dddf9cde8d99d0d38c8b8cdf8c8e8c88)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3866          1739232732814 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232732815 2025.02.10 19:12:12)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 9acd9e94c3cd9a8c979edec0ce9d929cce9c9f9cce)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1141          1739232732846 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232732847 2025.02.10 19:12:12)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code b9eebeede6efefaebdbba8e2eabfbdbfb0bfecbfbe)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739232732862 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232732863 2025.02.10 19:12:12)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code c99ecb9c969ec8de99c7db93cecf9acecccf9ccfc0)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739232732895 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232732896 2025.02.10 19:12:12)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code e8bfe8bbb3beb9fee3edaeb2ecefecefeaeebeeebb)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739232732925 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232732926 2025.02.10 19:12:12)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 07500401535156100506155d5501530002000f0105)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739232732939 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232732940 2025.02.10 19:12:12)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 17401410434146011313544c431116114410121116)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 10889         1739232732975 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 0 23))
	(_version vf5)
	(_time 1739232732976 2025.02.10 19:12:12)
	(_source(\../src/DATA_MEM_AXI.vhd\))
	(_parameters tan)
	(_code 36613033316066203435706c333033306230603134)
	(_ent
		(_time 1739232632250)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 0 24(_array 1((_to i 0 i 127)))))
		(_sig(_int mem 2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(7))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__46(_arch 1 0 46(_assignment(_trgt(6))(_sens(3)(4)(7))(_mon))))
		)
		(_subprogram
			(_int is_valid_address 2 0 27(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3905          1739232732992 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 24))
	(_version vf5)
	(_time 1739232732993 2025.02.10 19:12:12)
	(_source(\../src/REGISTER_AXI.vhd\))
	(_parameters tan)
	(_code 461046444511155043415f1c444043414440434041)
	(_ent
		(_time 1739232599441)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_sig(_int registers -2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(1)(4)(5))(_mon)(_read(8)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__43(_arch 2 0 43(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 949           1739232765353 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232765354 2025.02.10 19:12:45)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code ada9abfaaffbfbbaabf8bcf6feaba9aba4abf8abaa)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2489          1739232765423 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232765424 2025.02.10 19:12:45)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code fbffafabacacfbecf9a8e9a1fefdfefdaffcfcfdf9)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739232765474 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232765475 2025.02.10 19:12:45)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 2a2f2b2f797d283c2f2d38707a2c7e2f7c2c292c7c)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 765           1739232765492 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232765493 2025.02.10 19:12:45)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code 3a3f3c3e696d672d3e6a2f60693c3b3c393c683c6e)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739232765506 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232765507 2025.02.10 19:12:45)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 4a4f4b48181e485c1f4a5f11134d4a4c494f1c4c1e)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739232765520 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232765521 2025.02.10 19:12:45)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 595c585a530e044f0c5b1d03095f5d5f5d5f5c5e5b)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739232765539 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232765540 2025.02.10 19:12:45)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 696c6869633b397f68397d333c6f6c6e6b6e696f6a)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739232765555 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232765556 2025.02.10 19:12:45)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 787c7079762f256e787e61222f7e717e7c7e717e7e)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1527          1739232765571 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232765572 2025.02.10 19:12:45)
	(_source(\../src/INSTRUCTION_MEMORY_AXI.vhd\))
	(_parameters tan)
	(_code 888c8086d5dedf9f8ede9ad3dc8e8b8f8c8e818ede)
	(_ent
		(_time 1739232576807)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 19(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 20(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 31(_prcs 0)))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(3)))))
		)
		(_subprogram
			(_int is_valid_address 1 0 23(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1224          1739232765592 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232765593 2025.02.10 19:12:45)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code a7a3aff0f4f0a7b1a3a2b2fda3a1aea1f3a1f3a1a0)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1671          1739232765623 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232765624 2025.02.10 19:12:45)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code b7b3bee3b1e1b2a1b4e5a5ede2b2e1b0b2b1e2b1be)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5540          1739232765645 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232765646 2025.02.10 19:12:45)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code d6d2de84d48187c1d686cf8c83d0d3d1ded0dfd0d2)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739232765671 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232765672 2025.02.10 19:12:45)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code f5f1f2a5a6a3a3e2f3a0e4aea6f3f1f3fcf3a0f3f2)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739232765684 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232765685 2025.02.10 19:12:45)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code f5f1f6a4f2a2a0e3a1f2e6afacf3f4f3a0f3f1f3f7)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3866          1739232765700 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232765701 2025.02.10 19:12:45)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 05010202085205130801415f51020d035103000351)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1141          1739232765734 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232765735 2025.02.10 19:12:45)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code 34303031666262233036256f673230323d32613233)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739232765756 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232765757 2025.02.10 19:12:45)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 4440454616134553144a561e43421743414211424d)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739232765787 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232765788 2025.02.10 19:12:45)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 636760633335327568662539676467646165356530)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739232765813 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232765814 2025.02.10 19:12:45)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 8286818cd3d4d395808390d8d084d68587858a8480)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739232765829 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232765830 2025.02.10 19:12:45)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 9296919dc3c4c3849696d1c9c6949394c195979493)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 10889         1739232765866 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 0 23))
	(_version vf5)
	(_time 1739232765867 2025.02.10 19:12:45)
	(_source(\../src/DATA_MEM_AXI.vhd\))
	(_parameters tan)
	(_code b1b5b7e5b1e7e1a7b3b2f7ebb4b7b4b7e5b7e7b6b3)
	(_ent
		(_time 1739232632250)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 0 24(_array 1((_to i 0 i 127)))))
		(_sig(_int mem 2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(7))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__46(_arch 1 0 46(_assignment(_trgt(6))(_sens(3)(4)(7))(_mon))))
		)
		(_subprogram
			(_int is_valid_address 2 0 27(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3905          1739232765891 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 24))
	(_version vf5)
	(_time 1739232765892 2025.02.10 19:12:45)
	(_source(\../src/REGISTER_AXI.vhd\))
	(_parameters tan)
	(_code d0d5d082d58783c6d5d7c98ad2d6d5d7d2d6d5d6d7)
	(_ent
		(_time 1739232599441)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_sig(_int registers -2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(1)(4)(5))(_mon)(_read(8)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__43(_arch 2 0 43(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 949           1739232783551 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232783552 2025.02.10 19:13:03)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code c8c8c99d969e9edfce9dd9939bcecccec1ce9dcecf)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2489          1739232783603 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232783604 2025.02.10 19:13:03)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code f7f7a4a7f5a0f7e0f5a4e5adf2f1f2f1a3f0f0f1f5)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739232783653 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232783654 2025.02.10 19:13:03)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 26272e23227124302321347c762072237020252070)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 765           1739232783670 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232783671 2025.02.10 19:13:03)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code 3637393232616b213266236c653037303530643062)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739232783682 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232783683 2025.02.10 19:13:03)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 45444d47431147531045501e1c4245434640134311)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739232783696 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232783697 2025.02.10 19:13:03)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 55545d56530208430057110f055351535153505257)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739232783715 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232783716 2025.02.10 19:13:03)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 65646d65633735736435713f306360626762656366)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739232783727 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232783728 2025.02.10 19:13:03)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 747475757623296274726d2e23727d7270727d7272)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1527          1739232783741 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232783742 2025.02.10 19:13:03)
	(_source(\../src/INSTRUCTION_MEMORY_AXI.vhd\))
	(_parameters tan)
	(_code 8484858ad5d2d39382d296dfd082878380828d82d2)
	(_ent
		(_time 1739232576807)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 19(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 20(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 31(_prcs 0)))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(3)))))
		)
		(_subprogram
			(_int is_valid_address 1 0 23(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1224          1739232783760 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232783761 2025.02.10 19:13:03)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 9494959bc4c39482909181ce90929d92c092c09293)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1671          1739232783789 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232783790 2025.02.10 19:13:03)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code b3b3b3e7b1e5b6a5b0e1a1e9e6b6e5b4b6b5e6b5ba)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5540          1739232783807 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232783808 2025.02.10 19:13:03)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code c2c2c397c49593d5c292db9897c4c7c5cac4cbc4c6)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739232783835 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232783836 2025.02.10 19:13:03)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code e2e2ecb1b6b4b4f5e4b7f3b9b1e4e6e4ebe4b7e4e5)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739232783861 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232783862 2025.02.10 19:13:03)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 01010a06025654175506125b580700075407050703)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3866          1739232783880 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232783881 2025.02.10 19:13:03)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 11111d17184611071c15554b451619174517141745)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1141          1739232783903 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232783904 2025.02.10 19:13:03)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code 20202f24767676372422317b732624262926752627)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739232783919 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232783920 2025.02.10 19:13:03)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 30303a3566673127603e226a373663373536653639)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739232783949 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232783950 2025.02.10 19:13:03)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 4f4f474d4a191e59444a09154b484b484d4919491c)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739232783973 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232783974 2025.02.10 19:13:03)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 6e6e666e68383f796c6f7c343c683a696b6966686c)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739232783987 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232783988 2025.02.10 19:13:03)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 7e7e767f78282f687a7a3d252a787f782d797b787f)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 10889         1739232784021 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 0 23))
	(_version vf5)
	(_time 1739232784022 2025.02.10 19:13:04)
	(_source(\../src/DATA_MEM_AXI.vhd\))
	(_parameters tan)
	(_code 9d9d9092c8cbcd8b9f9edbc7989b989bc99bcb9a9f)
	(_ent
		(_time 1739232632250)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 0 24(_array 1((_to i 0 i 127)))))
		(_sig(_int mem 2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(7))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__46(_arch 1 0 46(_assignment(_trgt(6))(_sens(3)(4)(7))(_mon))))
		)
		(_subprogram
			(_int is_valid_address 2 0 27(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3905          1739232784038 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 24))
	(_version vf5)
	(_time 1739232784039 2025.02.10 19:13:04)
	(_source(\../src/REGISTER_AXI.vhd\))
	(_parameters tan)
	(_code adaca6fafcfafebba8aab4f7afaba8aaafaba8abaa)
	(_ent
		(_time 1739232599441)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_sig(_int registers -2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(1)(4)(5))(_mon)(_read(8)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__43(_arch 2 0 43(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 19702         1739232784059 behavioral
(_unit VHDL(internal_connections 0 10(behavioral 0 29))
	(_version vf5)
	(_time 1739232784060 2025.02.10 19:13:04)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code bcbcbce8baeaecaab9b8bcb3f9e6ecbaefb9eababfbaea)
	(_ent
		(_time 1739232538054)
	)
	(_inst pc_mux_inst 0 367(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 378(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 387(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 405(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((reset)(resetbar))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 417(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifflush_to_ifid))
			((branch_taken)(branchand_jumpbranchselect_to_pc_mux))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(ifid_instruction_to_OUT))
			((ifidpcout)(ifid_pcout_to_OUT))
			((rs1_out)(ifid_rs1_to_register))
			((rs2_out)(ifid_rs2_to_register))
			((rd_out)(ifid_rd_to_idex))
		)
	)
	(_inst imm_gen_inst 0 446(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 459(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 469(_ent . regfile)
		(_port
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_register))
			((readregister2)(ifid_rs2_to_register))
			((writeregisteraddress)(memwb_rd_to_out))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
		)
	)
	(_inst CONTROLUNIT_INST 0 494(_ent . ControlUnit)
		(_port
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_cntrlsigmux_to_controlunit))
			((rs1_data)(registers_reg1out_to_controlunit))
			((rs2_data)(registers_reg2out_to_controlunit))
			((exmem_rd)(exmem_rd_to_memwb))
			((exmem_regdata)(exmem_result_to_datamem))
			((memwb_rd)(memwb_rd_to_out))
			((memwb_regdata)(writebackmux_writedata_to_registers))
			((MemtoReg)(controlunit_memtoreg_to_idex))
			((RegWrite)(controlunit_regwrite_to_idex))
			((MemRead)(controlunit_memread_to_idex))
			((MemWrite)(controlunit_memwrite_to_idex))
			((Branch)(controlunit_branch_to_idex))
			((ALUSrc)(controlunit_alusource_to_idex))
			((ALUOp)(contolunit_aluop_to_idex))
			((if_flush)(controlunit_ifflush_to_ifid))
			((early_branch)(controlunit_earlybranch_to_pcmux))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst HAZARD_UNIT_INST 0 524(_ent . hazard_unit)
		(_port
			((idexmemread)(idex_memread_to_exmem))
			((idexrd)(idex_rd_to_exmem))
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_controlsigmux_to_controlunit))
			((pcwriteenable)(hazardunit_pcwrite_to_pc))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst IDEX_INST 0 537(_ent . idex)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((pcin)(ifid_pcout_to_pcimmadder))
			((instructionin)(ifid_instruction_to_OUT))
			((instructionout)(idex_instruction_to_alucontrol))
			((readdata1in)(registers_reg1out_to_idex))
			((readdata2in)(registers_reg2out_to_idex))
			((immediatein)(immediategen_immediate_to_idex))
			((immediateout)(idex_immediate_to_alusrcmuxb))
			((pcout)(idex_pcout_to_alu))
			((readdata1out)(idex_rs1_to_forwardingmuxa))
			((readdata2out)(idex_rs2_to_forwardingmuxb))
			((MemtoRegin)(controlunit_memtoreg_to_idex))
			((RegWritein)(controlunit_regwrite_to_idex))
			((MemReadin)(controlunit_memread_to_idex))
			((MemWritein)(controlunit_memwrite_to_idex))
			((Branchin)(controlunit_branch_to_idex))
			((ALUSrcin)(controlunit_alusource_to_idex))
			((ALUOpin)(contolunit_aluop_to_idex))
			((MemtoRegout)(idex_memtoreg_to_exmem))
			((RegWriteout)(idex_regwrite_to_exmem))
			((MemReadout)(idex_memread_to_exmem))
			((MemWriteout)(idex_memwrite_to_exmem))
			((Branchout)(idex_branch_to_exmem))
			((ALUSrc)(idex_alusrcb_to_alusrcmuxb))
			((ALUOp)(idex_aluop_to_alucontrol))
			((rs1in)(ifid_rs1_to_register))
			((rs2in)(ifid_rs2_to_register))
			((rdin)(ifid_rd_to_idex))
			((rs1out)(idex_rs1_to_forwardingunit))
			((rs2out)(idex_rs2_to_forwardingunit))
			((rdout)(idex_rd_to_exmem))
		)
	)
	(_inst ALU_CONTROL_INST 0 596(_ent . alucontrol)
		(_port
			((instruction)(idex_instruction_to_alucontrol))
			((aluop)(idex_aluop_to_alucontrol))
			((aluoperation)(alucontrol_aluop_to_alu))
		)
	)
	(_inst ALU_INST 0 607(_ent . ALU)
		(_port
			((input_0)(forwardingmuxa_rs1_to_alu))
			((input_1)(alusrcmuxB_rs2_to_alu))
			((pc)(idex_pcout_to_alu))
			((operation)(alucontrol_aluop_to_alu))
			((ALU_output)(alu_result_to_exmem))
			((zero_flag)(alu_zeroresult_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
		)
	)
	(_inst FORWARDING_MUX_A_INST 0 622(_ent . forwardingMuxA)
		(_port
			((rs1)(idex_rs1_to_forwardingmuxa))
			((forwardedrs1exmem)(exmem_result_to_datamem))
			((forwardedrs1memwb)(writebackmux_writedata_to_registers))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((MuxOutput)(forwardingmuxA_rs1_to_ALU))
		)
	)
	(_inst FORWARDING_MUX_B_INST 0 634(_ent . forwardingMuxB)
		(_port
			((rs2)(idex_rs2_to_forwardingmuxb))
			((forwardedrs2exmem)(exmem_result_to_datamem))
			((forwardedrs2memwb)(writebackmux_writedata_to_registers))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
			((MuxOutput)(forwardingmuxB_rs2_to_alusrcmuxB))
		)
	)
	(_inst ALU_SRC_MUX_B_INST 0 647(_ent . ALUSrcMuxB)
		(_port
			((ReadRegister2)(forwardingmuxb_rs2_to_alusrcmuxb))
			((ReadImmediate)(idex_immediate_to_alusrcmuxb))
			((ALUSrcBControl)(idex_alusrcb_to_alusrcmuxb))
			((MuxOutput)(alusrcmuxB_rs2_to_alu))
		)
	)
	(_inst EXMEM_INST 0 659(_ent . exmem)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((aluzeroin)(alu_zeroresult_to_exmem))
			((aluresultin)(alu_result_to_exmem))
			((readdata2in)(forwardingmuxB_rs2_to_alusrcmuxB))
			((aluzeroout)(exmem_zero_to_branchand))
			((aluresultout)(exmem_result_to_datamem))
			((readdata2out)(exmem_src2_to_datamem))
			((MemtoRegin)(idex_memtoreg_to_exmem))
			((RegWritein)(idex_regwrite_to_exmem))
			((MemReadin)(idex_memread_to_exmem))
			((MemWritein)(idex_memwrite_to_exmem))
			((Branchin)(idex_branch_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
			((MemtoRegout)(exmem_memtoreg_to_memwb))
			((RegWriteout)(exmem_regwrite_to_memwb))
			((MemRead)(exmem_memread_to_datamem))
			((MemWrite)(exmem_memwrite_to_datamem))
			((Branch)(exmem_branch_to_branchand))
			((rdin)(idex_rd_to_exmem))
			((rdout)(exmem_rd_to_memwb))
		)
	)
	(_inst FORWARDING_UNIT_INST 0 700(_ent . ForwardingUnit)
		(_port
			((exmemregwritecntrl)(exmem_regwrite_to_memwb))
			((memwbregwritecntrl)(memwb_regwrite_to_registers))
			((exmemrd)(exmem_rd_to_memwb))
			((memwbrd)(memwb_rd_to_out))
			((idexrs1)(idex_rs1_to_forwardingunit))
			((idexrs2)(idex_rs2_to_forwardingunit))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
		)
	)
	(_inst DATA_MEMORY_INST 0 722(_ent . data_memory)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((memwrite)(exmem_memwrite_to_datamem))
			((memread)(exmem_memread_to_datamem))
			((address)(exmem_result_to_datamem))
			((writedata)(exmem_src2_to_datamem))
			((readdata)(datamem_readdata_to_memwb))
		)
	)
	(_inst BRANCH_AND_INST 0 740(_ent . BranchAND)
		(_port
			((ALUZero)(exmem_zero_to_branchand))
			((ControlBranch)(exmem_branch_to_branchand))
			((BranchResponse)(branchand_jumpbranchselect_to_pc_mux))
		)
	)
	(_inst MEMWB_INST 0 760(_ent . memwb)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((readdata2in)(datamem_readdata_to_memwb))
			((aluresultin)(exmem_result_to_datamem))
			((readdata2out)(memwb_readdata_to_writebackmux))
			((aluresultout)(memwb_aluresult_to_writebackmux))
			((MemtoRegin)(exmem_memtoreg_to_memwb))
			((RegWritein)(exmem_regwrite_to_memwb))
			((MemtoReg)(memwb_memtoreg_to_wbmux))
			((RegWrite)(memwb_regwrite_to_registers))
			((rdin)(exmem_rd_to_memwb))
			((rdout)(memwb_rd_to_out))
			((branchregwritecancel)(branchand_regwritecancel_to_exmem))
		)
	)
	(_inst WRITEBACK_MUX_INST 0 787(_ent . writebackmux)
		(_port
			((memtoregcontrol)(memwb_memtoreg_to_wbmux))
			((read_data)(memwb_readdata_to_writebackmux))
			((aluresult)(memwb_aluresult_to_writebackmux))
			((writebackdata)(writebackmux_writedata_to_registers))
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int mem_select 0 0 33(_arch(_uni))))
		(_sig(_int rw_enable -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int IM_debug_instruction 1 0 44(_arch(_uni))))
		(_sig(_int RF_debug_data_out 1 0 45(_arch(_uni))))
		(_sig(_int DM_debug_data_out 1 0 46(_arch(_uni))))
		(_sig(_int IM_debug_we -1 0 49(_arch(_uni))))
		(_sig(_int RF_debug_read_enable -1 0 50(_arch(_uni))))
		(_sig(_int DM_debug_read_enable -1 0 51(_arch(_uni))))
		(_sig(_int rf_data_out 1 0 56(_arch(_uni))))
		(_sig(_int dm_data_out 1 0 57(_arch(_uni))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 72(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 2 0 74(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 2 0 75(_arch(_uni))))
		(_sig(_int controlunit_branch_to_idex -1 0 76(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 77(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 2 0 81(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 2 0 84(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 85(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 2 0 90(_arch(_uni))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 95(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 2 0 96(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 97(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 99(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_register 3 0 99(_arch(_uni))))
		(_sig(_int ifid_rs2_to_register 3 0 100(_arch(_uni))))
		(_sig(_int ifid_rd_to_idex 3 0 101(_arch(_uni))))
		(_sig(_int ifid_instruction_to_OUT 1 0 102(_arch(_uni))))
		(_sig(_int ifid_pcout_to_OUT 2 0 103(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 112(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 116(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 2 0 117(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 122(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 125(_arch(_uni))))
		(_sig(_int ifid_rs1_to_registers 3 0 126(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 3 0 127(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 3 0 128(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 1 0 129(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 1 0 130(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 1 0 131(_arch(_uni))))
		(_sig(_int hazardunit_controldisable_to_controlunit -1 0 134(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 1 0 135(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmux_to_controlunit -1 0 136(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 1 0 137(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 1 0 138(_arch(_uni))))
		(_sig(_int controlunit_memtoreg_to_idex -1 0 139(_arch(_uni))))
		(_sig(_int controlunit_regwrite_to_idex -1 0 140(_arch(_uni))))
		(_sig(_int controlunit_memread_to_idex -1 0 141(_arch(_uni))))
		(_sig(_int controlunit_memwrite_to_idex -1 0 142(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 143(_arch(_uni))))
		(_sig(_int controlunit_alusource_to_idex -1 0 144(_arch(_uni))))
		(_sig(_int contolunit_aluop_to_idex 0 0 145(_arch(_uni))))
		(_sig(_int controlunit_ifflush_to_ifid -1 0 146(_arch(_uni))))
		(_sig(_int idex_memread_to_hazardunit -1 0 152(_arch(_uni))))
		(_sig(_int idex_rd_to_hazardunit 3 0 154(_arch(_uni))))
		(_sig(_int idex_instruction_to_hazardunit 1 0 155(_arch(_uni))))
		(_sig(_int hazardunit_controlsigmux_to_controlunit -1 0 156(_arch(_uni))))
		(_sig(_int hazardunit_write_to_ifid -1 0 158(_arch(_uni))))
		(_sig(_int READDATA1_TO_IDEX 1 0 165(_arch(_uni))))
		(_sig(_int READDATA2_TO_IDEX 1 0 166(_arch(_uni))))
		(_sig(_int IMMEDIATE_TO_IDEX 1 0 167(_arch(_uni))))
		(_sig(_int MAKETHISSIGNALIMMEDIATE_FROM_IDEX 1 0 168(_arch(_uni))))
		(_sig(_int READDATA1_FROM_IDEX 1 0 170(_arch(_uni))))
		(_sig(_int READDATA2_FROM_IDEX 1 0 171(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_IDEX -1 0 174(_arch(_uni))))
		(_sig(_int REGWRITE_TO_IDEX -1 0 175(_arch(_uni))))
		(_sig(_int idex_memtoreg_to_exmem -1 0 176(_arch(_uni))))
		(_sig(_int idex_regwrite_to_exmem -1 0 177(_arch(_uni))))
		(_sig(_int MEMREAD_TO_IDEX -1 0 180(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_IDEX -1 0 181(_arch(_uni))))
		(_sig(_int BRANCH_TO_IDEX -1 0 182(_arch(_uni))))
		(_sig(_int idex_memread_to_exmem -1 0 183(_arch(_uni))))
		(_sig(_int idex_memwrite_to_exmem -1 0 184(_arch(_uni))))
		(_sig(_int idex_branch_to_exmem -1 0 185(_arch(_uni))))
		(_sig(_int ALUSRC_TO_IDEX -1 0 188(_arch(_uni))))
		(_sig(_int ALUOP_TO_IDEX 0 0 189(_arch(_uni))))
		(_sig(_int idex_alusrcb_to_alusrcmuxb -1 0 190(_arch(_uni))))
		(_sig(_int ALUOP_FROM_IDEX 0 0 191(_arch(_uni))))
		(_sig(_int RS1_TO_IDEX 3 0 194(_arch(_uni))))
		(_sig(_int RS2_TO_IDEX 3 0 195(_arch(_uni))))
		(_sig(_int RD_TO_IDEX 3 0 196(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingunit 3 0 197(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingunit 3 0 198(_arch(_uni))))
		(_sig(_int idex_rd_to_exmem 3 0 199(_arch(_uni))))
		(_sig(_int idex_instruction_to_alucontrol 1 0 209(_arch(_uni))))
		(_sig(_int idex_aluop_to_alucontrol 0 0 210(_arch(_uni))))
		(_sig(_int alucontrol_aluop_to_alu 3 0 211(_arch(_uni))))
		(_sig(_int idex_pcout_to_alu 2 0 224(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingmuxa 1 0 229(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxa 1 0 230(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxa 1 0 231(_arch(_uni))))
		(_sig(_int forwardingunit_Amuxcntrl_to_forrwardingmuxA 0 0 232(_arch(_uni))))
		(_sig(_int forwardingmuxA_rs1_to_ALU 1 0 233(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingmuxb 1 0 238(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxb 1 0 239(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxb 1 0 240(_arch(_uni))))
		(_sig(_int forwardingunit_Bmuxcntrl_to_forrwardingmuxB 0 0 241(_arch(_uni))))
		(_sig(_int forwardingmuxb_rs2_to_alusrcmuxb 1 0 248(_arch(_uni))))
		(_sig(_int idex_immediate_to_alusrcmuxb 1 0 249(_arch(_uni))))
		(_sig(_int ALU_SRC_B_CONTROL -1 0 250(_arch(_uni))))
		(_sig(_int alusrcmuxB_rs2_to_alu 1 0 251(_arch(_uni))))
		(_sig(_int PC_PLUS_IMM_TO_EXMEM 2 0 259(_arch(_uni))))
		(_sig(_int alu_zeroresult_to_exmem -1 0 260(_arch(_uni))))
		(_sig(_int alu_JALorBRANCH_to_exmem -1 0 261(_arch(_uni))))
		(_sig(_int alu_result_to_exmem 1 0 262(_arch(_uni))))
		(_sig(_int alusrcmuxb_source2_to_exmem 1 0 263(_arch(_uni))))
		(_sig(_int BRANCH_JUMP_ADDR_FROM_EXMEM 2 0 264(_arch(_uni))))
		(_sig(_int exmem_zero_to_branchand -1 0 265(_arch(_uni))))
		(_sig(_int exmem_result_to_datamem 1 0 266(_arch(_uni))))
		(_sig(_int exmem_src2_to_datamem 1 0 267(_arch(_uni))))
		(_sig(_int exmem_memtoreg_to_memwb -1 0 273(_arch(_uni))))
		(_sig(_int exmem_regwrite_to_memwb -1 0 274(_arch(_uni))))
		(_sig(_int exmem_memread_to_datamem -1 0 280(_arch(_uni))))
		(_sig(_int exmem_memwrite_to_datamem -1 0 281(_arch(_uni))))
		(_sig(_int exmem_branch_to_branchand -1 0 282(_arch(_uni))))
		(_sig(_int exmem_rd_to_memwb 3 0 286(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_DATA_MEMORY -1 0 303(_arch(_uni))))
		(_sig(_int MEMREAD_TO_DATA_MEMORY -1 0 304(_arch(_uni))))
		(_sig(_int ADDRESS_TO_DATA_MEMORY 1 0 305(_arch(_uni))))
		(_sig(_int WRITEDATA_TO_DATA_MEMORY 1 0 306(_arch(_uni))))
		(_sig(_int datamem_readdata_to_memwb 1 0 307(_arch(_uni))))
		(_sig(_int READDATA2_TO_MEMWB 1 0 323(_arch(_uni))))
		(_sig(_int ALURESULT_TO_MEMWB 1 0 324(_arch(_uni))))
		(_sig(_int memwb_readdata_to_writebackmux 1 0 325(_arch(_uni))))
		(_sig(_int memwb_aluresult_to_writebackmux 1 0 326(_arch(_uni))))
		(_sig(_int branchand_regwritecancel_to_exmem -1 0 327(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_MEMWB -1 0 333(_arch(_uni))))
		(_sig(_int REGWRITE_TO_MEMWB -1 0 334(_arch(_uni))))
		(_sig(_int memwb_memtoreg_to_wbmux -1 0 335(_arch(_uni))))
		(_sig(_int REGWRITE_FROM_MEMWB -1 0 336(_arch(_uni))))
		(_sig(_int RD_TO_MEMWB 3 0 339(_arch(_uni))))
		(_sig(_int memwb_rd_to_out 3 0 340(_arch(_uni))))
		(_prcs
			(line__400(_arch 0 0 400(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(23))(_sens(21)))))
			(line__401(_arch 1 0 401(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(18))(_sens(21)))))
			(line__437(_arch 2 0 437(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(33))(_sens(30)))))
			(line__444(_arch 3 0 444(_assignment(_alias((ifid_instruction_to_immediategen)(ifid_instruction_to_OUT)))(_trgt(31))(_sens(29)))))
			(line__457(_arch 4 0 457(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(33))(_sens(30)))))
			(line__489(_arch 5 0 489(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(45))(_sens(40)))))
			(line__490(_arch 6 0 490(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(46))(_sens(41)))))
			(line__655(_arch 7 0 655(_assignment(_alias((alusrcmuxb_source2_to_exmem)(alusrcmuxB_rs2_to_alu)))(_trgt(107))(_sens(102)))))
			(line__748(_arch 8 0 748(_assignment(_alias((branchand_regwritecancel_to_exmem)(branchand_jumpbranchselect_to_pc_mux)))(_simpleassign BUF)(_trgt(127))(_sens(12)))))
			(line__800(_arch 9 0 800(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 10 -1)
)
I 000051 55 949           1739232811353 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232811354 2025.02.10 19:13:31)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code 5d0f5f5e5f0b0b4a5b084c060e5b595b545b085b5a)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2489          1739232811402 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232811403 2025.02.10 19:13:31)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code 8cdedc82dadb8c9b8edf9ed6898a898ad88b8b8a8e)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739232811450 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232811451 2025.02.10 19:13:31)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code bbe8bfeeebecb9adbebca9e1ebbdefbeedbdb8bded)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 765           1739232811471 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232811472 2025.02.10 19:13:31)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code da89d989898d87cdde8acf8089dcdbdcd9dc88dc8e)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739232811482 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232811483 2025.02.10 19:13:31)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code da89de88888ed8cc8fdacf8183dddadcd9df8cdc8e)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739232811498 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232811499 2025.02.10 19:13:31)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code eab9eeb9b8bdb7fcbfe8aeb0baeceeeceeecefede8)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739232811522 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232811523 2025.02.10 19:13:31)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 095a0c0f035b591f08591d535c0f0c0e0b0e090f0a)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739232811534 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232811535 2025.02.10 19:13:31)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 194b151e164e440f191f00434e1f101f1d1f101f1f)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1527          1739232811549 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232811550 2025.02.10 19:13:31)
	(_source(\../src/INSTRUCTION_MEMORY_AXI.vhd\))
	(_parameters tan)
	(_code 287a242c757e7f3f2e7e3a737c2e2b2f2c2e212e7e)
	(_ent
		(_time 1739232576807)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 19(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 20(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 31(_prcs 0)))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(3)))))
		)
		(_subprogram
			(_int is_valid_address 1 0 23(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1224          1739232811569 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232811570 2025.02.10 19:13:31)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 386a343d646f382e3c3d2d623c3e313e6c3e6c3e3f)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1671          1739232811597 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232811598 2025.02.10 19:13:31)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 57055a54510152415405450d02520150525102515e)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5540          1739232811615 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232811616 2025.02.10 19:13:31)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 67356b676430367067377e3d326162606f616e6163)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739232811639 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232811640 2025.02.10 19:13:31)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code 77257476262121607122662c247173717e71227170)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739232811652 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232811653 2025.02.10 19:13:31)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 86d4818982d1d390d28195dcdf808780d380828084)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3866          1739232811669 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232811670 2025.02.10 19:13:31)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 96c4969898c196809b92d2ccc2919e90c2909390c2)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1141          1739232811693 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232811694 2025.02.10 19:13:31)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code b5e7b6e1e6e3e3a2b1b7a4eee6b3b1b3bcb3e0b3b2)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739232811708 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232811709 2025.02.10 19:13:31)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code c597c3909692c4d295cbd79fc2c396c2c0c390c3cc)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739232811739 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232811740 2025.02.10 19:13:31)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code e4b6e0b7b3b2b5f2efe1a2bee0e3e0e3e6e2b2e2b7)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739232811762 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232811763 2025.02.10 19:13:31)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code f4a6f0a4a3a2a5e3f6f5e6aea6f2a0f3f1f3fcf2f6)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739232811776 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232811777 2025.02.10 19:13:31)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 035104055355521507074058570502055004060502)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 10889         1739232811822 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 0 23))
	(_version vf5)
	(_time 1739232811823 2025.02.10 19:13:31)
	(_source(\../src/DATA_MEM_AXI.vhd\))
	(_parameters tan)
	(_code 326030373164622430317468373437346634643530)
	(_ent
		(_time 1739232632250)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 0 24(_array 1((_to i 0 i 127)))))
		(_sig(_int mem 2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(7))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__46(_arch 1 0 46(_assignment(_trgt(6))(_sens(3)(4)(7))(_mon))))
		)
		(_subprogram
			(_int is_valid_address 2 0 27(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3905          1739232811839 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 24))
	(_version vf5)
	(_time 1739232811840 2025.02.10 19:13:31)
	(_source(\../src/REGISTER_AXI.vhd\))
	(_parameters tan)
	(_code 421146404515115447455b18404447454044474445)
	(_ent
		(_time 1739232599441)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_sig(_int registers -2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(1)(4)(5))(_mon)(_read(8)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__43(_arch 2 0 43(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 19702         1739232811860 behavioral
(_unit VHDL(internal_connections 0 10(behavioral 0 29))
	(_version vf5)
	(_time 1739232811861 2025.02.10 19:13:31)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 61336e61353731776465616e243b316732643767626737)
	(_ent
		(_time 1739232538054)
	)
	(_inst pc_mux_inst 0 367(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 378(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 387(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 405(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((reset)(resetbar))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 417(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifflush_to_ifid))
			((branch_taken)(branchand_jumpbranchselect_to_pc_mux))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(ifid_instruction_to_OUT))
			((ifidpcout)(ifid_pcout_to_OUT))
			((rs1_out)(ifid_rs1_to_register))
			((rs2_out)(ifid_rs2_to_register))
			((rd_out)(ifid_rd_to_idex))
		)
	)
	(_inst imm_gen_inst 0 446(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 459(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 469(_ent . regfile)
		(_port
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_register))
			((readregister2)(ifid_rs2_to_register))
			((writeregisteraddress)(memwb_rd_to_out))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
		)
	)
	(_inst CONTROLUNIT_INST 0 494(_ent . ControlUnit)
		(_port
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_cntrlsigmux_to_controlunit))
			((rs1_data)(registers_reg1out_to_controlunit))
			((rs2_data)(registers_reg2out_to_controlunit))
			((exmem_rd)(exmem_rd_to_memwb))
			((exmem_regdata)(exmem_result_to_datamem))
			((memwb_rd)(memwb_rd_to_out))
			((memwb_regdata)(writebackmux_writedata_to_registers))
			((MemtoReg)(controlunit_memtoreg_to_idex))
			((RegWrite)(controlunit_regwrite_to_idex))
			((MemRead)(controlunit_memread_to_idex))
			((MemWrite)(controlunit_memwrite_to_idex))
			((Branch)(controlunit_branch_to_idex))
			((ALUSrc)(controlunit_alusource_to_idex))
			((ALUOp)(contolunit_aluop_to_idex))
			((if_flush)(controlunit_ifflush_to_ifid))
			((early_branch)(controlunit_earlybranch_to_pcmux))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst HAZARD_UNIT_INST 0 524(_ent . hazard_unit)
		(_port
			((idexmemread)(idex_memread_to_exmem))
			((idexrd)(idex_rd_to_exmem))
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_controlsigmux_to_controlunit))
			((pcwriteenable)(hazardunit_pcwrite_to_pc))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst IDEX_INST 0 537(_ent . idex)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((pcin)(ifid_pcout_to_pcimmadder))
			((instructionin)(ifid_instruction_to_OUT))
			((instructionout)(idex_instruction_to_alucontrol))
			((readdata1in)(registers_reg1out_to_idex))
			((readdata2in)(registers_reg2out_to_idex))
			((immediatein)(immediategen_immediate_to_idex))
			((immediateout)(idex_immediate_to_alusrcmuxb))
			((pcout)(idex_pcout_to_alu))
			((readdata1out)(idex_rs1_to_forwardingmuxa))
			((readdata2out)(idex_rs2_to_forwardingmuxb))
			((MemtoRegin)(controlunit_memtoreg_to_idex))
			((RegWritein)(controlunit_regwrite_to_idex))
			((MemReadin)(controlunit_memread_to_idex))
			((MemWritein)(controlunit_memwrite_to_idex))
			((Branchin)(controlunit_branch_to_idex))
			((ALUSrcin)(controlunit_alusource_to_idex))
			((ALUOpin)(contolunit_aluop_to_idex))
			((MemtoRegout)(idex_memtoreg_to_exmem))
			((RegWriteout)(idex_regwrite_to_exmem))
			((MemReadout)(idex_memread_to_exmem))
			((MemWriteout)(idex_memwrite_to_exmem))
			((Branchout)(idex_branch_to_exmem))
			((ALUSrc)(idex_alusrcb_to_alusrcmuxb))
			((ALUOp)(idex_aluop_to_alucontrol))
			((rs1in)(ifid_rs1_to_register))
			((rs2in)(ifid_rs2_to_register))
			((rdin)(ifid_rd_to_idex))
			((rs1out)(idex_rs1_to_forwardingunit))
			((rs2out)(idex_rs2_to_forwardingunit))
			((rdout)(idex_rd_to_exmem))
		)
	)
	(_inst ALU_CONTROL_INST 0 596(_ent . alucontrol)
		(_port
			((instruction)(idex_instruction_to_alucontrol))
			((aluop)(idex_aluop_to_alucontrol))
			((aluoperation)(alucontrol_aluop_to_alu))
		)
	)
	(_inst ALU_INST 0 607(_ent . ALU)
		(_port
			((input_0)(forwardingmuxa_rs1_to_alu))
			((input_1)(alusrcmuxB_rs2_to_alu))
			((pc)(idex_pcout_to_alu))
			((operation)(alucontrol_aluop_to_alu))
			((ALU_output)(alu_result_to_exmem))
			((zero_flag)(alu_zeroresult_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
		)
	)
	(_inst FORWARDING_MUX_A_INST 0 622(_ent . forwardingMuxA)
		(_port
			((rs1)(idex_rs1_to_forwardingmuxa))
			((forwardedrs1exmem)(exmem_result_to_datamem))
			((forwardedrs1memwb)(writebackmux_writedata_to_registers))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((MuxOutput)(forwardingmuxA_rs1_to_ALU))
		)
	)
	(_inst FORWARDING_MUX_B_INST 0 634(_ent . forwardingMuxB)
		(_port
			((rs2)(idex_rs2_to_forwardingmuxb))
			((forwardedrs2exmem)(exmem_result_to_datamem))
			((forwardedrs2memwb)(writebackmux_writedata_to_registers))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
			((MuxOutput)(forwardingmuxB_rs2_to_alusrcmuxB))
		)
	)
	(_inst ALU_SRC_MUX_B_INST 0 647(_ent . ALUSrcMuxB)
		(_port
			((ReadRegister2)(forwardingmuxb_rs2_to_alusrcmuxb))
			((ReadImmediate)(idex_immediate_to_alusrcmuxb))
			((ALUSrcBControl)(idex_alusrcb_to_alusrcmuxb))
			((MuxOutput)(alusrcmuxB_rs2_to_alu))
		)
	)
	(_inst EXMEM_INST 0 659(_ent . exmem)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((aluzeroin)(alu_zeroresult_to_exmem))
			((aluresultin)(alu_result_to_exmem))
			((readdata2in)(forwardingmuxB_rs2_to_alusrcmuxB))
			((aluzeroout)(exmem_zero_to_branchand))
			((aluresultout)(exmem_result_to_datamem))
			((readdata2out)(exmem_src2_to_datamem))
			((MemtoRegin)(idex_memtoreg_to_exmem))
			((RegWritein)(idex_regwrite_to_exmem))
			((MemReadin)(idex_memread_to_exmem))
			((MemWritein)(idex_memwrite_to_exmem))
			((Branchin)(idex_branch_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
			((MemtoRegout)(exmem_memtoreg_to_memwb))
			((RegWriteout)(exmem_regwrite_to_memwb))
			((MemRead)(exmem_memread_to_datamem))
			((MemWrite)(exmem_memwrite_to_datamem))
			((Branch)(exmem_branch_to_branchand))
			((rdin)(idex_rd_to_exmem))
			((rdout)(exmem_rd_to_memwb))
		)
	)
	(_inst FORWARDING_UNIT_INST 0 700(_ent . ForwardingUnit)
		(_port
			((exmemregwritecntrl)(exmem_regwrite_to_memwb))
			((memwbregwritecntrl)(memwb_regwrite_to_registers))
			((exmemrd)(exmem_rd_to_memwb))
			((memwbrd)(memwb_rd_to_out))
			((idexrs1)(idex_rs1_to_forwardingunit))
			((idexrs2)(idex_rs2_to_forwardingunit))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
		)
	)
	(_inst DATA_MEMORY_INST 0 722(_ent . data_memory)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((memwrite)(exmem_memwrite_to_datamem))
			((memread)(exmem_memread_to_datamem))
			((address)(exmem_result_to_datamem))
			((writedata)(exmem_src2_to_datamem))
			((readdata)(datamem_readdata_to_memwb))
		)
	)
	(_inst BRANCH_AND_INST 0 740(_ent . BranchAND)
		(_port
			((ALUZero)(exmem_zero_to_branchand))
			((ControlBranch)(exmem_branch_to_branchand))
			((BranchResponse)(branchand_jumpbranchselect_to_pc_mux))
		)
	)
	(_inst MEMWB_INST 0 760(_ent . memwb)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((readdata2in)(datamem_readdata_to_memwb))
			((aluresultin)(exmem_result_to_datamem))
			((readdata2out)(memwb_readdata_to_writebackmux))
			((aluresultout)(memwb_aluresult_to_writebackmux))
			((MemtoRegin)(exmem_memtoreg_to_memwb))
			((RegWritein)(exmem_regwrite_to_memwb))
			((MemtoReg)(memwb_memtoreg_to_wbmux))
			((RegWrite)(memwb_regwrite_to_registers))
			((rdin)(exmem_rd_to_memwb))
			((rdout)(memwb_rd_to_out))
			((branchregwritecancel)(branchand_regwritecancel_to_exmem))
		)
	)
	(_inst WRITEBACK_MUX_INST 0 787(_ent . writebackmux)
		(_port
			((memtoregcontrol)(memwb_memtoreg_to_wbmux))
			((read_data)(memwb_readdata_to_writebackmux))
			((aluresult)(memwb_aluresult_to_writebackmux))
			((writebackdata)(writebackmux_writedata_to_registers))
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int mem_select 0 0 33(_arch(_uni))))
		(_sig(_int rw_enable -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int IM_debug_instruction 1 0 44(_arch(_uni))))
		(_sig(_int RF_debug_data_out 1 0 45(_arch(_uni))))
		(_sig(_int DM_debug_data_out 1 0 46(_arch(_uni))))
		(_sig(_int IM_debug_we -1 0 49(_arch(_uni))))
		(_sig(_int RF_debug_read_enable -1 0 50(_arch(_uni))))
		(_sig(_int DM_debug_read_enable -1 0 51(_arch(_uni))))
		(_sig(_int rf_data_out 1 0 56(_arch(_uni))))
		(_sig(_int dm_data_out 1 0 57(_arch(_uni))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 72(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 2 0 74(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 2 0 75(_arch(_uni))))
		(_sig(_int controlunit_branch_to_idex -1 0 76(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 77(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 2 0 81(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 2 0 84(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 85(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 2 0 90(_arch(_uni))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 95(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 2 0 96(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 97(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 99(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_register 3 0 99(_arch(_uni))))
		(_sig(_int ifid_rs2_to_register 3 0 100(_arch(_uni))))
		(_sig(_int ifid_rd_to_idex 3 0 101(_arch(_uni))))
		(_sig(_int ifid_instruction_to_OUT 1 0 102(_arch(_uni))))
		(_sig(_int ifid_pcout_to_OUT 2 0 103(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 112(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 116(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 2 0 117(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 122(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 125(_arch(_uni))))
		(_sig(_int ifid_rs1_to_registers 3 0 126(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 3 0 127(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 3 0 128(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 1 0 129(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 1 0 130(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 1 0 131(_arch(_uni))))
		(_sig(_int hazardunit_controldisable_to_controlunit -1 0 134(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 1 0 135(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmux_to_controlunit -1 0 136(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 1 0 137(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 1 0 138(_arch(_uni))))
		(_sig(_int controlunit_memtoreg_to_idex -1 0 139(_arch(_uni))))
		(_sig(_int controlunit_regwrite_to_idex -1 0 140(_arch(_uni))))
		(_sig(_int controlunit_memread_to_idex -1 0 141(_arch(_uni))))
		(_sig(_int controlunit_memwrite_to_idex -1 0 142(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 143(_arch(_uni))))
		(_sig(_int controlunit_alusource_to_idex -1 0 144(_arch(_uni))))
		(_sig(_int contolunit_aluop_to_idex 0 0 145(_arch(_uni))))
		(_sig(_int controlunit_ifflush_to_ifid -1 0 146(_arch(_uni))))
		(_sig(_int idex_memread_to_hazardunit -1 0 152(_arch(_uni))))
		(_sig(_int idex_rd_to_hazardunit 3 0 154(_arch(_uni))))
		(_sig(_int idex_instruction_to_hazardunit 1 0 155(_arch(_uni))))
		(_sig(_int hazardunit_controlsigmux_to_controlunit -1 0 156(_arch(_uni))))
		(_sig(_int hazardunit_write_to_ifid -1 0 158(_arch(_uni))))
		(_sig(_int READDATA1_TO_IDEX 1 0 165(_arch(_uni))))
		(_sig(_int READDATA2_TO_IDEX 1 0 166(_arch(_uni))))
		(_sig(_int IMMEDIATE_TO_IDEX 1 0 167(_arch(_uni))))
		(_sig(_int MAKETHISSIGNALIMMEDIATE_FROM_IDEX 1 0 168(_arch(_uni))))
		(_sig(_int READDATA1_FROM_IDEX 1 0 170(_arch(_uni))))
		(_sig(_int READDATA2_FROM_IDEX 1 0 171(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_IDEX -1 0 174(_arch(_uni))))
		(_sig(_int REGWRITE_TO_IDEX -1 0 175(_arch(_uni))))
		(_sig(_int idex_memtoreg_to_exmem -1 0 176(_arch(_uni))))
		(_sig(_int idex_regwrite_to_exmem -1 0 177(_arch(_uni))))
		(_sig(_int MEMREAD_TO_IDEX -1 0 180(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_IDEX -1 0 181(_arch(_uni))))
		(_sig(_int BRANCH_TO_IDEX -1 0 182(_arch(_uni))))
		(_sig(_int idex_memread_to_exmem -1 0 183(_arch(_uni))))
		(_sig(_int idex_memwrite_to_exmem -1 0 184(_arch(_uni))))
		(_sig(_int idex_branch_to_exmem -1 0 185(_arch(_uni))))
		(_sig(_int ALUSRC_TO_IDEX -1 0 188(_arch(_uni))))
		(_sig(_int ALUOP_TO_IDEX 0 0 189(_arch(_uni))))
		(_sig(_int idex_alusrcb_to_alusrcmuxb -1 0 190(_arch(_uni))))
		(_sig(_int ALUOP_FROM_IDEX 0 0 191(_arch(_uni))))
		(_sig(_int RS1_TO_IDEX 3 0 194(_arch(_uni))))
		(_sig(_int RS2_TO_IDEX 3 0 195(_arch(_uni))))
		(_sig(_int RD_TO_IDEX 3 0 196(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingunit 3 0 197(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingunit 3 0 198(_arch(_uni))))
		(_sig(_int idex_rd_to_exmem 3 0 199(_arch(_uni))))
		(_sig(_int idex_instruction_to_alucontrol 1 0 209(_arch(_uni))))
		(_sig(_int idex_aluop_to_alucontrol 0 0 210(_arch(_uni))))
		(_sig(_int alucontrol_aluop_to_alu 3 0 211(_arch(_uni))))
		(_sig(_int idex_pcout_to_alu 2 0 224(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingmuxa 1 0 229(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxa 1 0 230(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxa 1 0 231(_arch(_uni))))
		(_sig(_int forwardingunit_Amuxcntrl_to_forrwardingmuxA 0 0 232(_arch(_uni))))
		(_sig(_int forwardingmuxA_rs1_to_ALU 1 0 233(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingmuxb 1 0 238(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxb 1 0 239(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxb 1 0 240(_arch(_uni))))
		(_sig(_int forwardingunit_Bmuxcntrl_to_forrwardingmuxB 0 0 241(_arch(_uni))))
		(_sig(_int forwardingmuxb_rs2_to_alusrcmuxb 1 0 248(_arch(_uni))))
		(_sig(_int idex_immediate_to_alusrcmuxb 1 0 249(_arch(_uni))))
		(_sig(_int ALU_SRC_B_CONTROL -1 0 250(_arch(_uni))))
		(_sig(_int alusrcmuxB_rs2_to_alu 1 0 251(_arch(_uni))))
		(_sig(_int PC_PLUS_IMM_TO_EXMEM 2 0 259(_arch(_uni))))
		(_sig(_int alu_zeroresult_to_exmem -1 0 260(_arch(_uni))))
		(_sig(_int alu_JALorBRANCH_to_exmem -1 0 261(_arch(_uni))))
		(_sig(_int alu_result_to_exmem 1 0 262(_arch(_uni))))
		(_sig(_int alusrcmuxb_source2_to_exmem 1 0 263(_arch(_uni))))
		(_sig(_int BRANCH_JUMP_ADDR_FROM_EXMEM 2 0 264(_arch(_uni))))
		(_sig(_int exmem_zero_to_branchand -1 0 265(_arch(_uni))))
		(_sig(_int exmem_result_to_datamem 1 0 266(_arch(_uni))))
		(_sig(_int exmem_src2_to_datamem 1 0 267(_arch(_uni))))
		(_sig(_int exmem_memtoreg_to_memwb -1 0 273(_arch(_uni))))
		(_sig(_int exmem_regwrite_to_memwb -1 0 274(_arch(_uni))))
		(_sig(_int exmem_memread_to_datamem -1 0 280(_arch(_uni))))
		(_sig(_int exmem_memwrite_to_datamem -1 0 281(_arch(_uni))))
		(_sig(_int exmem_branch_to_branchand -1 0 282(_arch(_uni))))
		(_sig(_int exmem_rd_to_memwb 3 0 286(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_DATA_MEMORY -1 0 303(_arch(_uni))))
		(_sig(_int MEMREAD_TO_DATA_MEMORY -1 0 304(_arch(_uni))))
		(_sig(_int ADDRESS_TO_DATA_MEMORY 1 0 305(_arch(_uni))))
		(_sig(_int WRITEDATA_TO_DATA_MEMORY 1 0 306(_arch(_uni))))
		(_sig(_int datamem_readdata_to_memwb 1 0 307(_arch(_uni))))
		(_sig(_int READDATA2_TO_MEMWB 1 0 323(_arch(_uni))))
		(_sig(_int ALURESULT_TO_MEMWB 1 0 324(_arch(_uni))))
		(_sig(_int memwb_readdata_to_writebackmux 1 0 325(_arch(_uni))))
		(_sig(_int memwb_aluresult_to_writebackmux 1 0 326(_arch(_uni))))
		(_sig(_int branchand_regwritecancel_to_exmem -1 0 327(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_MEMWB -1 0 333(_arch(_uni))))
		(_sig(_int REGWRITE_TO_MEMWB -1 0 334(_arch(_uni))))
		(_sig(_int memwb_memtoreg_to_wbmux -1 0 335(_arch(_uni))))
		(_sig(_int REGWRITE_FROM_MEMWB -1 0 336(_arch(_uni))))
		(_sig(_int RD_TO_MEMWB 3 0 339(_arch(_uni))))
		(_sig(_int memwb_rd_to_out 3 0 340(_arch(_uni))))
		(_prcs
			(line__400(_arch 0 0 400(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(23))(_sens(21)))))
			(line__401(_arch 1 0 401(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(18))(_sens(21)))))
			(line__437(_arch 2 0 437(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(33))(_sens(30)))))
			(line__444(_arch 3 0 444(_assignment(_alias((ifid_instruction_to_immediategen)(ifid_instruction_to_OUT)))(_trgt(31))(_sens(29)))))
			(line__457(_arch 4 0 457(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(33))(_sens(30)))))
			(line__489(_arch 5 0 489(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(45))(_sens(40)))))
			(line__490(_arch 6 0 490(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(46))(_sens(41)))))
			(line__655(_arch 7 0 655(_assignment(_alias((alusrcmuxb_source2_to_exmem)(alusrcmuxB_rs2_to_alu)))(_trgt(107))(_sens(102)))))
			(line__748(_arch 8 0 748(_assignment(_alias((branchand_regwritecancel_to_exmem)(branchand_jumpbranchselect_to_pc_mux)))(_simpleassign BUF)(_trgt(127))(_sens(12)))))
			(line__800(_arch 9 0 800(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 10 -1)
)
I 000051 55 949           1739232845424 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232845425 2025.02.10 19:14:05)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code 7b78747a7f2d2d6c7d2e6a20287d7f7d727d2e7d7c)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2489          1739232845475 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232845476 2025.02.10 19:14:05)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code aaa9f7fdfefdaabda8f9b8f0afacafacfeadadaca8)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739232845524 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232845525 2025.02.10 19:14:05)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code d9dbd08ad28edbcfdcdecb8389df8ddc8fdfdadf8f)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 765           1739232845542 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232845543 2025.02.10 19:14:05)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code e9ebe7bbe2beb4feedb9fcb3baefe8efeaefbbefbd)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739232845552 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232845553 2025.02.10 19:14:05)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code f8faf1a8f3acfaeeadf8eda3a1fff8fefbfdaefeac)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739232845566 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232845567 2025.02.10 19:14:05)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 080a590e035f551e5d0a4c52580e0c0e0c0e0d0f0a)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739232845585 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232845586 2025.02.10 19:14:05)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 181a491f134a480e19480c424d1e1d1f1a1f181e1b)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739232845597 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232845598 2025.02.10 19:14:05)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 27247f2326707a3127213e7d70212e2123212e2121)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1527          1739232845614 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232845615 2025.02.10 19:14:05)
	(_source(\../src/INSTRUCTION_MEMORY_AXI.vhd\))
	(_parameters tan)
	(_code 37346f32656160203161256c6331343033313e3161)
	(_ent
		(_time 1739232576807)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 19(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 20(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 31(_prcs 0)))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(3)))))
		)
		(_subprogram
			(_int is_valid_address 1 0 23(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1224          1739232845635 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232845636 2025.02.10 19:14:05)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 47441f45141047514342521d43414e411341134140)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1671          1739232845665 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232845666 2025.02.10 19:14:05)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 66653f66613063706534743c33633061636033606f)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5540          1739232845682 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232845683 2025.02.10 19:14:05)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 75762d747422246275256c2f207370727d737c7371)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739232845706 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232845707 2025.02.10 19:14:05)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code 9596c29ac6c3c38293c084cec69391939c93c09392)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739232845718 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232845719 2025.02.10 19:14:05)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code a4a7f7f2a2f3f1b2f0a3b7fefda2a5a2f1a2a0a2a6)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3866          1739232845736 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232845737 2025.02.10 19:14:05)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code b4b7e0e1b8e3b4a2b9b0f0eee0b3bcb2e0b2b1b2e0)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1141          1739232845766 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232845767 2025.02.10 19:14:05)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code d3d08481868585c4d7d1c28880d5d7d5dad586d5d4)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739232845787 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232845788 2025.02.10 19:14:05)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code e3e0b1b0b6b4e2f4b3edf1b9e4e5b0e4e6e5b6e5ea)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739232845821 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232845822 2025.02.10 19:14:05)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 020151045354531409074458060506050004540451)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739232845846 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232845847 2025.02.10 19:14:05)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 21227225737770362320337b732775262426292723)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739232845859 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232845860 2025.02.10 19:14:05)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 31326234636760273535726a653730376236343730)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 10889         1739232845892 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 0 23))
	(_version vf5)
	(_time 1739232845893 2025.02.10 19:14:05)
	(_source(\../src/DATA_MEM_AXI.vhd\))
	(_parameters tan)
	(_code 50530653510600465253160a555655560456065752)
	(_ent
		(_time 1739232632250)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 0 24(_array 1((_to i 0 i 127)))))
		(_sig(_int mem 2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(7))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__46(_arch 1 0 46(_assignment(_trgt(6))(_sens(3)(4)(7))(_mon))))
		)
		(_subprogram
			(_int is_valid_address 2 0 27(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3905          1739232845908 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 24))
	(_version vf5)
	(_time 1739232845909 2025.02.10 19:14:05)
	(_source(\../src/REGISTER_AXI.vhd\))
	(_parameters tan)
	(_code 60623060653733766567793a626665676266656667)
	(_ent
		(_time 1739232599441)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_sig(_int registers -2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(1)(4)(5))(_mon)(_read(8)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__43(_arch 2 0 43(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 19702         1739232845930 behavioral
(_unit VHDL(internal_connections 0 10(behavioral 0 29))
	(_version vf5)
	(_time 1739232845931 2025.02.10 19:14:05)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 6f6c346f6c393f796a6b6f602a353f693c6a39696c6939)
	(_ent
		(_time 1739232538054)
	)
	(_inst pc_mux_inst 0 367(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 378(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 387(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 405(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((reset)(resetbar))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 417(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifflush_to_ifid))
			((branch_taken)(branchand_jumpbranchselect_to_pc_mux))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(ifid_instruction_to_OUT))
			((ifidpcout)(ifid_pcout_to_OUT))
			((rs1_out)(ifid_rs1_to_register))
			((rs2_out)(ifid_rs2_to_register))
			((rd_out)(ifid_rd_to_idex))
		)
	)
	(_inst imm_gen_inst 0 446(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 459(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 469(_ent . regfile)
		(_port
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_register))
			((readregister2)(ifid_rs2_to_register))
			((writeregisteraddress)(memwb_rd_to_out))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
		)
	)
	(_inst CONTROLUNIT_INST 0 494(_ent . ControlUnit)
		(_port
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_cntrlsigmux_to_controlunit))
			((rs1_data)(registers_reg1out_to_controlunit))
			((rs2_data)(registers_reg2out_to_controlunit))
			((exmem_rd)(exmem_rd_to_memwb))
			((exmem_regdata)(exmem_result_to_datamem))
			((memwb_rd)(memwb_rd_to_out))
			((memwb_regdata)(writebackmux_writedata_to_registers))
			((MemtoReg)(controlunit_memtoreg_to_idex))
			((RegWrite)(controlunit_regwrite_to_idex))
			((MemRead)(controlunit_memread_to_idex))
			((MemWrite)(controlunit_memwrite_to_idex))
			((Branch)(controlunit_branch_to_idex))
			((ALUSrc)(controlunit_alusource_to_idex))
			((ALUOp)(contolunit_aluop_to_idex))
			((if_flush)(controlunit_ifflush_to_ifid))
			((early_branch)(controlunit_earlybranch_to_pcmux))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst HAZARD_UNIT_INST 0 524(_ent . hazard_unit)
		(_port
			((idexmemread)(idex_memread_to_exmem))
			((idexrd)(idex_rd_to_exmem))
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_controlsigmux_to_controlunit))
			((pcwriteenable)(hazardunit_pcwrite_to_pc))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst IDEX_INST 0 537(_ent . idex)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((pcin)(ifid_pcout_to_pcimmadder))
			((instructionin)(ifid_instruction_to_OUT))
			((instructionout)(idex_instruction_to_alucontrol))
			((readdata1in)(registers_reg1out_to_idex))
			((readdata2in)(registers_reg2out_to_idex))
			((immediatein)(immediategen_immediate_to_idex))
			((immediateout)(idex_immediate_to_alusrcmuxb))
			((pcout)(idex_pcout_to_alu))
			((readdata1out)(idex_rs1_to_forwardingmuxa))
			((readdata2out)(idex_rs2_to_forwardingmuxb))
			((MemtoRegin)(controlunit_memtoreg_to_idex))
			((RegWritein)(controlunit_regwrite_to_idex))
			((MemReadin)(controlunit_memread_to_idex))
			((MemWritein)(controlunit_memwrite_to_idex))
			((Branchin)(controlunit_branch_to_idex))
			((ALUSrcin)(controlunit_alusource_to_idex))
			((ALUOpin)(contolunit_aluop_to_idex))
			((MemtoRegout)(idex_memtoreg_to_exmem))
			((RegWriteout)(idex_regwrite_to_exmem))
			((MemReadout)(idex_memread_to_exmem))
			((MemWriteout)(idex_memwrite_to_exmem))
			((Branchout)(idex_branch_to_exmem))
			((ALUSrc)(idex_alusrcb_to_alusrcmuxb))
			((ALUOp)(idex_aluop_to_alucontrol))
			((rs1in)(ifid_rs1_to_register))
			((rs2in)(ifid_rs2_to_register))
			((rdin)(ifid_rd_to_idex))
			((rs1out)(idex_rs1_to_forwardingunit))
			((rs2out)(idex_rs2_to_forwardingunit))
			((rdout)(idex_rd_to_exmem))
		)
	)
	(_inst ALU_CONTROL_INST 0 596(_ent . alucontrol)
		(_port
			((instruction)(idex_instruction_to_alucontrol))
			((aluop)(idex_aluop_to_alucontrol))
			((aluoperation)(alucontrol_aluop_to_alu))
		)
	)
	(_inst ALU_INST 0 607(_ent . ALU)
		(_port
			((input_0)(forwardingmuxa_rs1_to_alu))
			((input_1)(alusrcmuxB_rs2_to_alu))
			((pc)(idex_pcout_to_alu))
			((operation)(alucontrol_aluop_to_alu))
			((ALU_output)(alu_result_to_exmem))
			((zero_flag)(alu_zeroresult_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
		)
	)
	(_inst FORWARDING_MUX_A_INST 0 622(_ent . forwardingMuxA)
		(_port
			((rs1)(idex_rs1_to_forwardingmuxa))
			((forwardedrs1exmem)(exmem_result_to_datamem))
			((forwardedrs1memwb)(writebackmux_writedata_to_registers))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((MuxOutput)(forwardingmuxA_rs1_to_ALU))
		)
	)
	(_inst FORWARDING_MUX_B_INST 0 634(_ent . forwardingMuxB)
		(_port
			((rs2)(idex_rs2_to_forwardingmuxb))
			((forwardedrs2exmem)(exmem_result_to_datamem))
			((forwardedrs2memwb)(writebackmux_writedata_to_registers))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
			((MuxOutput)(forwardingmuxB_rs2_to_alusrcmuxB))
		)
	)
	(_inst ALU_SRC_MUX_B_INST 0 647(_ent . ALUSrcMuxB)
		(_port
			((ReadRegister2)(forwardingmuxb_rs2_to_alusrcmuxb))
			((ReadImmediate)(idex_immediate_to_alusrcmuxb))
			((ALUSrcBControl)(idex_alusrcb_to_alusrcmuxb))
			((MuxOutput)(alusrcmuxB_rs2_to_alu))
		)
	)
	(_inst EXMEM_INST 0 659(_ent . exmem)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((aluzeroin)(alu_zeroresult_to_exmem))
			((aluresultin)(alu_result_to_exmem))
			((readdata2in)(forwardingmuxB_rs2_to_alusrcmuxB))
			((aluzeroout)(exmem_zero_to_branchand))
			((aluresultout)(exmem_result_to_datamem))
			((readdata2out)(exmem_src2_to_datamem))
			((MemtoRegin)(idex_memtoreg_to_exmem))
			((RegWritein)(idex_regwrite_to_exmem))
			((MemReadin)(idex_memread_to_exmem))
			((MemWritein)(idex_memwrite_to_exmem))
			((Branchin)(idex_branch_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
			((MemtoRegout)(exmem_memtoreg_to_memwb))
			((RegWriteout)(exmem_regwrite_to_memwb))
			((MemRead)(exmem_memread_to_datamem))
			((MemWrite)(exmem_memwrite_to_datamem))
			((Branch)(exmem_branch_to_branchand))
			((rdin)(idex_rd_to_exmem))
			((rdout)(exmem_rd_to_memwb))
		)
	)
	(_inst FORWARDING_UNIT_INST 0 700(_ent . ForwardingUnit)
		(_port
			((exmemregwritecntrl)(exmem_regwrite_to_memwb))
			((memwbregwritecntrl)(memwb_regwrite_to_registers))
			((exmemrd)(exmem_rd_to_memwb))
			((memwbrd)(memwb_rd_to_out))
			((idexrs1)(idex_rs1_to_forwardingunit))
			((idexrs2)(idex_rs2_to_forwardingunit))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
		)
	)
	(_inst DATA_MEMORY_INST 0 722(_ent . data_memory)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((memwrite)(exmem_memwrite_to_datamem))
			((memread)(exmem_memread_to_datamem))
			((address)(exmem_result_to_datamem))
			((writedata)(exmem_src2_to_datamem))
			((readdata)(datamem_readdata_to_memwb))
		)
	)
	(_inst BRANCH_AND_INST 0 740(_ent . BranchAND)
		(_port
			((ALUZero)(exmem_zero_to_branchand))
			((ControlBranch)(exmem_branch_to_branchand))
			((BranchResponse)(branchand_jumpbranchselect_to_pc_mux))
		)
	)
	(_inst MEMWB_INST 0 760(_ent . memwb)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((readdata2in)(datamem_readdata_to_memwb))
			((aluresultin)(exmem_result_to_datamem))
			((readdata2out)(memwb_readdata_to_writebackmux))
			((aluresultout)(memwb_aluresult_to_writebackmux))
			((MemtoRegin)(exmem_memtoreg_to_memwb))
			((RegWritein)(exmem_regwrite_to_memwb))
			((MemtoReg)(memwb_memtoreg_to_wbmux))
			((RegWrite)(memwb_regwrite_to_registers))
			((rdin)(exmem_rd_to_memwb))
			((rdout)(memwb_rd_to_out))
			((branchregwritecancel)(branchand_regwritecancel_to_exmem))
		)
	)
	(_inst WRITEBACK_MUX_INST 0 787(_ent . writebackmux)
		(_port
			((memtoregcontrol)(memwb_memtoreg_to_wbmux))
			((read_data)(memwb_readdata_to_writebackmux))
			((aluresult)(memwb_aluresult_to_writebackmux))
			((writebackdata)(writebackmux_writedata_to_registers))
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int mem_select 0 0 33(_arch(_uni))))
		(_sig(_int rw_enable -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int IM_debug_instruction 1 0 44(_arch(_uni))))
		(_sig(_int RF_debug_data_out 1 0 45(_arch(_uni))))
		(_sig(_int DM_debug_data_out 1 0 46(_arch(_uni))))
		(_sig(_int IM_debug_we -1 0 49(_arch(_uni))))
		(_sig(_int RF_debug_read_enable -1 0 50(_arch(_uni))))
		(_sig(_int DM_debug_read_enable -1 0 51(_arch(_uni))))
		(_sig(_int rf_data_out 1 0 56(_arch(_uni))))
		(_sig(_int dm_data_out 1 0 57(_arch(_uni))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 72(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 2 0 74(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 2 0 75(_arch(_uni))))
		(_sig(_int controlunit_branch_to_idex -1 0 76(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 77(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 2 0 81(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 2 0 84(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 85(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 2 0 90(_arch(_uni))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 95(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 2 0 96(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 97(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 99(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_register 3 0 99(_arch(_uni))))
		(_sig(_int ifid_rs2_to_register 3 0 100(_arch(_uni))))
		(_sig(_int ifid_rd_to_idex 3 0 101(_arch(_uni))))
		(_sig(_int ifid_instruction_to_OUT 1 0 102(_arch(_uni))))
		(_sig(_int ifid_pcout_to_OUT 2 0 103(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 112(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 116(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 2 0 117(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 122(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 125(_arch(_uni))))
		(_sig(_int ifid_rs1_to_registers 3 0 126(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 3 0 127(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 3 0 128(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 1 0 129(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 1 0 130(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 1 0 131(_arch(_uni))))
		(_sig(_int hazardunit_controldisable_to_controlunit -1 0 134(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 1 0 135(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmux_to_controlunit -1 0 136(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 1 0 137(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 1 0 138(_arch(_uni))))
		(_sig(_int controlunit_memtoreg_to_idex -1 0 139(_arch(_uni))))
		(_sig(_int controlunit_regwrite_to_idex -1 0 140(_arch(_uni))))
		(_sig(_int controlunit_memread_to_idex -1 0 141(_arch(_uni))))
		(_sig(_int controlunit_memwrite_to_idex -1 0 142(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 143(_arch(_uni))))
		(_sig(_int controlunit_alusource_to_idex -1 0 144(_arch(_uni))))
		(_sig(_int contolunit_aluop_to_idex 0 0 145(_arch(_uni))))
		(_sig(_int controlunit_ifflush_to_ifid -1 0 146(_arch(_uni))))
		(_sig(_int idex_memread_to_hazardunit -1 0 152(_arch(_uni))))
		(_sig(_int idex_rd_to_hazardunit 3 0 154(_arch(_uni))))
		(_sig(_int idex_instruction_to_hazardunit 1 0 155(_arch(_uni))))
		(_sig(_int hazardunit_controlsigmux_to_controlunit -1 0 156(_arch(_uni))))
		(_sig(_int hazardunit_write_to_ifid -1 0 158(_arch(_uni))))
		(_sig(_int READDATA1_TO_IDEX 1 0 165(_arch(_uni))))
		(_sig(_int READDATA2_TO_IDEX 1 0 166(_arch(_uni))))
		(_sig(_int IMMEDIATE_TO_IDEX 1 0 167(_arch(_uni))))
		(_sig(_int MAKETHISSIGNALIMMEDIATE_FROM_IDEX 1 0 168(_arch(_uni))))
		(_sig(_int READDATA1_FROM_IDEX 1 0 170(_arch(_uni))))
		(_sig(_int READDATA2_FROM_IDEX 1 0 171(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_IDEX -1 0 174(_arch(_uni))))
		(_sig(_int REGWRITE_TO_IDEX -1 0 175(_arch(_uni))))
		(_sig(_int idex_memtoreg_to_exmem -1 0 176(_arch(_uni))))
		(_sig(_int idex_regwrite_to_exmem -1 0 177(_arch(_uni))))
		(_sig(_int MEMREAD_TO_IDEX -1 0 180(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_IDEX -1 0 181(_arch(_uni))))
		(_sig(_int BRANCH_TO_IDEX -1 0 182(_arch(_uni))))
		(_sig(_int idex_memread_to_exmem -1 0 183(_arch(_uni))))
		(_sig(_int idex_memwrite_to_exmem -1 0 184(_arch(_uni))))
		(_sig(_int idex_branch_to_exmem -1 0 185(_arch(_uni))))
		(_sig(_int ALUSRC_TO_IDEX -1 0 188(_arch(_uni))))
		(_sig(_int ALUOP_TO_IDEX 0 0 189(_arch(_uni))))
		(_sig(_int idex_alusrcb_to_alusrcmuxb -1 0 190(_arch(_uni))))
		(_sig(_int ALUOP_FROM_IDEX 0 0 191(_arch(_uni))))
		(_sig(_int RS1_TO_IDEX 3 0 194(_arch(_uni))))
		(_sig(_int RS2_TO_IDEX 3 0 195(_arch(_uni))))
		(_sig(_int RD_TO_IDEX 3 0 196(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingunit 3 0 197(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingunit 3 0 198(_arch(_uni))))
		(_sig(_int idex_rd_to_exmem 3 0 199(_arch(_uni))))
		(_sig(_int idex_instruction_to_alucontrol 1 0 209(_arch(_uni))))
		(_sig(_int idex_aluop_to_alucontrol 0 0 210(_arch(_uni))))
		(_sig(_int alucontrol_aluop_to_alu 3 0 211(_arch(_uni))))
		(_sig(_int idex_pcout_to_alu 2 0 224(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingmuxa 1 0 229(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxa 1 0 230(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxa 1 0 231(_arch(_uni))))
		(_sig(_int forwardingunit_Amuxcntrl_to_forrwardingmuxA 0 0 232(_arch(_uni))))
		(_sig(_int forwardingmuxA_rs1_to_ALU 1 0 233(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingmuxb 1 0 238(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxb 1 0 239(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxb 1 0 240(_arch(_uni))))
		(_sig(_int forwardingunit_Bmuxcntrl_to_forrwardingmuxB 0 0 241(_arch(_uni))))
		(_sig(_int forwardingmuxb_rs2_to_alusrcmuxb 1 0 248(_arch(_uni))))
		(_sig(_int idex_immediate_to_alusrcmuxb 1 0 249(_arch(_uni))))
		(_sig(_int ALU_SRC_B_CONTROL -1 0 250(_arch(_uni))))
		(_sig(_int alusrcmuxB_rs2_to_alu 1 0 251(_arch(_uni))))
		(_sig(_int PC_PLUS_IMM_TO_EXMEM 2 0 259(_arch(_uni))))
		(_sig(_int alu_zeroresult_to_exmem -1 0 260(_arch(_uni))))
		(_sig(_int alu_JALorBRANCH_to_exmem -1 0 261(_arch(_uni))))
		(_sig(_int alu_result_to_exmem 1 0 262(_arch(_uni))))
		(_sig(_int alusrcmuxb_source2_to_exmem 1 0 263(_arch(_uni))))
		(_sig(_int BRANCH_JUMP_ADDR_FROM_EXMEM 2 0 264(_arch(_uni))))
		(_sig(_int exmem_zero_to_branchand -1 0 265(_arch(_uni))))
		(_sig(_int exmem_result_to_datamem 1 0 266(_arch(_uni))))
		(_sig(_int exmem_src2_to_datamem 1 0 267(_arch(_uni))))
		(_sig(_int exmem_memtoreg_to_memwb -1 0 273(_arch(_uni))))
		(_sig(_int exmem_regwrite_to_memwb -1 0 274(_arch(_uni))))
		(_sig(_int exmem_memread_to_datamem -1 0 280(_arch(_uni))))
		(_sig(_int exmem_memwrite_to_datamem -1 0 281(_arch(_uni))))
		(_sig(_int exmem_branch_to_branchand -1 0 282(_arch(_uni))))
		(_sig(_int exmem_rd_to_memwb 3 0 286(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_DATA_MEMORY -1 0 303(_arch(_uni))))
		(_sig(_int MEMREAD_TO_DATA_MEMORY -1 0 304(_arch(_uni))))
		(_sig(_int ADDRESS_TO_DATA_MEMORY 1 0 305(_arch(_uni))))
		(_sig(_int WRITEDATA_TO_DATA_MEMORY 1 0 306(_arch(_uni))))
		(_sig(_int datamem_readdata_to_memwb 1 0 307(_arch(_uni))))
		(_sig(_int READDATA2_TO_MEMWB 1 0 323(_arch(_uni))))
		(_sig(_int ALURESULT_TO_MEMWB 1 0 324(_arch(_uni))))
		(_sig(_int memwb_readdata_to_writebackmux 1 0 325(_arch(_uni))))
		(_sig(_int memwb_aluresult_to_writebackmux 1 0 326(_arch(_uni))))
		(_sig(_int branchand_regwritecancel_to_exmem -1 0 327(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_MEMWB -1 0 333(_arch(_uni))))
		(_sig(_int REGWRITE_TO_MEMWB -1 0 334(_arch(_uni))))
		(_sig(_int memwb_memtoreg_to_wbmux -1 0 335(_arch(_uni))))
		(_sig(_int REGWRITE_FROM_MEMWB -1 0 336(_arch(_uni))))
		(_sig(_int RD_TO_MEMWB 3 0 339(_arch(_uni))))
		(_sig(_int memwb_rd_to_out 3 0 340(_arch(_uni))))
		(_prcs
			(line__400(_arch 0 0 400(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(23))(_sens(21)))))
			(line__401(_arch 1 0 401(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(18))(_sens(21)))))
			(line__437(_arch 2 0 437(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(33))(_sens(30)))))
			(line__444(_arch 3 0 444(_assignment(_alias((ifid_instruction_to_immediategen)(ifid_instruction_to_OUT)))(_trgt(31))(_sens(29)))))
			(line__457(_arch 4 0 457(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(33))(_sens(30)))))
			(line__489(_arch 5 0 489(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(45))(_sens(40)))))
			(line__490(_arch 6 0 490(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(46))(_sens(41)))))
			(line__655(_arch 7 0 655(_assignment(_alias((alusrcmuxb_source2_to_exmem)(alusrcmuxB_rs2_to_alu)))(_trgt(107))(_sens(102)))))
			(line__748(_arch 8 0 748(_assignment(_alias((branchand_regwritecancel_to_exmem)(branchand_jumpbranchselect_to_pc_mux)))(_simpleassign BUF)(_trgt(127))(_sens(12)))))
			(line__800(_arch 9 0 800(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 10 -1)
)
I 000049 55 1192          1739232845948 behavior
(_unit VHDL(ricsvcore 0 10(behavior 0 39))
	(_version vf5)
	(_time 1739232845949 2025.02.10 19:14:05)
	(_source(\../src/riscvcore_zynq.vhd\))
	(_parameters tan)
	(_code 7f7d2f7e20282868787f69252d7929787d797a787d)
	(_ent
		(_time 1739232811880)
	)
	(_comp
		(internal_connections
			(_object
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int resetbar -1 0 44(_ent (_in))))
			)
		)
	)
	(_inst internal_connections_inst 0 63(_comp internal_connections)
		(_port
			((clock)(clock))
			((resetbar)(resetbar))
		)
		(_use(_ent . internal_connections)
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_sig(_int mem_debug -2 0 57(_arch(_uni))))
		(_sig(_int reg_debug -3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_debug 0 0 59(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.mem_array(1 mem_array)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 949           1739232856315 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232856316 2025.02.10 19:14:16)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code 06080400565050110053175d550002000f00530001)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2489          1739232856368 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232856369 2025.02.10 19:14:16)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code 353b6530356235223766276f303330336132323337)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739232856418 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232856419 2025.02.10 19:14:16)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 646b6065623366726163763e346230613262676232)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 765           1739232856436 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232856437 2025.02.10 19:14:16)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code 737c707372242e6477236629207572757075217527)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739232856457 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232856458 2025.02.10 19:14:16)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 939c979c93c79185c69386c8ca9493959096c595c7)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739232856471 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232856472 2025.02.10 19:14:16)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code a2ada6f5a3f5ffb4f7a0e6f8f2a4a6a4a6a4a7a5a0)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739232856489 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232856490 2025.02.10 19:14:16)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code b2bdb6e6b3e0e2a4b3e2a6e8e7b4b7b5b0b5b2b4b1)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739232856501 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232856502 2025.02.10 19:14:16)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code c2cccf97c6959fd4c2c4db9895c4cbc4c6c4cbc4c4)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1527          1739232856517 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232856518 2025.02.10 19:14:16)
	(_source(\../src/INSTRUCTION_MEMORY_AXI.vhd\))
	(_parameters tan)
	(_code d1dfdc83858786c6d787c38a85d7d2d6d5d7d8d787)
	(_ent
		(_time 1739232576807)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 19(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 20(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 31(_prcs 0)))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(3)))))
		)
		(_subprogram
			(_int is_valid_address 1 0 23(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1224          1739232856538 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232856539 2025.02.10 19:14:16)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code e1efecb2b4b6e1f7e5e4f4bbe5e7e8e7b5e7b5e7e6)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1671          1739232856564 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232856565 2025.02.10 19:14:16)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 000e0d06015605160352125a550556070506550609)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5540          1739232856588 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232856589 2025.02.10 19:14:16)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 101e1c17144741071040094a451615171816191614)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739232856613 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232856614 2025.02.10 19:14:16)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code 2f212c2b2f797938297a3e747c292b2926297a2928)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739232856626 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232856627 2025.02.10 19:14:16)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 3f31383b6b686a296b382c6566393e396a393b393d)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3866          1739232856643 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232856644 2025.02.10 19:14:16)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 4e404e4d13194e58434a0a141a4946481a484b481a)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1141          1739232856668 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232856669 2025.02.10 19:14:16)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code 5e505d5d5d0808495a5c4f050d585a5857580b5859)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739232856683 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232856684 2025.02.10 19:14:16)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 6d636b6d6f3a6c7a3d637f376a6b3e6a686b386b64)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739232856720 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232856721 2025.02.10 19:14:16)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 9c9298939ccacd8a9799dac6989b989b9e9aca9acf)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739232856745 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232856746 2025.02.10 19:14:16)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code aca2a8fbacfafdbbaeadbef6feaaf8aba9aba4aaae)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739232856758 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232856759 2025.02.10 19:14:16)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code bcb2b8e8bceaedaab8b8ffe7e8babdbaefbbb9babd)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 10889         1739232856791 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 0 23))
	(_version vf5)
	(_time 1739232856792 2025.02.10 19:14:16)
	(_source(\../src/DATA_MEM_AXI.vhd\))
	(_parameters tan)
	(_code dbd5da89888d8bcdd9d89d81dedddedd8fdd8ddcd9)
	(_ent
		(_time 1739232632250)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 0 24(_array 1((_to i 0 i 127)))))
		(_sig(_int mem 2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(7))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__46(_arch 1 0 46(_assignment(_trgt(6))(_sens(3)(4)(7))(_mon))))
		)
		(_subprogram
			(_int is_valid_address 2 0 27(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3905          1739232856808 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 24))
	(_version vf5)
	(_time 1739232856809 2025.02.10 19:14:16)
	(_source(\../src/REGISTER_AXI.vhd\))
	(_parameters tan)
	(_code eae5edb9bebdb9fcefedf3b0e8ecefede8ecefeced)
	(_ent
		(_time 1739232599441)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_sig(_int registers -2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(1)(4)(5))(_mon)(_read(8)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__43(_arch 2 0 43(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 19702         1739232856828 behavioral
(_unit VHDL(internal_connections 0 10(behavioral 0 29))
	(_version vf5)
	(_time 1739232856829 2025.02.10 19:14:16)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 0a04050c0e5c5a1c0f0e0a054f505a0c590f5c0c090c5c)
	(_ent
		(_time 1739232538054)
	)
	(_inst pc_mux_inst 0 367(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 378(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 387(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 405(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((reset)(resetbar))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 417(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifflush_to_ifid))
			((branch_taken)(branchand_jumpbranchselect_to_pc_mux))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(ifid_instruction_to_OUT))
			((ifidpcout)(ifid_pcout_to_OUT))
			((rs1_out)(ifid_rs1_to_register))
			((rs2_out)(ifid_rs2_to_register))
			((rd_out)(ifid_rd_to_idex))
		)
	)
	(_inst imm_gen_inst 0 446(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 459(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 469(_ent . regfile)
		(_port
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_register))
			((readregister2)(ifid_rs2_to_register))
			((writeregisteraddress)(memwb_rd_to_out))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
		)
	)
	(_inst CONTROLUNIT_INST 0 494(_ent . ControlUnit)
		(_port
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_cntrlsigmux_to_controlunit))
			((rs1_data)(registers_reg1out_to_controlunit))
			((rs2_data)(registers_reg2out_to_controlunit))
			((exmem_rd)(exmem_rd_to_memwb))
			((exmem_regdata)(exmem_result_to_datamem))
			((memwb_rd)(memwb_rd_to_out))
			((memwb_regdata)(writebackmux_writedata_to_registers))
			((MemtoReg)(controlunit_memtoreg_to_idex))
			((RegWrite)(controlunit_regwrite_to_idex))
			((MemRead)(controlunit_memread_to_idex))
			((MemWrite)(controlunit_memwrite_to_idex))
			((Branch)(controlunit_branch_to_idex))
			((ALUSrc)(controlunit_alusource_to_idex))
			((ALUOp)(contolunit_aluop_to_idex))
			((if_flush)(controlunit_ifflush_to_ifid))
			((early_branch)(controlunit_earlybranch_to_pcmux))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst HAZARD_UNIT_INST 0 524(_ent . hazard_unit)
		(_port
			((idexmemread)(idex_memread_to_exmem))
			((idexrd)(idex_rd_to_exmem))
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_controlsigmux_to_controlunit))
			((pcwriteenable)(hazardunit_pcwrite_to_pc))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst IDEX_INST 0 537(_ent . idex)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((pcin)(ifid_pcout_to_pcimmadder))
			((instructionin)(ifid_instruction_to_OUT))
			((instructionout)(idex_instruction_to_alucontrol))
			((readdata1in)(registers_reg1out_to_idex))
			((readdata2in)(registers_reg2out_to_idex))
			((immediatein)(immediategen_immediate_to_idex))
			((immediateout)(idex_immediate_to_alusrcmuxb))
			((pcout)(idex_pcout_to_alu))
			((readdata1out)(idex_rs1_to_forwardingmuxa))
			((readdata2out)(idex_rs2_to_forwardingmuxb))
			((MemtoRegin)(controlunit_memtoreg_to_idex))
			((RegWritein)(controlunit_regwrite_to_idex))
			((MemReadin)(controlunit_memread_to_idex))
			((MemWritein)(controlunit_memwrite_to_idex))
			((Branchin)(controlunit_branch_to_idex))
			((ALUSrcin)(controlunit_alusource_to_idex))
			((ALUOpin)(contolunit_aluop_to_idex))
			((MemtoRegout)(idex_memtoreg_to_exmem))
			((RegWriteout)(idex_regwrite_to_exmem))
			((MemReadout)(idex_memread_to_exmem))
			((MemWriteout)(idex_memwrite_to_exmem))
			((Branchout)(idex_branch_to_exmem))
			((ALUSrc)(idex_alusrcb_to_alusrcmuxb))
			((ALUOp)(idex_aluop_to_alucontrol))
			((rs1in)(ifid_rs1_to_register))
			((rs2in)(ifid_rs2_to_register))
			((rdin)(ifid_rd_to_idex))
			((rs1out)(idex_rs1_to_forwardingunit))
			((rs2out)(idex_rs2_to_forwardingunit))
			((rdout)(idex_rd_to_exmem))
		)
	)
	(_inst ALU_CONTROL_INST 0 596(_ent . alucontrol)
		(_port
			((instruction)(idex_instruction_to_alucontrol))
			((aluop)(idex_aluop_to_alucontrol))
			((aluoperation)(alucontrol_aluop_to_alu))
		)
	)
	(_inst ALU_INST 0 607(_ent . ALU)
		(_port
			((input_0)(forwardingmuxa_rs1_to_alu))
			((input_1)(alusrcmuxB_rs2_to_alu))
			((pc)(idex_pcout_to_alu))
			((operation)(alucontrol_aluop_to_alu))
			((ALU_output)(alu_result_to_exmem))
			((zero_flag)(alu_zeroresult_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
		)
	)
	(_inst FORWARDING_MUX_A_INST 0 622(_ent . forwardingMuxA)
		(_port
			((rs1)(idex_rs1_to_forwardingmuxa))
			((forwardedrs1exmem)(exmem_result_to_datamem))
			((forwardedrs1memwb)(writebackmux_writedata_to_registers))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((MuxOutput)(forwardingmuxA_rs1_to_ALU))
		)
	)
	(_inst FORWARDING_MUX_B_INST 0 634(_ent . forwardingMuxB)
		(_port
			((rs2)(idex_rs2_to_forwardingmuxb))
			((forwardedrs2exmem)(exmem_result_to_datamem))
			((forwardedrs2memwb)(writebackmux_writedata_to_registers))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
			((MuxOutput)(forwardingmuxB_rs2_to_alusrcmuxB))
		)
	)
	(_inst ALU_SRC_MUX_B_INST 0 647(_ent . ALUSrcMuxB)
		(_port
			((ReadRegister2)(forwardingmuxb_rs2_to_alusrcmuxb))
			((ReadImmediate)(idex_immediate_to_alusrcmuxb))
			((ALUSrcBControl)(idex_alusrcb_to_alusrcmuxb))
			((MuxOutput)(alusrcmuxB_rs2_to_alu))
		)
	)
	(_inst EXMEM_INST 0 659(_ent . exmem)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((aluzeroin)(alu_zeroresult_to_exmem))
			((aluresultin)(alu_result_to_exmem))
			((readdata2in)(forwardingmuxB_rs2_to_alusrcmuxB))
			((aluzeroout)(exmem_zero_to_branchand))
			((aluresultout)(exmem_result_to_datamem))
			((readdata2out)(exmem_src2_to_datamem))
			((MemtoRegin)(idex_memtoreg_to_exmem))
			((RegWritein)(idex_regwrite_to_exmem))
			((MemReadin)(idex_memread_to_exmem))
			((MemWritein)(idex_memwrite_to_exmem))
			((Branchin)(idex_branch_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
			((MemtoRegout)(exmem_memtoreg_to_memwb))
			((RegWriteout)(exmem_regwrite_to_memwb))
			((MemRead)(exmem_memread_to_datamem))
			((MemWrite)(exmem_memwrite_to_datamem))
			((Branch)(exmem_branch_to_branchand))
			((rdin)(idex_rd_to_exmem))
			((rdout)(exmem_rd_to_memwb))
		)
	)
	(_inst FORWARDING_UNIT_INST 0 700(_ent . ForwardingUnit)
		(_port
			((exmemregwritecntrl)(exmem_regwrite_to_memwb))
			((memwbregwritecntrl)(memwb_regwrite_to_registers))
			((exmemrd)(exmem_rd_to_memwb))
			((memwbrd)(memwb_rd_to_out))
			((idexrs1)(idex_rs1_to_forwardingunit))
			((idexrs2)(idex_rs2_to_forwardingunit))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
		)
	)
	(_inst DATA_MEMORY_INST 0 722(_ent . data_memory)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((memwrite)(exmem_memwrite_to_datamem))
			((memread)(exmem_memread_to_datamem))
			((address)(exmem_result_to_datamem))
			((writedata)(exmem_src2_to_datamem))
			((readdata)(datamem_readdata_to_memwb))
		)
	)
	(_inst BRANCH_AND_INST 0 740(_ent . BranchAND)
		(_port
			((ALUZero)(exmem_zero_to_branchand))
			((ControlBranch)(exmem_branch_to_branchand))
			((BranchResponse)(branchand_jumpbranchselect_to_pc_mux))
		)
	)
	(_inst MEMWB_INST 0 760(_ent . memwb)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((readdata2in)(datamem_readdata_to_memwb))
			((aluresultin)(exmem_result_to_datamem))
			((readdata2out)(memwb_readdata_to_writebackmux))
			((aluresultout)(memwb_aluresult_to_writebackmux))
			((MemtoRegin)(exmem_memtoreg_to_memwb))
			((RegWritein)(exmem_regwrite_to_memwb))
			((MemtoReg)(memwb_memtoreg_to_wbmux))
			((RegWrite)(memwb_regwrite_to_registers))
			((rdin)(exmem_rd_to_memwb))
			((rdout)(memwb_rd_to_out))
			((branchregwritecancel)(branchand_regwritecancel_to_exmem))
		)
	)
	(_inst WRITEBACK_MUX_INST 0 787(_ent . writebackmux)
		(_port
			((memtoregcontrol)(memwb_memtoreg_to_wbmux))
			((read_data)(memwb_readdata_to_writebackmux))
			((aluresult)(memwb_aluresult_to_writebackmux))
			((writebackdata)(writebackmux_writedata_to_registers))
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int mem_select 0 0 33(_arch(_uni))))
		(_sig(_int rw_enable -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int IM_debug_instruction 1 0 44(_arch(_uni))))
		(_sig(_int RF_debug_data_out 1 0 45(_arch(_uni))))
		(_sig(_int DM_debug_data_out 1 0 46(_arch(_uni))))
		(_sig(_int IM_debug_we -1 0 49(_arch(_uni))))
		(_sig(_int RF_debug_read_enable -1 0 50(_arch(_uni))))
		(_sig(_int DM_debug_read_enable -1 0 51(_arch(_uni))))
		(_sig(_int rf_data_out 1 0 56(_arch(_uni))))
		(_sig(_int dm_data_out 1 0 57(_arch(_uni))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 72(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 2 0 74(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 2 0 75(_arch(_uni))))
		(_sig(_int controlunit_branch_to_idex -1 0 76(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 77(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 2 0 81(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 2 0 84(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 85(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 2 0 90(_arch(_uni))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 95(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 2 0 96(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 97(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 99(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_register 3 0 99(_arch(_uni))))
		(_sig(_int ifid_rs2_to_register 3 0 100(_arch(_uni))))
		(_sig(_int ifid_rd_to_idex 3 0 101(_arch(_uni))))
		(_sig(_int ifid_instruction_to_OUT 1 0 102(_arch(_uni))))
		(_sig(_int ifid_pcout_to_OUT 2 0 103(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 112(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 116(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 2 0 117(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 122(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 125(_arch(_uni))))
		(_sig(_int ifid_rs1_to_registers 3 0 126(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 3 0 127(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 3 0 128(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 1 0 129(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 1 0 130(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 1 0 131(_arch(_uni))))
		(_sig(_int hazardunit_controldisable_to_controlunit -1 0 134(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 1 0 135(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmux_to_controlunit -1 0 136(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 1 0 137(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 1 0 138(_arch(_uni))))
		(_sig(_int controlunit_memtoreg_to_idex -1 0 139(_arch(_uni))))
		(_sig(_int controlunit_regwrite_to_idex -1 0 140(_arch(_uni))))
		(_sig(_int controlunit_memread_to_idex -1 0 141(_arch(_uni))))
		(_sig(_int controlunit_memwrite_to_idex -1 0 142(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 143(_arch(_uni))))
		(_sig(_int controlunit_alusource_to_idex -1 0 144(_arch(_uni))))
		(_sig(_int contolunit_aluop_to_idex 0 0 145(_arch(_uni))))
		(_sig(_int controlunit_ifflush_to_ifid -1 0 146(_arch(_uni))))
		(_sig(_int idex_memread_to_hazardunit -1 0 152(_arch(_uni))))
		(_sig(_int idex_rd_to_hazardunit 3 0 154(_arch(_uni))))
		(_sig(_int idex_instruction_to_hazardunit 1 0 155(_arch(_uni))))
		(_sig(_int hazardunit_controlsigmux_to_controlunit -1 0 156(_arch(_uni))))
		(_sig(_int hazardunit_write_to_ifid -1 0 158(_arch(_uni))))
		(_sig(_int READDATA1_TO_IDEX 1 0 165(_arch(_uni))))
		(_sig(_int READDATA2_TO_IDEX 1 0 166(_arch(_uni))))
		(_sig(_int IMMEDIATE_TO_IDEX 1 0 167(_arch(_uni))))
		(_sig(_int MAKETHISSIGNALIMMEDIATE_FROM_IDEX 1 0 168(_arch(_uni))))
		(_sig(_int READDATA1_FROM_IDEX 1 0 170(_arch(_uni))))
		(_sig(_int READDATA2_FROM_IDEX 1 0 171(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_IDEX -1 0 174(_arch(_uni))))
		(_sig(_int REGWRITE_TO_IDEX -1 0 175(_arch(_uni))))
		(_sig(_int idex_memtoreg_to_exmem -1 0 176(_arch(_uni))))
		(_sig(_int idex_regwrite_to_exmem -1 0 177(_arch(_uni))))
		(_sig(_int MEMREAD_TO_IDEX -1 0 180(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_IDEX -1 0 181(_arch(_uni))))
		(_sig(_int BRANCH_TO_IDEX -1 0 182(_arch(_uni))))
		(_sig(_int idex_memread_to_exmem -1 0 183(_arch(_uni))))
		(_sig(_int idex_memwrite_to_exmem -1 0 184(_arch(_uni))))
		(_sig(_int idex_branch_to_exmem -1 0 185(_arch(_uni))))
		(_sig(_int ALUSRC_TO_IDEX -1 0 188(_arch(_uni))))
		(_sig(_int ALUOP_TO_IDEX 0 0 189(_arch(_uni))))
		(_sig(_int idex_alusrcb_to_alusrcmuxb -1 0 190(_arch(_uni))))
		(_sig(_int ALUOP_FROM_IDEX 0 0 191(_arch(_uni))))
		(_sig(_int RS1_TO_IDEX 3 0 194(_arch(_uni))))
		(_sig(_int RS2_TO_IDEX 3 0 195(_arch(_uni))))
		(_sig(_int RD_TO_IDEX 3 0 196(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingunit 3 0 197(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingunit 3 0 198(_arch(_uni))))
		(_sig(_int idex_rd_to_exmem 3 0 199(_arch(_uni))))
		(_sig(_int idex_instruction_to_alucontrol 1 0 209(_arch(_uni))))
		(_sig(_int idex_aluop_to_alucontrol 0 0 210(_arch(_uni))))
		(_sig(_int alucontrol_aluop_to_alu 3 0 211(_arch(_uni))))
		(_sig(_int idex_pcout_to_alu 2 0 224(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingmuxa 1 0 229(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxa 1 0 230(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxa 1 0 231(_arch(_uni))))
		(_sig(_int forwardingunit_Amuxcntrl_to_forrwardingmuxA 0 0 232(_arch(_uni))))
		(_sig(_int forwardingmuxA_rs1_to_ALU 1 0 233(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingmuxb 1 0 238(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxb 1 0 239(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxb 1 0 240(_arch(_uni))))
		(_sig(_int forwardingunit_Bmuxcntrl_to_forrwardingmuxB 0 0 241(_arch(_uni))))
		(_sig(_int forwardingmuxb_rs2_to_alusrcmuxb 1 0 248(_arch(_uni))))
		(_sig(_int idex_immediate_to_alusrcmuxb 1 0 249(_arch(_uni))))
		(_sig(_int ALU_SRC_B_CONTROL -1 0 250(_arch(_uni))))
		(_sig(_int alusrcmuxB_rs2_to_alu 1 0 251(_arch(_uni))))
		(_sig(_int PC_PLUS_IMM_TO_EXMEM 2 0 259(_arch(_uni))))
		(_sig(_int alu_zeroresult_to_exmem -1 0 260(_arch(_uni))))
		(_sig(_int alu_JALorBRANCH_to_exmem -1 0 261(_arch(_uni))))
		(_sig(_int alu_result_to_exmem 1 0 262(_arch(_uni))))
		(_sig(_int alusrcmuxb_source2_to_exmem 1 0 263(_arch(_uni))))
		(_sig(_int BRANCH_JUMP_ADDR_FROM_EXMEM 2 0 264(_arch(_uni))))
		(_sig(_int exmem_zero_to_branchand -1 0 265(_arch(_uni))))
		(_sig(_int exmem_result_to_datamem 1 0 266(_arch(_uni))))
		(_sig(_int exmem_src2_to_datamem 1 0 267(_arch(_uni))))
		(_sig(_int exmem_memtoreg_to_memwb -1 0 273(_arch(_uni))))
		(_sig(_int exmem_regwrite_to_memwb -1 0 274(_arch(_uni))))
		(_sig(_int exmem_memread_to_datamem -1 0 280(_arch(_uni))))
		(_sig(_int exmem_memwrite_to_datamem -1 0 281(_arch(_uni))))
		(_sig(_int exmem_branch_to_branchand -1 0 282(_arch(_uni))))
		(_sig(_int exmem_rd_to_memwb 3 0 286(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_DATA_MEMORY -1 0 303(_arch(_uni))))
		(_sig(_int MEMREAD_TO_DATA_MEMORY -1 0 304(_arch(_uni))))
		(_sig(_int ADDRESS_TO_DATA_MEMORY 1 0 305(_arch(_uni))))
		(_sig(_int WRITEDATA_TO_DATA_MEMORY 1 0 306(_arch(_uni))))
		(_sig(_int datamem_readdata_to_memwb 1 0 307(_arch(_uni))))
		(_sig(_int READDATA2_TO_MEMWB 1 0 323(_arch(_uni))))
		(_sig(_int ALURESULT_TO_MEMWB 1 0 324(_arch(_uni))))
		(_sig(_int memwb_readdata_to_writebackmux 1 0 325(_arch(_uni))))
		(_sig(_int memwb_aluresult_to_writebackmux 1 0 326(_arch(_uni))))
		(_sig(_int branchand_regwritecancel_to_exmem -1 0 327(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_MEMWB -1 0 333(_arch(_uni))))
		(_sig(_int REGWRITE_TO_MEMWB -1 0 334(_arch(_uni))))
		(_sig(_int memwb_memtoreg_to_wbmux -1 0 335(_arch(_uni))))
		(_sig(_int REGWRITE_FROM_MEMWB -1 0 336(_arch(_uni))))
		(_sig(_int RD_TO_MEMWB 3 0 339(_arch(_uni))))
		(_sig(_int memwb_rd_to_out 3 0 340(_arch(_uni))))
		(_prcs
			(line__400(_arch 0 0 400(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(23))(_sens(21)))))
			(line__401(_arch 1 0 401(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(18))(_sens(21)))))
			(line__437(_arch 2 0 437(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(33))(_sens(30)))))
			(line__444(_arch 3 0 444(_assignment(_alias((ifid_instruction_to_immediategen)(ifid_instruction_to_OUT)))(_trgt(31))(_sens(29)))))
			(line__457(_arch 4 0 457(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(33))(_sens(30)))))
			(line__489(_arch 5 0 489(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(45))(_sens(40)))))
			(line__490(_arch 6 0 490(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(46))(_sens(41)))))
			(line__655(_arch 7 0 655(_assignment(_alias((alusrcmuxb_source2_to_exmem)(alusrcmuxB_rs2_to_alu)))(_trgt(107))(_sens(102)))))
			(line__748(_arch 8 0 748(_assignment(_alias((branchand_regwritecancel_to_exmem)(branchand_jumpbranchselect_to_pc_mux)))(_simpleassign BUF)(_trgt(127))(_sens(12)))))
			(line__800(_arch 9 0 800(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 10 -1)
)
I 000049 55 1192          1739232856844 behavior
(_unit VHDL(ricsvcore 0 10(behavior 0 39))
	(_version vf5)
	(_time 1739232856845 2025.02.10 19:14:16)
	(_source(\../src/riscvcore_zynq.vhd\))
	(_parameters tan)
	(_code 19161d1e194e4e0e1e190f434b1f4f1e1b1f1c1e1b)
	(_ent
		(_time 1739232811880)
	)
	(_comp
		(internal_connections
			(_object
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int resetbar -1 0 44(_ent (_in))))
			)
		)
	)
	(_inst internal_connections_inst 0 63(_comp internal_connections)
		(_port
			((clock)(clock))
			((resetbar)(resetbar))
		)
		(_use(_ent . internal_connections)
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_sig(_int mem_debug -2 0 57(_arch(_uni))))
		(_sig(_int reg_debug -3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_debug 0 0 59(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.mem_array(1 mem_array)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 949           1739232880599 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232880600 2025.02.10 19:14:40)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code df8cdb8ddf8989c8d98ace848cd9dbd9d6d98ad9d8)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2489          1739232880649 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232880650 2025.02.10 19:14:40)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code 0e5d59085e590e190c5d1c540b080b085a0909080c)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739232880697 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232880698 2025.02.10 19:14:40)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 3d6f3e396b6a3f2b383a2f676d3b69386b3b3e3b6b)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 765           1739232880715 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232880716 2025.02.10 19:14:40)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code 4d1f494e1b1a105a491d58171e4b4c4b4e4b1f4b19)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739232880728 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232880729 2025.02.10 19:14:40)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 5c0e5f5f0c085e4a095c4907055b5c5a5f590a5a08)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739232880743 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232880744 2025.02.10 19:14:40)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 6c3e6f6c3c3b317a396e28363c6a686a686a696b6e)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739232880769 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232880770 2025.02.10 19:14:40)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 8bd98885dad9db9d8adb9fd1de8d8e8c898c8b8d88)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739232880785 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232880786 2025.02.10 19:14:40)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 9bc89194cfccc68d9b9d82c1cc9d929d9f9d929d9d)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1527          1739232880802 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232880803 2025.02.10 19:14:40)
	(_source(\../src/INSTRUCTION_MEMORY_AXI.vhd\))
	(_parameters tan)
	(_code aaf9a0fdaefcfdbdacfcb8f1feaca9adaeaca3acfc)
	(_ent
		(_time 1739232576807)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 19(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 20(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 31(_prcs 0)))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(3)))))
		)
		(_subprogram
			(_int is_valid_address 1 0 23(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1224          1739232880823 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232880824 2025.02.10 19:14:40)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code bae9b0eebfedbaacbebfafe0bebcb3bceebceebcbd)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1671          1739232880853 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232880854 2025.02.10 19:14:40)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code d98ad28bd18fdccfda8bcb838cdc8fdedcdf8cdfd0)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5540          1739232880872 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232880873 2025.02.10 19:14:40)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code e9bae3bae4beb8fee9b9f0b3bcefeceee1efe0efed)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739232880902 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232880903 2025.02.10 19:14:40)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code 085b0a0e565e5e1f0e5d19535b0e0c0e010e5d0e0f)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739232880915 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232880916 2025.02.10 19:14:40)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 184b1e1e124f4d0e4c1f0b42411e191e4d1e1c1e1a)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3866          1739232880933 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232880934 2025.02.10 19:14:40)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 27742622287027312a23637d73202f217321222173)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1141          1739232880966 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232880967 2025.02.10 19:14:40)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code 47144545161111504345561c144143414e41124140)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739232880989 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232880990 2025.02.10 19:14:40)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 66356166363167713668743c61603561636033606f)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739232881020 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232881021 2025.02.10 19:14:41)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 85d6808bd3d3d4938e80c3df818281828783d383d6)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739232881045 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232881046 2025.02.10 19:14:41)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 95c6909ac3c3c482979487cfc793c19290929d9397)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739232881059 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232881060 2025.02.10 19:14:41)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code a4f7a1f3f3f2f5b2a0a0e7fff0a2a5a2f7a3a1a2a5)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 10889         1739232881099 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 0 23))
	(_version vf5)
	(_time 1739232881100 2025.02.10 19:14:41)
	(_source(\../src/DATA_MEM_AXI.vhd\))
	(_parameters tan)
	(_code d380d381d18583c5d1d09589d6d5d6d587d585d4d1)
	(_ent
		(_time 1739232632250)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 0 24(_array 1((_to i 0 i 127)))))
		(_sig(_int mem 2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(7))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__46(_arch 1 0 46(_assignment(_trgt(6))(_sens(7)(3)(4))(_mon))))
		)
		(_subprogram
			(_int is_valid_address 2 0 27(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3905          1739232881118 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 24))
	(_version vf5)
	(_time 1739232881119 2025.02.10 19:14:41)
	(_source(\../src/REGISTER_AXI.vhd\))
	(_parameters tan)
	(_code e3b1e5b0e5b4b0f5e6e4fab9e1e5e6e4e1e5e6e5e4)
	(_ent
		(_time 1739232599441)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_sig(_int registers -2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(1)(4)(5))(_mon)(_read(8)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__43(_arch 2 0 43(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 19702         1739232881137 behavioral
(_unit VHDL(internal_connections 0 10(behavioral 0 29))
	(_version vf5)
	(_time 1739232881138 2025.02.10 19:14:41)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code f3a0fea3a5a5a3e5f6f7f3fcb6a9a3f5a0f6a5f5f0f5a5)
	(_ent
		(_time 1739232538054)
	)
	(_inst pc_mux_inst 0 367(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 378(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 387(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 405(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((reset)(resetbar))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 417(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifflush_to_ifid))
			((branch_taken)(branchand_jumpbranchselect_to_pc_mux))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(ifid_instruction_to_OUT))
			((ifidpcout)(ifid_pcout_to_OUT))
			((rs1_out)(ifid_rs1_to_register))
			((rs2_out)(ifid_rs2_to_register))
			((rd_out)(ifid_rd_to_idex))
		)
	)
	(_inst imm_gen_inst 0 446(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 459(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 469(_ent . regfile)
		(_port
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_register))
			((readregister2)(ifid_rs2_to_register))
			((writeregisteraddress)(memwb_rd_to_out))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
		)
	)
	(_inst CONTROLUNIT_INST 0 494(_ent . ControlUnit)
		(_port
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_cntrlsigmux_to_controlunit))
			((rs1_data)(registers_reg1out_to_controlunit))
			((rs2_data)(registers_reg2out_to_controlunit))
			((exmem_rd)(exmem_rd_to_memwb))
			((exmem_regdata)(exmem_result_to_datamem))
			((memwb_rd)(memwb_rd_to_out))
			((memwb_regdata)(writebackmux_writedata_to_registers))
			((MemtoReg)(controlunit_memtoreg_to_idex))
			((RegWrite)(controlunit_regwrite_to_idex))
			((MemRead)(controlunit_memread_to_idex))
			((MemWrite)(controlunit_memwrite_to_idex))
			((Branch)(controlunit_branch_to_idex))
			((ALUSrc)(controlunit_alusource_to_idex))
			((ALUOp)(contolunit_aluop_to_idex))
			((if_flush)(controlunit_ifflush_to_ifid))
			((early_branch)(controlunit_earlybranch_to_pcmux))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst HAZARD_UNIT_INST 0 524(_ent . hazard_unit)
		(_port
			((idexmemread)(idex_memread_to_exmem))
			((idexrd)(idex_rd_to_exmem))
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_controlsigmux_to_controlunit))
			((pcwriteenable)(hazardunit_pcwrite_to_pc))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst IDEX_INST 0 537(_ent . idex)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((pcin)(ifid_pcout_to_pcimmadder))
			((instructionin)(ifid_instruction_to_OUT))
			((instructionout)(idex_instruction_to_alucontrol))
			((readdata1in)(registers_reg1out_to_idex))
			((readdata2in)(registers_reg2out_to_idex))
			((immediatein)(immediategen_immediate_to_idex))
			((immediateout)(idex_immediate_to_alusrcmuxb))
			((pcout)(idex_pcout_to_alu))
			((readdata1out)(idex_rs1_to_forwardingmuxa))
			((readdata2out)(idex_rs2_to_forwardingmuxb))
			((MemtoRegin)(controlunit_memtoreg_to_idex))
			((RegWritein)(controlunit_regwrite_to_idex))
			((MemReadin)(controlunit_memread_to_idex))
			((MemWritein)(controlunit_memwrite_to_idex))
			((Branchin)(controlunit_branch_to_idex))
			((ALUSrcin)(controlunit_alusource_to_idex))
			((ALUOpin)(contolunit_aluop_to_idex))
			((MemtoRegout)(idex_memtoreg_to_exmem))
			((RegWriteout)(idex_regwrite_to_exmem))
			((MemReadout)(idex_memread_to_exmem))
			((MemWriteout)(idex_memwrite_to_exmem))
			((Branchout)(idex_branch_to_exmem))
			((ALUSrc)(idex_alusrcb_to_alusrcmuxb))
			((ALUOp)(idex_aluop_to_alucontrol))
			((rs1in)(ifid_rs1_to_register))
			((rs2in)(ifid_rs2_to_register))
			((rdin)(ifid_rd_to_idex))
			((rs1out)(idex_rs1_to_forwardingunit))
			((rs2out)(idex_rs2_to_forwardingunit))
			((rdout)(idex_rd_to_exmem))
		)
	)
	(_inst ALU_CONTROL_INST 0 596(_ent . alucontrol)
		(_port
			((instruction)(idex_instruction_to_alucontrol))
			((aluop)(idex_aluop_to_alucontrol))
			((aluoperation)(alucontrol_aluop_to_alu))
		)
	)
	(_inst ALU_INST 0 607(_ent . ALU)
		(_port
			((input_0)(forwardingmuxa_rs1_to_alu))
			((input_1)(alusrcmuxB_rs2_to_alu))
			((pc)(idex_pcout_to_alu))
			((operation)(alucontrol_aluop_to_alu))
			((ALU_output)(alu_result_to_exmem))
			((zero_flag)(alu_zeroresult_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
		)
	)
	(_inst FORWARDING_MUX_A_INST 0 622(_ent . forwardingMuxA)
		(_port
			((rs1)(idex_rs1_to_forwardingmuxa))
			((forwardedrs1exmem)(exmem_result_to_datamem))
			((forwardedrs1memwb)(writebackmux_writedata_to_registers))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((MuxOutput)(forwardingmuxA_rs1_to_ALU))
		)
	)
	(_inst FORWARDING_MUX_B_INST 0 634(_ent . forwardingMuxB)
		(_port
			((rs2)(idex_rs2_to_forwardingmuxb))
			((forwardedrs2exmem)(exmem_result_to_datamem))
			((forwardedrs2memwb)(writebackmux_writedata_to_registers))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
			((MuxOutput)(forwardingmuxB_rs2_to_alusrcmuxB))
		)
	)
	(_inst ALU_SRC_MUX_B_INST 0 647(_ent . ALUSrcMuxB)
		(_port
			((ReadRegister2)(forwardingmuxb_rs2_to_alusrcmuxb))
			((ReadImmediate)(idex_immediate_to_alusrcmuxb))
			((ALUSrcBControl)(idex_alusrcb_to_alusrcmuxb))
			((MuxOutput)(alusrcmuxB_rs2_to_alu))
		)
	)
	(_inst EXMEM_INST 0 659(_ent . exmem)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((aluzeroin)(alu_zeroresult_to_exmem))
			((aluresultin)(alu_result_to_exmem))
			((readdata2in)(forwardingmuxB_rs2_to_alusrcmuxB))
			((aluzeroout)(exmem_zero_to_branchand))
			((aluresultout)(exmem_result_to_datamem))
			((readdata2out)(exmem_src2_to_datamem))
			((MemtoRegin)(idex_memtoreg_to_exmem))
			((RegWritein)(idex_regwrite_to_exmem))
			((MemReadin)(idex_memread_to_exmem))
			((MemWritein)(idex_memwrite_to_exmem))
			((Branchin)(idex_branch_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
			((MemtoRegout)(exmem_memtoreg_to_memwb))
			((RegWriteout)(exmem_regwrite_to_memwb))
			((MemRead)(exmem_memread_to_datamem))
			((MemWrite)(exmem_memwrite_to_datamem))
			((Branch)(exmem_branch_to_branchand))
			((rdin)(idex_rd_to_exmem))
			((rdout)(exmem_rd_to_memwb))
		)
	)
	(_inst FORWARDING_UNIT_INST 0 700(_ent . ForwardingUnit)
		(_port
			((exmemregwritecntrl)(exmem_regwrite_to_memwb))
			((memwbregwritecntrl)(memwb_regwrite_to_registers))
			((exmemrd)(exmem_rd_to_memwb))
			((memwbrd)(memwb_rd_to_out))
			((idexrs1)(idex_rs1_to_forwardingunit))
			((idexrs2)(idex_rs2_to_forwardingunit))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
		)
	)
	(_inst DATA_MEMORY_INST 0 722(_ent . data_memory)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((memwrite)(exmem_memwrite_to_datamem))
			((memread)(exmem_memread_to_datamem))
			((address)(exmem_result_to_datamem))
			((writedata)(exmem_src2_to_datamem))
			((readdata)(datamem_readdata_to_memwb))
		)
	)
	(_inst BRANCH_AND_INST 0 740(_ent . BranchAND)
		(_port
			((ALUZero)(exmem_zero_to_branchand))
			((ControlBranch)(exmem_branch_to_branchand))
			((BranchResponse)(branchand_jumpbranchselect_to_pc_mux))
		)
	)
	(_inst MEMWB_INST 0 760(_ent . memwb)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((readdata2in)(datamem_readdata_to_memwb))
			((aluresultin)(exmem_result_to_datamem))
			((readdata2out)(memwb_readdata_to_writebackmux))
			((aluresultout)(memwb_aluresult_to_writebackmux))
			((MemtoRegin)(exmem_memtoreg_to_memwb))
			((RegWritein)(exmem_regwrite_to_memwb))
			((MemtoReg)(memwb_memtoreg_to_wbmux))
			((RegWrite)(memwb_regwrite_to_registers))
			((rdin)(exmem_rd_to_memwb))
			((rdout)(memwb_rd_to_out))
			((branchregwritecancel)(branchand_regwritecancel_to_exmem))
		)
	)
	(_inst WRITEBACK_MUX_INST 0 787(_ent . writebackmux)
		(_port
			((memtoregcontrol)(memwb_memtoreg_to_wbmux))
			((read_data)(memwb_readdata_to_writebackmux))
			((aluresult)(memwb_aluresult_to_writebackmux))
			((writebackdata)(writebackmux_writedata_to_registers))
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int mem_select 0 0 33(_arch(_uni))))
		(_sig(_int rw_enable -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int IM_debug_instruction 1 0 44(_arch(_uni))))
		(_sig(_int RF_debug_data_out 1 0 45(_arch(_uni))))
		(_sig(_int DM_debug_data_out 1 0 46(_arch(_uni))))
		(_sig(_int IM_debug_we -1 0 49(_arch(_uni))))
		(_sig(_int RF_debug_read_enable -1 0 50(_arch(_uni))))
		(_sig(_int DM_debug_read_enable -1 0 51(_arch(_uni))))
		(_sig(_int rf_data_out 1 0 56(_arch(_uni))))
		(_sig(_int dm_data_out 1 0 57(_arch(_uni))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 72(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 2 0 74(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 2 0 75(_arch(_uni))))
		(_sig(_int controlunit_branch_to_idex -1 0 76(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 77(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 2 0 81(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 2 0 84(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 85(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 2 0 90(_arch(_uni))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 95(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 2 0 96(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 97(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 99(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_register 3 0 99(_arch(_uni))))
		(_sig(_int ifid_rs2_to_register 3 0 100(_arch(_uni))))
		(_sig(_int ifid_rd_to_idex 3 0 101(_arch(_uni))))
		(_sig(_int ifid_instruction_to_OUT 1 0 102(_arch(_uni))))
		(_sig(_int ifid_pcout_to_OUT 2 0 103(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 112(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 116(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 2 0 117(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 122(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 125(_arch(_uni))))
		(_sig(_int ifid_rs1_to_registers 3 0 126(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 3 0 127(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 3 0 128(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 1 0 129(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 1 0 130(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 1 0 131(_arch(_uni))))
		(_sig(_int hazardunit_controldisable_to_controlunit -1 0 134(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 1 0 135(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmux_to_controlunit -1 0 136(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 1 0 137(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 1 0 138(_arch(_uni))))
		(_sig(_int controlunit_memtoreg_to_idex -1 0 139(_arch(_uni))))
		(_sig(_int controlunit_regwrite_to_idex -1 0 140(_arch(_uni))))
		(_sig(_int controlunit_memread_to_idex -1 0 141(_arch(_uni))))
		(_sig(_int controlunit_memwrite_to_idex -1 0 142(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 143(_arch(_uni))))
		(_sig(_int controlunit_alusource_to_idex -1 0 144(_arch(_uni))))
		(_sig(_int contolunit_aluop_to_idex 0 0 145(_arch(_uni))))
		(_sig(_int controlunit_ifflush_to_ifid -1 0 146(_arch(_uni))))
		(_sig(_int idex_memread_to_hazardunit -1 0 152(_arch(_uni))))
		(_sig(_int idex_rd_to_hazardunit 3 0 154(_arch(_uni))))
		(_sig(_int idex_instruction_to_hazardunit 1 0 155(_arch(_uni))))
		(_sig(_int hazardunit_controlsigmux_to_controlunit -1 0 156(_arch(_uni))))
		(_sig(_int hazardunit_write_to_ifid -1 0 158(_arch(_uni))))
		(_sig(_int READDATA1_TO_IDEX 1 0 165(_arch(_uni))))
		(_sig(_int READDATA2_TO_IDEX 1 0 166(_arch(_uni))))
		(_sig(_int IMMEDIATE_TO_IDEX 1 0 167(_arch(_uni))))
		(_sig(_int MAKETHISSIGNALIMMEDIATE_FROM_IDEX 1 0 168(_arch(_uni))))
		(_sig(_int READDATA1_FROM_IDEX 1 0 170(_arch(_uni))))
		(_sig(_int READDATA2_FROM_IDEX 1 0 171(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_IDEX -1 0 174(_arch(_uni))))
		(_sig(_int REGWRITE_TO_IDEX -1 0 175(_arch(_uni))))
		(_sig(_int idex_memtoreg_to_exmem -1 0 176(_arch(_uni))))
		(_sig(_int idex_regwrite_to_exmem -1 0 177(_arch(_uni))))
		(_sig(_int MEMREAD_TO_IDEX -1 0 180(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_IDEX -1 0 181(_arch(_uni))))
		(_sig(_int BRANCH_TO_IDEX -1 0 182(_arch(_uni))))
		(_sig(_int idex_memread_to_exmem -1 0 183(_arch(_uni))))
		(_sig(_int idex_memwrite_to_exmem -1 0 184(_arch(_uni))))
		(_sig(_int idex_branch_to_exmem -1 0 185(_arch(_uni))))
		(_sig(_int ALUSRC_TO_IDEX -1 0 188(_arch(_uni))))
		(_sig(_int ALUOP_TO_IDEX 0 0 189(_arch(_uni))))
		(_sig(_int idex_alusrcb_to_alusrcmuxb -1 0 190(_arch(_uni))))
		(_sig(_int ALUOP_FROM_IDEX 0 0 191(_arch(_uni))))
		(_sig(_int RS1_TO_IDEX 3 0 194(_arch(_uni))))
		(_sig(_int RS2_TO_IDEX 3 0 195(_arch(_uni))))
		(_sig(_int RD_TO_IDEX 3 0 196(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingunit 3 0 197(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingunit 3 0 198(_arch(_uni))))
		(_sig(_int idex_rd_to_exmem 3 0 199(_arch(_uni))))
		(_sig(_int idex_instruction_to_alucontrol 1 0 209(_arch(_uni))))
		(_sig(_int idex_aluop_to_alucontrol 0 0 210(_arch(_uni))))
		(_sig(_int alucontrol_aluop_to_alu 3 0 211(_arch(_uni))))
		(_sig(_int idex_pcout_to_alu 2 0 224(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingmuxa 1 0 229(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxa 1 0 230(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxa 1 0 231(_arch(_uni))))
		(_sig(_int forwardingunit_Amuxcntrl_to_forrwardingmuxA 0 0 232(_arch(_uni))))
		(_sig(_int forwardingmuxA_rs1_to_ALU 1 0 233(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingmuxb 1 0 238(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxb 1 0 239(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxb 1 0 240(_arch(_uni))))
		(_sig(_int forwardingunit_Bmuxcntrl_to_forrwardingmuxB 0 0 241(_arch(_uni))))
		(_sig(_int forwardingmuxb_rs2_to_alusrcmuxb 1 0 248(_arch(_uni))))
		(_sig(_int idex_immediate_to_alusrcmuxb 1 0 249(_arch(_uni))))
		(_sig(_int ALU_SRC_B_CONTROL -1 0 250(_arch(_uni))))
		(_sig(_int alusrcmuxB_rs2_to_alu 1 0 251(_arch(_uni))))
		(_sig(_int PC_PLUS_IMM_TO_EXMEM 2 0 259(_arch(_uni))))
		(_sig(_int alu_zeroresult_to_exmem -1 0 260(_arch(_uni))))
		(_sig(_int alu_JALorBRANCH_to_exmem -1 0 261(_arch(_uni))))
		(_sig(_int alu_result_to_exmem 1 0 262(_arch(_uni))))
		(_sig(_int alusrcmuxb_source2_to_exmem 1 0 263(_arch(_uni))))
		(_sig(_int BRANCH_JUMP_ADDR_FROM_EXMEM 2 0 264(_arch(_uni))))
		(_sig(_int exmem_zero_to_branchand -1 0 265(_arch(_uni))))
		(_sig(_int exmem_result_to_datamem 1 0 266(_arch(_uni))))
		(_sig(_int exmem_src2_to_datamem 1 0 267(_arch(_uni))))
		(_sig(_int exmem_memtoreg_to_memwb -1 0 273(_arch(_uni))))
		(_sig(_int exmem_regwrite_to_memwb -1 0 274(_arch(_uni))))
		(_sig(_int exmem_memread_to_datamem -1 0 280(_arch(_uni))))
		(_sig(_int exmem_memwrite_to_datamem -1 0 281(_arch(_uni))))
		(_sig(_int exmem_branch_to_branchand -1 0 282(_arch(_uni))))
		(_sig(_int exmem_rd_to_memwb 3 0 286(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_DATA_MEMORY -1 0 303(_arch(_uni))))
		(_sig(_int MEMREAD_TO_DATA_MEMORY -1 0 304(_arch(_uni))))
		(_sig(_int ADDRESS_TO_DATA_MEMORY 1 0 305(_arch(_uni))))
		(_sig(_int WRITEDATA_TO_DATA_MEMORY 1 0 306(_arch(_uni))))
		(_sig(_int datamem_readdata_to_memwb 1 0 307(_arch(_uni))))
		(_sig(_int READDATA2_TO_MEMWB 1 0 323(_arch(_uni))))
		(_sig(_int ALURESULT_TO_MEMWB 1 0 324(_arch(_uni))))
		(_sig(_int memwb_readdata_to_writebackmux 1 0 325(_arch(_uni))))
		(_sig(_int memwb_aluresult_to_writebackmux 1 0 326(_arch(_uni))))
		(_sig(_int branchand_regwritecancel_to_exmem -1 0 327(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_MEMWB -1 0 333(_arch(_uni))))
		(_sig(_int REGWRITE_TO_MEMWB -1 0 334(_arch(_uni))))
		(_sig(_int memwb_memtoreg_to_wbmux -1 0 335(_arch(_uni))))
		(_sig(_int REGWRITE_FROM_MEMWB -1 0 336(_arch(_uni))))
		(_sig(_int RD_TO_MEMWB 3 0 339(_arch(_uni))))
		(_sig(_int memwb_rd_to_out 3 0 340(_arch(_uni))))
		(_prcs
			(line__400(_arch 0 0 400(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(23))(_sens(21)))))
			(line__401(_arch 1 0 401(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(18))(_sens(21)))))
			(line__437(_arch 2 0 437(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(33))(_sens(30)))))
			(line__444(_arch 3 0 444(_assignment(_alias((ifid_instruction_to_immediategen)(ifid_instruction_to_OUT)))(_trgt(31))(_sens(29)))))
			(line__457(_arch 4 0 457(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(33))(_sens(30)))))
			(line__489(_arch 5 0 489(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(45))(_sens(40)))))
			(line__490(_arch 6 0 490(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(46))(_sens(41)))))
			(line__655(_arch 7 0 655(_assignment(_alias((alusrcmuxb_source2_to_exmem)(alusrcmuxB_rs2_to_alu)))(_trgt(107))(_sens(102)))))
			(line__748(_arch 8 0 748(_assignment(_alias((branchand_regwritecancel_to_exmem)(branchand_jumpbranchselect_to_pc_mux)))(_simpleassign BUF)(_trgt(127))(_sens(12)))))
			(line__800(_arch 9 0 800(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 10 -1)
)
V 000049 55 1192          1739232881154 behavior
(_unit VHDL(ricsvcore 0 10(behavior 0 39))
	(_version vf5)
	(_time 1739232881155 2025.02.10 19:14:41)
	(_source(\../src/riscvcore_zynq.vhd\))
	(_parameters tan)
	(_code 025005040955551505021458500454050004070500)
	(_ent
		(_time 1739232811880)
	)
	(_comp
		(internal_connections
			(_object
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int resetbar -1 0 44(_ent (_in))))
			)
		)
	)
	(_inst internal_connections_inst 0 63(_comp internal_connections)
		(_port
			((clock)(clock))
			((resetbar)(resetbar))
		)
		(_use(_ent . internal_connections)
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_sig(_int mem_debug -2 0 57(_arch(_uni))))
		(_sig(_int reg_debug -3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_debug 0 0 59(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.mem_array(1 mem_array)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 949           1739232918594 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232918595 2025.02.10 19:15:18)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code 4f4e4e4d4f191958491a5e141c494b4946491a4948)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2489          1739232918653 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232918654 2025.02.10 19:15:18)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code 7e7f2d7f2e297e697c2d6c247b787b782a7979787c)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 1165          1739232918698 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232918699 2025.02.10 19:15:18)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code adadaafbfbfaafbba8aabff7fdabf9a8fbabaeabfb)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 765           1739232918721 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232918722 2025.02.10 19:15:18)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code cccccc989d9b91dbc89cd9969fcacdcacfca9eca98)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1739232918732 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232918733 2025.02.10 19:15:18)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code cccccb999c98ceda99ccd99795cbcccacfc99aca98)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1739232918755 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232918756 2025.02.10 19:15:18)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code ececebbfbcbbb1fab9eea8b6bceae8eae8eae9ebee)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000044 55 780           1739232918780 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232918781 2025.02.10 19:15:18)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code fbfbfcabaaa9abedfaabefa1aefdfefcf9fcfbfdf8)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2698          1739232918792 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232918793 2025.02.10 19:15:18)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 0b0a0a0d5f5c561d0b0d12515c0d020d0f0d020d0d)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1527          1739232918807 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232918808 2025.02.10 19:15:18)
	(_source(\../src/INSTRUCTION_MEMORY_AXI.vhd\))
	(_parameters tan)
	(_code 1a1b1b1d1e4c4d0d1c4c08414e1c191d1e1c131c4c)
	(_ent
		(_time 1739232576807)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 19(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 20(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 31(_prcs 0)))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(3)))))
		)
		(_subprogram
			(_int is_valid_address 1 0 23(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1224          1739232918828 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232918829 2025.02.10 19:15:18)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 3a3b3b3f3f6d3a2c3e3f2f603e3c333c6e3c6e3c3d)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1671          1739232918858 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232918859 2025.02.10 19:15:18)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 4948494b411f4c5f4a1b5b131c4c1f4e4c4f1c4f40)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5540          1739232918879 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232918880 2025.02.10 19:15:18)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 69686869643e387e693970333c6f6c6e616f606f6d)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
I 000051 55 949           1739232918918 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232918919 2025.02.10 19:15:18)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code 88898686d6dede9f8edd99d3db8e8c8e818edd8e8f)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1739232918932 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232918933 2025.02.10 19:15:18)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 97969d9992c0c281c39084cdce919691c291939195)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3866          1739232918949 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232918950 2025.02.10 19:15:18)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code a7a6aaf1a8f0a7b1aaa3e3fdf3a0afa1f3a1a2a1f3)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1141          1739232918979 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232918980 2025.02.10 19:15:18)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code c6c7c893969090d1c2c4d79d95c0c2c0cfc093c0c1)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3690          1739232918993 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232918994 2025.02.10 19:15:18)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code d6d7dd848681d7c186d8c48cd1d085d1d3d083d0df)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1397          1739232919029 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232919030 2025.02.10 19:15:19)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code f5f4fca5a3a3a4e3fef0b3aff1f2f1f2f7f3a3f3a6)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1739232919053 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232919054 2025.02.10 19:15:19)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 14151c13434245031615064e4612401311131c1216)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2765          1739232919066 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232919067 2025.02.10 19:15:19)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 24252c20737275322020677f702225227723212225)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 10889         1739232919100 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 0 23))
	(_version vf5)
	(_time 1739232919101 2025.02.10 19:15:19)
	(_source(\../src/DATA_MEM_AXI.vhd\))
	(_parameters tan)
	(_code 43424e414115135541400519464546451745154441)
	(_ent
		(_time 1739232632250)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 0 24(_array 1((_to i 0 i 127)))))
		(_sig(_int mem 2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(7))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__46(_arch 1 0 46(_assignment(_trgt(6))(_sens(7)(3)(4))(_mon))))
		)
		(_subprogram
			(_int is_valid_address 2 0 27(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3905          1739232919128 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 24))
	(_version vf5)
	(_time 1739232919129 2025.02.10 19:15:19)
	(_source(\../src/REGISTER_AXI.vhd\))
	(_parameters tan)
	(_code 636368636534307566647a39616566646165666564)
	(_ent
		(_time 1739232599441)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_sig(_int registers -2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(1)(4)(5))(_mon)(_read(8)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__43(_arch 2 0 43(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 19702         1739232919152 behavioral
(_unit VHDL(internal_connections 0 10(behavioral 0 29))
	(_version vf5)
	(_time 1739232919153 2025.02.10 19:15:19)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 72737273252422647776727d3728227421772474717424)
	(_ent
		(_time 1739232538054)
	)
	(_inst pc_mux_inst 0 367(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 378(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 387(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 405(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((reset)(resetbar))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 417(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifflush_to_ifid))
			((branch_taken)(branchand_jumpbranchselect_to_pc_mux))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(ifid_instruction_to_OUT))
			((ifidpcout)(ifid_pcout_to_OUT))
			((rs1_out)(ifid_rs1_to_register))
			((rs2_out)(ifid_rs2_to_register))
			((rd_out)(ifid_rd_to_idex))
		)
	)
	(_inst imm_gen_inst 0 446(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 459(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 469(_ent . regfile)
		(_port
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_register))
			((readregister2)(ifid_rs2_to_register))
			((writeregisteraddress)(memwb_rd_to_out))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
		)
	)
	(_inst CONTROLUNIT_INST 0 494(_ent . ControlUnit)
		(_port
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_cntrlsigmux_to_controlunit))
			((rs1_data)(registers_reg1out_to_controlunit))
			((rs2_data)(registers_reg2out_to_controlunit))
			((exmem_rd)(exmem_rd_to_memwb))
			((exmem_regdata)(exmem_result_to_datamem))
			((memwb_rd)(memwb_rd_to_out))
			((memwb_regdata)(writebackmux_writedata_to_registers))
			((MemtoReg)(controlunit_memtoreg_to_idex))
			((RegWrite)(controlunit_regwrite_to_idex))
			((MemRead)(controlunit_memread_to_idex))
			((MemWrite)(controlunit_memwrite_to_idex))
			((Branch)(controlunit_branch_to_idex))
			((ALUSrc)(controlunit_alusource_to_idex))
			((ALUOp)(contolunit_aluop_to_idex))
			((if_flush)(controlunit_ifflush_to_ifid))
			((early_branch)(controlunit_earlybranch_to_pcmux))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst HAZARD_UNIT_INST 0 524(_ent . hazard_unit)
		(_port
			((idexmemread)(idex_memread_to_exmem))
			((idexrd)(idex_rd_to_exmem))
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_controlsigmux_to_controlunit))
			((pcwriteenable)(hazardunit_pcwrite_to_pc))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst IDEX_INST 0 537(_ent . idex)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((pcin)(ifid_pcout_to_pcimmadder))
			((instructionin)(ifid_instruction_to_OUT))
			((instructionout)(idex_instruction_to_alucontrol))
			((readdata1in)(registers_reg1out_to_idex))
			((readdata2in)(registers_reg2out_to_idex))
			((immediatein)(immediategen_immediate_to_idex))
			((immediateout)(idex_immediate_to_alusrcmuxb))
			((pcout)(idex_pcout_to_alu))
			((readdata1out)(idex_rs1_to_forwardingmuxa))
			((readdata2out)(idex_rs2_to_forwardingmuxb))
			((MemtoRegin)(controlunit_memtoreg_to_idex))
			((RegWritein)(controlunit_regwrite_to_idex))
			((MemReadin)(controlunit_memread_to_idex))
			((MemWritein)(controlunit_memwrite_to_idex))
			((Branchin)(controlunit_branch_to_idex))
			((ALUSrcin)(controlunit_alusource_to_idex))
			((ALUOpin)(contolunit_aluop_to_idex))
			((MemtoRegout)(idex_memtoreg_to_exmem))
			((RegWriteout)(idex_regwrite_to_exmem))
			((MemReadout)(idex_memread_to_exmem))
			((MemWriteout)(idex_memwrite_to_exmem))
			((Branchout)(idex_branch_to_exmem))
			((ALUSrc)(idex_alusrcb_to_alusrcmuxb))
			((ALUOp)(idex_aluop_to_alucontrol))
			((rs1in)(ifid_rs1_to_register))
			((rs2in)(ifid_rs2_to_register))
			((rdin)(ifid_rd_to_idex))
			((rs1out)(idex_rs1_to_forwardingunit))
			((rs2out)(idex_rs2_to_forwardingunit))
			((rdout)(idex_rd_to_exmem))
		)
	)
	(_inst ALU_CONTROL_INST 0 596(_ent . alucontrol)
		(_port
			((instruction)(idex_instruction_to_alucontrol))
			((aluop)(idex_aluop_to_alucontrol))
			((aluoperation)(alucontrol_aluop_to_alu))
		)
	)
	(_inst ALU_INST 0 607(_ent . ALU)
		(_port
			((input_0)(forwardingmuxa_rs1_to_alu))
			((input_1)(alusrcmuxB_rs2_to_alu))
			((pc)(idex_pcout_to_alu))
			((operation)(alucontrol_aluop_to_alu))
			((ALU_output)(alu_result_to_exmem))
			((zero_flag)(alu_zeroresult_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
		)
	)
	(_inst FORWARDING_MUX_A_INST 0 622(_ent . forwardingMuxA)
		(_port
			((rs1)(idex_rs1_to_forwardingmuxa))
			((forwardedrs1exmem)(exmem_result_to_datamem))
			((forwardedrs1memwb)(writebackmux_writedata_to_registers))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((MuxOutput)(forwardingmuxA_rs1_to_ALU))
		)
	)
	(_inst FORWARDING_MUX_B_INST 0 634(_ent . forwardingMuxB)
		(_port
			((rs2)(idex_rs2_to_forwardingmuxb))
			((forwardedrs2exmem)(exmem_result_to_datamem))
			((forwardedrs2memwb)(writebackmux_writedata_to_registers))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
			((MuxOutput)(forwardingmuxB_rs2_to_alusrcmuxB))
		)
	)
	(_inst ALU_SRC_MUX_B_INST 0 647(_ent . ALUSrcMuxB)
		(_port
			((ReadRegister2)(forwardingmuxb_rs2_to_alusrcmuxb))
			((ReadImmediate)(idex_immediate_to_alusrcmuxb))
			((ALUSrcBControl)(idex_alusrcb_to_alusrcmuxb))
			((MuxOutput)(alusrcmuxB_rs2_to_alu))
		)
	)
	(_inst EXMEM_INST 0 659(_ent . exmem)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((aluzeroin)(alu_zeroresult_to_exmem))
			((aluresultin)(alu_result_to_exmem))
			((readdata2in)(forwardingmuxB_rs2_to_alusrcmuxB))
			((aluzeroout)(exmem_zero_to_branchand))
			((aluresultout)(exmem_result_to_datamem))
			((readdata2out)(exmem_src2_to_datamem))
			((MemtoRegin)(idex_memtoreg_to_exmem))
			((RegWritein)(idex_regwrite_to_exmem))
			((MemReadin)(idex_memread_to_exmem))
			((MemWritein)(idex_memwrite_to_exmem))
			((Branchin)(idex_branch_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
			((MemtoRegout)(exmem_memtoreg_to_memwb))
			((RegWriteout)(exmem_regwrite_to_memwb))
			((MemRead)(exmem_memread_to_datamem))
			((MemWrite)(exmem_memwrite_to_datamem))
			((Branch)(exmem_branch_to_branchand))
			((rdin)(idex_rd_to_exmem))
			((rdout)(exmem_rd_to_memwb))
		)
	)
	(_inst FORWARDING_UNIT_INST 0 700(_ent . ForwardingUnit)
		(_port
			((exmemregwritecntrl)(exmem_regwrite_to_memwb))
			((memwbregwritecntrl)(memwb_regwrite_to_registers))
			((exmemrd)(exmem_rd_to_memwb))
			((memwbrd)(memwb_rd_to_out))
			((idexrs1)(idex_rs1_to_forwardingunit))
			((idexrs2)(idex_rs2_to_forwardingunit))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
		)
	)
	(_inst DATA_MEMORY_INST 0 722(_ent . data_memory)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((memwrite)(exmem_memwrite_to_datamem))
			((memread)(exmem_memread_to_datamem))
			((address)(exmem_result_to_datamem))
			((writedata)(exmem_src2_to_datamem))
			((readdata)(datamem_readdata_to_memwb))
		)
	)
	(_inst BRANCH_AND_INST 0 740(_ent . BranchAND)
		(_port
			((ALUZero)(exmem_zero_to_branchand))
			((ControlBranch)(exmem_branch_to_branchand))
			((BranchResponse)(branchand_jumpbranchselect_to_pc_mux))
		)
	)
	(_inst MEMWB_INST 0 760(_ent . memwb)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((readdata2in)(datamem_readdata_to_memwb))
			((aluresultin)(exmem_result_to_datamem))
			((readdata2out)(memwb_readdata_to_writebackmux))
			((aluresultout)(memwb_aluresult_to_writebackmux))
			((MemtoRegin)(exmem_memtoreg_to_memwb))
			((RegWritein)(exmem_regwrite_to_memwb))
			((MemtoReg)(memwb_memtoreg_to_wbmux))
			((RegWrite)(memwb_regwrite_to_registers))
			((rdin)(exmem_rd_to_memwb))
			((rdout)(memwb_rd_to_out))
			((branchregwritecancel)(branchand_regwritecancel_to_exmem))
		)
	)
	(_inst WRITEBACK_MUX_INST 0 787(_ent . writebackmux)
		(_port
			((memtoregcontrol)(memwb_memtoreg_to_wbmux))
			((read_data)(memwb_readdata_to_writebackmux))
			((aluresult)(memwb_aluresult_to_writebackmux))
			((writebackdata)(writebackmux_writedata_to_registers))
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int mem_select 0 0 33(_arch(_uni))))
		(_sig(_int rw_enable -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int IM_debug_instruction 1 0 44(_arch(_uni))))
		(_sig(_int RF_debug_data_out 1 0 45(_arch(_uni))))
		(_sig(_int DM_debug_data_out 1 0 46(_arch(_uni))))
		(_sig(_int IM_debug_we -1 0 49(_arch(_uni))))
		(_sig(_int RF_debug_read_enable -1 0 50(_arch(_uni))))
		(_sig(_int DM_debug_read_enable -1 0 51(_arch(_uni))))
		(_sig(_int rf_data_out 1 0 56(_arch(_uni))))
		(_sig(_int dm_data_out 1 0 57(_arch(_uni))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 72(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 2 0 74(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 2 0 75(_arch(_uni))))
		(_sig(_int controlunit_branch_to_idex -1 0 76(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 77(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 2 0 81(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 2 0 84(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 85(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 2 0 90(_arch(_uni))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 95(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 2 0 96(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 97(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 99(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_register 3 0 99(_arch(_uni))))
		(_sig(_int ifid_rs2_to_register 3 0 100(_arch(_uni))))
		(_sig(_int ifid_rd_to_idex 3 0 101(_arch(_uni))))
		(_sig(_int ifid_instruction_to_OUT 1 0 102(_arch(_uni))))
		(_sig(_int ifid_pcout_to_OUT 2 0 103(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 112(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 116(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 2 0 117(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 122(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 125(_arch(_uni))))
		(_sig(_int ifid_rs1_to_registers 3 0 126(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 3 0 127(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 3 0 128(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 1 0 129(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 1 0 130(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 1 0 131(_arch(_uni))))
		(_sig(_int hazardunit_controldisable_to_controlunit -1 0 134(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 1 0 135(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmux_to_controlunit -1 0 136(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 1 0 137(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 1 0 138(_arch(_uni))))
		(_sig(_int controlunit_memtoreg_to_idex -1 0 139(_arch(_uni))))
		(_sig(_int controlunit_regwrite_to_idex -1 0 140(_arch(_uni))))
		(_sig(_int controlunit_memread_to_idex -1 0 141(_arch(_uni))))
		(_sig(_int controlunit_memwrite_to_idex -1 0 142(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 143(_arch(_uni))))
		(_sig(_int controlunit_alusource_to_idex -1 0 144(_arch(_uni))))
		(_sig(_int contolunit_aluop_to_idex 0 0 145(_arch(_uni))))
		(_sig(_int controlunit_ifflush_to_ifid -1 0 146(_arch(_uni))))
		(_sig(_int idex_memread_to_hazardunit -1 0 152(_arch(_uni))))
		(_sig(_int idex_rd_to_hazardunit 3 0 154(_arch(_uni))))
		(_sig(_int idex_instruction_to_hazardunit 1 0 155(_arch(_uni))))
		(_sig(_int hazardunit_controlsigmux_to_controlunit -1 0 156(_arch(_uni))))
		(_sig(_int hazardunit_write_to_ifid -1 0 158(_arch(_uni))))
		(_sig(_int READDATA1_TO_IDEX 1 0 165(_arch(_uni))))
		(_sig(_int READDATA2_TO_IDEX 1 0 166(_arch(_uni))))
		(_sig(_int IMMEDIATE_TO_IDEX 1 0 167(_arch(_uni))))
		(_sig(_int MAKETHISSIGNALIMMEDIATE_FROM_IDEX 1 0 168(_arch(_uni))))
		(_sig(_int READDATA1_FROM_IDEX 1 0 170(_arch(_uni))))
		(_sig(_int READDATA2_FROM_IDEX 1 0 171(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_IDEX -1 0 174(_arch(_uni))))
		(_sig(_int REGWRITE_TO_IDEX -1 0 175(_arch(_uni))))
		(_sig(_int idex_memtoreg_to_exmem -1 0 176(_arch(_uni))))
		(_sig(_int idex_regwrite_to_exmem -1 0 177(_arch(_uni))))
		(_sig(_int MEMREAD_TO_IDEX -1 0 180(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_IDEX -1 0 181(_arch(_uni))))
		(_sig(_int BRANCH_TO_IDEX -1 0 182(_arch(_uni))))
		(_sig(_int idex_memread_to_exmem -1 0 183(_arch(_uni))))
		(_sig(_int idex_memwrite_to_exmem -1 0 184(_arch(_uni))))
		(_sig(_int idex_branch_to_exmem -1 0 185(_arch(_uni))))
		(_sig(_int ALUSRC_TO_IDEX -1 0 188(_arch(_uni))))
		(_sig(_int ALUOP_TO_IDEX 0 0 189(_arch(_uni))))
		(_sig(_int idex_alusrcb_to_alusrcmuxb -1 0 190(_arch(_uni))))
		(_sig(_int ALUOP_FROM_IDEX 0 0 191(_arch(_uni))))
		(_sig(_int RS1_TO_IDEX 3 0 194(_arch(_uni))))
		(_sig(_int RS2_TO_IDEX 3 0 195(_arch(_uni))))
		(_sig(_int RD_TO_IDEX 3 0 196(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingunit 3 0 197(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingunit 3 0 198(_arch(_uni))))
		(_sig(_int idex_rd_to_exmem 3 0 199(_arch(_uni))))
		(_sig(_int idex_instruction_to_alucontrol 1 0 209(_arch(_uni))))
		(_sig(_int idex_aluop_to_alucontrol 0 0 210(_arch(_uni))))
		(_sig(_int alucontrol_aluop_to_alu 3 0 211(_arch(_uni))))
		(_sig(_int idex_pcout_to_alu 2 0 224(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingmuxa 1 0 229(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxa 1 0 230(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxa 1 0 231(_arch(_uni))))
		(_sig(_int forwardingunit_Amuxcntrl_to_forrwardingmuxA 0 0 232(_arch(_uni))))
		(_sig(_int forwardingmuxA_rs1_to_ALU 1 0 233(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingmuxb 1 0 238(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxb 1 0 239(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxb 1 0 240(_arch(_uni))))
		(_sig(_int forwardingunit_Bmuxcntrl_to_forrwardingmuxB 0 0 241(_arch(_uni))))
		(_sig(_int forwardingmuxb_rs2_to_alusrcmuxb 1 0 248(_arch(_uni))))
		(_sig(_int idex_immediate_to_alusrcmuxb 1 0 249(_arch(_uni))))
		(_sig(_int ALU_SRC_B_CONTROL -1 0 250(_arch(_uni))))
		(_sig(_int alusrcmuxB_rs2_to_alu 1 0 251(_arch(_uni))))
		(_sig(_int PC_PLUS_IMM_TO_EXMEM 2 0 259(_arch(_uni))))
		(_sig(_int alu_zeroresult_to_exmem -1 0 260(_arch(_uni))))
		(_sig(_int alu_JALorBRANCH_to_exmem -1 0 261(_arch(_uni))))
		(_sig(_int alu_result_to_exmem 1 0 262(_arch(_uni))))
		(_sig(_int alusrcmuxb_source2_to_exmem 1 0 263(_arch(_uni))))
		(_sig(_int BRANCH_JUMP_ADDR_FROM_EXMEM 2 0 264(_arch(_uni))))
		(_sig(_int exmem_zero_to_branchand -1 0 265(_arch(_uni))))
		(_sig(_int exmem_result_to_datamem 1 0 266(_arch(_uni))))
		(_sig(_int exmem_src2_to_datamem 1 0 267(_arch(_uni))))
		(_sig(_int exmem_memtoreg_to_memwb -1 0 273(_arch(_uni))))
		(_sig(_int exmem_regwrite_to_memwb -1 0 274(_arch(_uni))))
		(_sig(_int exmem_memread_to_datamem -1 0 280(_arch(_uni))))
		(_sig(_int exmem_memwrite_to_datamem -1 0 281(_arch(_uni))))
		(_sig(_int exmem_branch_to_branchand -1 0 282(_arch(_uni))))
		(_sig(_int exmem_rd_to_memwb 3 0 286(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_DATA_MEMORY -1 0 303(_arch(_uni))))
		(_sig(_int MEMREAD_TO_DATA_MEMORY -1 0 304(_arch(_uni))))
		(_sig(_int ADDRESS_TO_DATA_MEMORY 1 0 305(_arch(_uni))))
		(_sig(_int WRITEDATA_TO_DATA_MEMORY 1 0 306(_arch(_uni))))
		(_sig(_int datamem_readdata_to_memwb 1 0 307(_arch(_uni))))
		(_sig(_int READDATA2_TO_MEMWB 1 0 323(_arch(_uni))))
		(_sig(_int ALURESULT_TO_MEMWB 1 0 324(_arch(_uni))))
		(_sig(_int memwb_readdata_to_writebackmux 1 0 325(_arch(_uni))))
		(_sig(_int memwb_aluresult_to_writebackmux 1 0 326(_arch(_uni))))
		(_sig(_int branchand_regwritecancel_to_exmem -1 0 327(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_MEMWB -1 0 333(_arch(_uni))))
		(_sig(_int REGWRITE_TO_MEMWB -1 0 334(_arch(_uni))))
		(_sig(_int memwb_memtoreg_to_wbmux -1 0 335(_arch(_uni))))
		(_sig(_int REGWRITE_FROM_MEMWB -1 0 336(_arch(_uni))))
		(_sig(_int RD_TO_MEMWB 3 0 339(_arch(_uni))))
		(_sig(_int memwb_rd_to_out 3 0 340(_arch(_uni))))
		(_prcs
			(line__400(_arch 0 0 400(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(23))(_sens(21)))))
			(line__401(_arch 1 0 401(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(18))(_sens(21)))))
			(line__437(_arch 2 0 437(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(33))(_sens(30)))))
			(line__444(_arch 3 0 444(_assignment(_alias((ifid_instruction_to_immediategen)(ifid_instruction_to_OUT)))(_trgt(31))(_sens(29)))))
			(line__457(_arch 4 0 457(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(33))(_sens(30)))))
			(line__489(_arch 5 0 489(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(45))(_sens(40)))))
			(line__490(_arch 6 0 490(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(46))(_sens(41)))))
			(line__655(_arch 7 0 655(_assignment(_alias((alusrcmuxb_source2_to_exmem)(alusrcmuxB_rs2_to_alu)))(_trgt(107))(_sens(102)))))
			(line__748(_arch 8 0 748(_assignment(_alias((branchand_regwritecancel_to_exmem)(branchand_jumpbranchselect_to_pc_mux)))(_simpleassign BUF)(_trgt(127))(_sens(12)))))
			(line__800(_arch 9 0 800(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 10 -1)
)
I 000049 55 1196          1739232919174 behavior
(_unit VHDL(riscvcorezynq 0 10(behavior 0 39))
	(_version vf5)
	(_time 1739232919175 2025.02.10 19:15:19)
	(_source(\../src/riscvcore_zynq.vhd\))
	(_parameters tan)
	(_code 91919a9e99c7c687969187cbc397c79693979496c0)
	(_ent
		(_time 1739232919172)
	)
	(_comp
		(internal_connections
			(_object
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int resetbar -1 0 44(_ent (_in))))
			)
		)
	)
	(_inst internal_connections_inst 0 63(_comp internal_connections)
		(_port
			((clock)(clock))
			((resetbar)(resetbar))
		)
		(_use(_ent . internal_connections)
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_sig(_int mem_debug -2 0 57(_arch(_uni))))
		(_sig(_int reg_debug -3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_debug 0 0 59(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.mem_array(1 mem_array)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
)
V 000051 55 949           1739232935580 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1739232935581 2025.02.10 19:15:35)
	(_source(\../src/forwardingmuxa.vhd\))
	(_parameters tan)
	(_code a8fca7fff6fefebfaefdb9f3fbaeacaea1aefdaeaf)
	(_ent
		(_time 1739231013270)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 2489          1739232935630 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 28))
	(_version vf5)
	(_time 1739232935631 2025.02.10 19:15:35)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code d7838a85d580d7c0d584c58dd2d1d2d183d0d0d1d5)
	(_ent
		(_time 1739231012564)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_port(_int branchregwritecancel -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 29(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 30(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 33(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 36(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(6)(7)(10)(12))(_dssslsensitivity 2))))
			(line__86(_arch 1 0 86(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(13)))))
			(line__87(_arch 2 0 87(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(14)))))
			(line__90(_arch 3 0 90(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(15)))))
			(line__91(_arch 4 0 91(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__94(_arch 5 0 94(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
V 000044 55 1165          1739232935670 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1739232935671 2025.02.10 19:15:35)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code f6a3ffa7f2a1f4e0f3f1e4aca6f0a2f3a0f0f5f0a0)
	(_ent
		(_time 1739231013040)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
V 000051 55 765           1739232935697 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232935698 2025.02.10 19:15:35)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code 15404313124248021145004f461314131613471341)
	(_ent
		(_time 1739231013090)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 1020          1739232935723 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232935724 2025.02.10 19:15:35)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 34616531336036226134216f6d3334323731623260)
	(_ent
		(_time 1739231013065)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_alias((control)(earlybranchcontrolunit)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
V 000049 55 1092          1739232935738 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1739232935739 2025.02.10 19:15:35)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 44111546431319521146001e144240424042414346)
	(_ent
		(_time 1739231012697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
V 000044 55 780           1739232935759 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1739232935760 2025.02.10 19:15:35)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 54010557530604425504400e015251535653545257)
	(_ent
		(_time 1739231013190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
V 000051 55 2698          1739232935775 Behavioral
(_unit VHDL(ifid 0 8(behavioral 0 28))
	(_version vf5)
	(_time 1739232935776 2025.02.10 19:15:35)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 63373b6366343e7563657a3934656a6567656a6565)
	(_ent
		(_time 1739231013214)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 11(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 12(_ent(_in))))
		(_port(_int ifidflush -1 0 13(_ent(_in))))
		(_port(_int branch_taken -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 17(_ent(_out))))
		(_port(_int ifidpcout 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 19(_ent(_out))))
		(_port(_int rs2_out 2 0 20(_ent(_out))))
		(_port(_int rd_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 31(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 32(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(3)(5)(6))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(7))(_sens(12)))))
			(line__65(_arch 2 0 65(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(8))(_sens(13)))))
			(line__66(_arch 3 0 66(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(11))(_sens(14)))))
			(line__67(_arch 4 0 67(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(9))(_sens(15)))))
			(line__68(_arch 5 0 68(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(10))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
V 000051 55 1527          1739232935793 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232935794 2025.02.10 19:15:35)
	(_source(\../src/INSTRUCTION_MEMORY_AXI.vhd\))
	(_parameters tan)
	(_code 73272b7225252464752561282775707477757a7525)
	(_ent
		(_time 1739232576807)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 19(_array 2((_to i 0 i 127)))))
		(_sig(_int mem 3 0 20(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_var(_int address_offset -5 0 31(_prcs 0)))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(2))(_sens(0))(_mon)(_read(3)))))
		)
		(_subprogram
			(_int is_valid_address 1 0 23(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 1224          1739232935816 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1739232935817 2025.02.10 19:15:35)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 92c6ca9dc4c59284969787c896949b94c694c69495)
	(_ent
		(_time 1739231013119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1671          1739232935847 Behavioral
(_unit VHDL(hazard_unit 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1739232935848 2025.02.10 19:15:35)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code b1e5e8e5b1e7b4a7b2e3a3ebe4b4e7b6b4b7e4b7b8)
	(_ent
		(_time 1739231012872)
	)
	(_object
		(_port(_int idexmemread -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidflush -1 0 12(_ent(_out))))
		(_port(_int ctrl_disable -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 18(_arch(_uni))))
		(_sig(_int rs2 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(7))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(8))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(9))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463491 197379)
		(33686275 197379)
	)
	(_model . Behavioral 4 -1)
)
V 000051 55 5540          1739232935869 Behavioral
(_unit VHDL(idex 0 4(behavioral 0 54))
	(_version vf5)
	(_time 1739232935870 2025.02.10 19:15:35)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code c1959994c49690d6c191d89b94c7c4c6c9c7c8c7c5)
	(_ent
		(_time 1739231013239)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 1 0 9(_ent(_in))))
		(_port(_int instructionout 1 0 10(_ent(_out))))
		(_port(_int readdata1in 1 0 11(_ent(_in))))
		(_port(_int readdata2in 1 0 12(_ent(_in))))
		(_port(_int immediatein 1 0 13(_ent(_in))))
		(_port(_int immediateout 1 0 14(_ent(_out))))
		(_port(_int pcout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 1 0 16(_ent(_out))))
		(_port(_int readdata2out 1 0 17(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int ALUSrcin -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 30(_ent(_in))))
		(_port(_int MemtoRegout -1 0 33(_ent(_out))))
		(_port(_int RegWriteout -1 0 34(_ent(_out))))
		(_port(_int MemReadout -1 0 37(_ent(_out))))
		(_port(_int MemWriteout -1 0 38(_ent(_out))))
		(_port(_int Branchout -1 0 39(_ent(_out))))
		(_port(_int ALUSrc -1 0 42(_ent(_out))))
		(_port(_int ALUOp 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 3 0 45(_ent(_in))))
		(_port(_int rs2in 3 0 46(_ent(_in))))
		(_port(_int rdin 3 0 47(_ent(_in))))
		(_port(_int rs1out 3 0 48(_ent(_out))))
		(_port(_int rs2out 3 0 49(_ent(_out))))
		(_port(_int rdout 3 0 50(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int instruction_reg 5 0 59(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 63(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 66(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 67(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 68(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 7 0 74(_arch(_uni))))
		(_sig(_int rs2_reg 7 0 75(_arch(_uni))))
		(_sig(_int rd_reg 7 0 76(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_trgt(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46))(_sens(0)(1)(2)(3)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28))(_dssslsensitivity 2))))
			(line__126(_arch 1 0 126(_assignment(_alias((pcout)(pcin_reg)))(_trgt(9))(_sens(32)))))
			(line__127(_arch 2 0 127(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(10))(_sens(33)))))
			(line__128(_arch 3 0 128(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(11))(_sens(34)))))
			(line__129(_arch 4 0 129(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(8))(_sens(35)))))
			(line__130(_arch 5 0 130(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(4))(_sens(36)))))
			(line__132(_arch 6 0 132(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__133(_arch 7 0 133(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__134(_arch 8 0 134(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__135(_arch 9 0 135(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__136(_arch 10 0 136(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(23))(_sens(41)))))
			(line__138(_arch 11 0 138(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(24))(_sens(42)))))
			(line__139(_arch 12 0 139(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(25))(_sens(43)))))
			(line__141(_arch 13 0 141(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(29))(_sens(44)))))
			(line__142(_arch 14 0 142(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(30))(_sens(45)))))
			(line__143(_arch 15 0 143(_assignment(_alias((rdout)(rd_reg)))(_trgt(31))(_sens(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 16 -1)
)
V 000051 55 949           1739232935904 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1739232935905 2025.02.10 19:15:35)
	(_source(\../src/forwardingmuxb.vhd\))
	(_parameters tan)
	(_code e0b4b7b3b6b6b6f7e6b5f1bbb3e6e4e6e9e6b5e6e7)
	(_ent
		(_time 1739231013293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 630           1739232935919 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1739232935920 2025.02.10 19:15:35)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code f0a4a3a1f2a7a5e6a4f7e3aaa9f6f1f6a5f6f4f6f2)
	(_ent
		(_time 1739231012898)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 3866          1739232935933 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 39))
	(_version vf5)
	(_time 1739232935934 2025.02.10 19:15:35)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code ffababaea1a8ffe9f2fbbba5abf8f7f9abf9faf9ab)
	(_ent
		(_time 1739231012661)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2in 0 0 10(_ent(_in))))
		(_port(_int aluzeroout -1 0 11(_ent(_out))))
		(_port(_int aluresultout 0 0 12(_ent(_out))))
		(_port(_int readdata2out 0 0 13(_ent(_out))))
		(_port(_int MemtoRegin -1 0 16(_ent(_in))))
		(_port(_int RegWritein -1 0 17(_ent(_in))))
		(_port(_int MemReadin -1 0 20(_ent(_in))))
		(_port(_int MemWritein -1 0 21(_ent(_in))))
		(_port(_int Branchin -1 0 22(_ent(_in))))
		(_port(_int JALorBRANCH -1 0 23(_ent(_in))))
		(_port(_int MemtoRegout -1 0 26(_ent(_out))))
		(_port(_int RegWriteout -1 0 27(_ent(_out))))
		(_port(_int MemRead -1 0 30(_ent(_out))))
		(_port(_int MemWrite -1 0 31(_ent(_out))))
		(_port(_int Branch -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 34(_ent(_in))))
		(_port(_int rdout 1 0 35(_ent(_out))))
		(_sig(_int aluzero_reg -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 2 0 41(_arch(_uni))))
		(_sig(_int readdata2_reg 2 0 42(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 46(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 50(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 51(_arch(_uni))))
		(_sig(_int JALorBRANCH_reg -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 54(_arch(_uni))))
		(_sig(_int current_branch_condition -1 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(19)(31))(_dssslsensitivity 2))))
			(line__118(_arch 1 0 118(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__119(_arch 2 0 119(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__120(_arch 3 0 120(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__122(_arch 4 0 122(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(line__123(_arch 5 0 123(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(15))(_sens(25)))))
			(line__125(_arch 6 0 125(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(16))(_sens(26)))))
			(line__126(_arch 7 0 126(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__127(_arch 8 0 127(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(18))(_sens(28)))))
			(line__129(_arch 9 0 129(_assignment(_alias((rdout)(rd_reg)))(_trgt(20))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
V 000051 55 1141          1739232935963 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1739232935964 2025.02.10 19:15:35)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code 1f4b4b181f4949081b1d0e444c191b1916194a1918)
	(_ent
		(_time 1739231013151)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 3690          1739232935980 Behavioral
(_unit VHDL(controlunit 0 5(behavioral 0 42))
	(_version vf5)
	(_time 1739232935981 2025.02.10 19:15:35)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 2e7a7f2a2d792f397e203c7429287d292b287b2827)
	(_ent
		(_time 1739231012833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int rs1_data 0 0 10(_ent(_in))))
		(_port(_int rs2_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 12(_ent(_in))))
		(_port(_int exmem_regdata 0 0 13(_ent(_in))))
		(_port(_int memwb_rd 1 0 14(_ent(_in))))
		(_port(_int memwb_regdata 0 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 19(_ent(_out))))
		(_port(_int RegWrite -1 0 20(_ent(_out))))
		(_port(_int MemRead -1 0 23(_ent(_out))))
		(_port(_int MemWrite -1 0 24(_ent(_out))))
		(_port(_int Branch -1 0 25(_ent(_out))))
		(_port(_int ALUSrc -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 29(_ent(_out))))
		(_port(_int if_flush -1 0 32(_ent(_out))))
		(_port(_int early_branch -1 0 33(_ent(_out))))
		(_port(_int ctrl_disable -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 43(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 45(_arch(_uni))))
		(_sig(_int rs2_final 4 0 46(_arch(_uni))))
		(_sig(_int branch_taken -1 0 47(_arch(_uni))))
		(_sig(_int is_branch_instruction -1 0 48(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 51(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 51(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int int_Branch -1 0 51(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 51(_arch(_uni))))
		(_sig(_int int_early_branch -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(18))(_sens(0(d_19_15))))))
			(line__56(_arch 1 0 56(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(19))(_sens(0(d_24_20))))))
			(line__59(_arch 2 0 59(_assignment(_trgt(20))(_sens(2)(4)(5)(6)(7)(18)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(21))(_sens(3)(4)(5)(6)(7)(19)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(15)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(20)(21))(_mon))))
			(line__209(_arch 5 0 209(_assignment(_trgt(8))(_sens(1)(17)(24)))))
			(line__210(_arch 6 0 210(_assignment(_trgt(9))(_sens(1)(17)(25)))))
			(line__211(_arch 7 0 211(_assignment(_trgt(10))(_sens(1)(17)(26)))))
			(line__212(_arch 8 0 212(_assignment(_trgt(11))(_sens(1)(17)(27)))))
			(line__213(_arch 9 0 213(_assignment(_trgt(12))(_sens(1)(17)(28)))))
			(line__214(_arch 10 0 214(_assignment(_trgt(13))(_sens(1)(17)(29)))))
			(line__215(_arch 11 0 215(_assignment(_trgt(14))(_sens(1)(17)(31)))))
			(line__216(_arch 12 0 216(_assignment(_trgt(16))(_sens(1)(17)(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(515)
		(770)
	)
	(_model . Behavioral 13 -1)
)
V 000051 55 1397          1739232936014 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1739232936015 2025.02.10 19:15:36)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 5d090e5e5a0b0c4b56581b07595a595a5f5b0b5b0e)
	(_ent
		(_time 1739231012793)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 3)
		(514)
		(770)
		(515)
		(771)
		(50463234 2)
		(50463491 197379)
		(33686275 197379)
		(33686019 2)
		(50463490 2)
		(50463490 3)
		(50529026 2)
		(33751810 2)
		(33751554 3)
		(50529026 3)
		(33751810 197378)
		(33686018 131586)
		(33686274 131586)
		(50528770 2)
		(33686018 197122)
		(33686274 2)
		(33751554 197378)
		(50463234 3)
		(50528770 3)
		(33751554 2)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33686018 2)
		(33751810 197379)
		(33751554 197379)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 767           1739232936051 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1739232936052 2025.02.10 19:15:36)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 7c282f7d7c2a2d6b7e7d6e262e7a287b797b747a7e)
	(_ent
		(_time 1739231012920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 2765          1739232936066 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1739232936067 2025.02.10 19:15:36)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 8cd8df828cdadd9a8888cfd7d88a8d8adf8b898a8d)
	(_ent
		(_time 1739231012999)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int operation 2 0 9(_ent(_in))))
		(_port(_int ALU_output 0 0 10(_ent(_out))))
		(_port(_int zero_flag -1 0 11(_ent(_out))))
		(_port(_int JALorBRANCH -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 3 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 18(_array -1((_dto i 63 i 0)))))
		(_sig(_int mul_result 4 0 18(_arch(_uni))))
		(_sig(_int branch_condition -1 0 19(_arch(_uni))))
		(_sig(_int pc_plus_4 3 0 20(_arch(_uni))))
		(_sig(_int is_jal_or_branch -1 0 21(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(8))(_sens(0)(1)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(10))(_sens(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(7))(_sens(0)(1)(3)(8(d_31_0))(10))(_mon))))
			(line__55(_arch 3 0 55(_assignment(_trgt(9))(_sens(0)(1)(3))(_mon))))
			(line__69(_arch 4 0 69(_assignment(_trgt(11))(_sens(0)(1)(3))(_mon))))
			(line__79(_arch 5 0 79(_assignment(_alias((ALU_output)(result_temp)))(_trgt(4))(_sens(7)))))
			(line__80(_arch 6 0 80(_assignment(_alias((zero_flag)(branch_condition)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__81(_arch 7 0 81(_assignment(_alias((JALorBRANCH)(is_jal_or_branch)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(50528770 2)
		(33686274 2)
		(33686274 3)
		(33751810 3)
		(33686019 2)
		(33751554 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(50529026 2)
		(50529026 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
V 000051 55 10889         1739232936106 Behavioral
(_unit VHDL(data_memory 0 6(behavioral 0 23))
	(_version vf5)
	(_time 1739232936107 2025.02.10 19:15:36)
	(_source(\../src/DATA_MEM_AXI.vhd\))
	(_parameters tan)
	(_code abfffdfcf8fdfbbda9a8edf1aeadaeadffadfdaca9)
	(_ent
		(_time 1739232632250)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memread -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 13(_ent(_in))))
		(_port(_int writedata 0 0 14(_ent(_in))))
		(_port(_int readdata 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array_128 0 24(_array 1((_to i 0 i 127)))))
		(_sig(_int mem 2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(7))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__46(_arch 1 0 46(_assignment(_trgt(6))(_sens(3)(4)(7))(_mon))))
		)
		(_subprogram
			(_int is_valid_address 2 0 27(_arch(_func -3 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(types_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 3905          1739232936125 Behavioral
(_unit VHDL(regfile 0 6(behavioral 0 24))
	(_version vf5)
	(_time 1739232936126 2025.02.10 19:15:36)
	(_source(\../src/REGISTER_AXI.vhd\))
	(_parameters tan)
	(_code cb9e9b9e9c9c98ddceccd291c9cdceccc9cdcecdcc)
	(_ent
		(_time 1739232599441)
	)
	(_object
		(_port(_int resetbar -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 11(_ent(_in))))
		(_port(_int readregister2 0 0 12(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 14(_ent(_in))))
		(_port(_int readdata1 1 0 15(_ent(_out))))
		(_port(_int readdata2 1 0 16(_ent(_out))))
		(_sig(_int registers -2 0 25(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(1)(4)(5))(_mon)(_read(8)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__43(_arch 2 0 43(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 19702         1739232936151 behavioral
(_unit VHDL(internal_connections 0 10(behavioral 0 29))
	(_version vf5)
	(_time 1739232936152 2025.02.10 19:15:36)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code da8e8188de8c8accdfdedad59f808adc89df8cdcd9dc8c)
	(_ent
		(_time 1739232538054)
	)
	(_inst pc_mux_inst 0 367(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 378(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 387(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 405(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((reset)(resetbar))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 417(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifflush_to_ifid))
			((branch_taken)(branchand_jumpbranchselect_to_pc_mux))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(ifid_instruction_to_OUT))
			((ifidpcout)(ifid_pcout_to_OUT))
			((rs1_out)(ifid_rs1_to_register))
			((rs2_out)(ifid_rs2_to_register))
			((rd_out)(ifid_rd_to_idex))
		)
	)
	(_inst imm_gen_inst 0 446(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 459(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 469(_ent . regfile)
		(_port
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_register))
			((readregister2)(ifid_rs2_to_register))
			((writeregisteraddress)(memwb_rd_to_out))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
		)
	)
	(_inst CONTROLUNIT_INST 0 494(_ent . ControlUnit)
		(_port
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_cntrlsigmux_to_controlunit))
			((rs1_data)(registers_reg1out_to_controlunit))
			((rs2_data)(registers_reg2out_to_controlunit))
			((exmem_rd)(exmem_rd_to_memwb))
			((exmem_regdata)(exmem_result_to_datamem))
			((memwb_rd)(memwb_rd_to_out))
			((memwb_regdata)(writebackmux_writedata_to_registers))
			((MemtoReg)(controlunit_memtoreg_to_idex))
			((RegWrite)(controlunit_regwrite_to_idex))
			((MemRead)(controlunit_memread_to_idex))
			((MemWrite)(controlunit_memwrite_to_idex))
			((Branch)(controlunit_branch_to_idex))
			((ALUSrc)(controlunit_alusource_to_idex))
			((ALUOp)(contolunit_aluop_to_idex))
			((if_flush)(controlunit_ifflush_to_ifid))
			((early_branch)(controlunit_earlybranch_to_pcmux))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst HAZARD_UNIT_INST 0 524(_ent . hazard_unit)
		(_port
			((idexmemread)(idex_memread_to_exmem))
			((idexrd)(idex_rd_to_exmem))
			((instruction)(ifid_instruction_to_OUT))
			((cntrlsigmux)(hazardunit_controlsigmux_to_controlunit))
			((pcwriteenable)(hazardunit_pcwrite_to_pc))
			((ctrl_disable)(hazardunit_controldisable_to_controlunit))
		)
	)
	(_inst IDEX_INST 0 537(_ent . idex)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((pcin)(ifid_pcout_to_pcimmadder))
			((instructionin)(ifid_instruction_to_OUT))
			((instructionout)(idex_instruction_to_alucontrol))
			((readdata1in)(registers_reg1out_to_idex))
			((readdata2in)(registers_reg2out_to_idex))
			((immediatein)(immediategen_immediate_to_idex))
			((immediateout)(idex_immediate_to_alusrcmuxb))
			((pcout)(idex_pcout_to_alu))
			((readdata1out)(idex_rs1_to_forwardingmuxa))
			((readdata2out)(idex_rs2_to_forwardingmuxb))
			((MemtoRegin)(controlunit_memtoreg_to_idex))
			((RegWritein)(controlunit_regwrite_to_idex))
			((MemReadin)(controlunit_memread_to_idex))
			((MemWritein)(controlunit_memwrite_to_idex))
			((Branchin)(controlunit_branch_to_idex))
			((ALUSrcin)(controlunit_alusource_to_idex))
			((ALUOpin)(contolunit_aluop_to_idex))
			((MemtoRegout)(idex_memtoreg_to_exmem))
			((RegWriteout)(idex_regwrite_to_exmem))
			((MemReadout)(idex_memread_to_exmem))
			((MemWriteout)(idex_memwrite_to_exmem))
			((Branchout)(idex_branch_to_exmem))
			((ALUSrc)(idex_alusrcb_to_alusrcmuxb))
			((ALUOp)(idex_aluop_to_alucontrol))
			((rs1in)(ifid_rs1_to_register))
			((rs2in)(ifid_rs2_to_register))
			((rdin)(ifid_rd_to_idex))
			((rs1out)(idex_rs1_to_forwardingunit))
			((rs2out)(idex_rs2_to_forwardingunit))
			((rdout)(idex_rd_to_exmem))
		)
	)
	(_inst ALU_CONTROL_INST 0 596(_ent . alucontrol)
		(_port
			((instruction)(idex_instruction_to_alucontrol))
			((aluop)(idex_aluop_to_alucontrol))
			((aluoperation)(alucontrol_aluop_to_alu))
		)
	)
	(_inst ALU_INST 0 607(_ent . ALU)
		(_port
			((input_0)(forwardingmuxa_rs1_to_alu))
			((input_1)(alusrcmuxB_rs2_to_alu))
			((pc)(idex_pcout_to_alu))
			((operation)(alucontrol_aluop_to_alu))
			((ALU_output)(alu_result_to_exmem))
			((zero_flag)(alu_zeroresult_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
		)
	)
	(_inst FORWARDING_MUX_A_INST 0 622(_ent . forwardingMuxA)
		(_port
			((rs1)(idex_rs1_to_forwardingmuxa))
			((forwardedrs1exmem)(exmem_result_to_datamem))
			((forwardedrs1memwb)(writebackmux_writedata_to_registers))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((MuxOutput)(forwardingmuxA_rs1_to_ALU))
		)
	)
	(_inst FORWARDING_MUX_B_INST 0 634(_ent . forwardingMuxB)
		(_port
			((rs2)(idex_rs2_to_forwardingmuxb))
			((forwardedrs2exmem)(exmem_result_to_datamem))
			((forwardedrs2memwb)(writebackmux_writedata_to_registers))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
			((MuxOutput)(forwardingmuxB_rs2_to_alusrcmuxB))
		)
	)
	(_inst ALU_SRC_MUX_B_INST 0 647(_ent . ALUSrcMuxB)
		(_port
			((ReadRegister2)(forwardingmuxb_rs2_to_alusrcmuxb))
			((ReadImmediate)(idex_immediate_to_alusrcmuxb))
			((ALUSrcBControl)(idex_alusrcb_to_alusrcmuxb))
			((MuxOutput)(alusrcmuxB_rs2_to_alu))
		)
	)
	(_inst EXMEM_INST 0 659(_ent . exmem)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((aluzeroin)(alu_zeroresult_to_exmem))
			((aluresultin)(alu_result_to_exmem))
			((readdata2in)(forwardingmuxB_rs2_to_alusrcmuxB))
			((aluzeroout)(exmem_zero_to_branchand))
			((aluresultout)(exmem_result_to_datamem))
			((readdata2out)(exmem_src2_to_datamem))
			((MemtoRegin)(idex_memtoreg_to_exmem))
			((RegWritein)(idex_regwrite_to_exmem))
			((MemReadin)(idex_memread_to_exmem))
			((MemWritein)(idex_memwrite_to_exmem))
			((Branchin)(idex_branch_to_exmem))
			((JALorBRANCH)(alu_JALorBRANCH_to_exmem))
			((MemtoRegout)(exmem_memtoreg_to_memwb))
			((RegWriteout)(exmem_regwrite_to_memwb))
			((MemRead)(exmem_memread_to_datamem))
			((MemWrite)(exmem_memwrite_to_datamem))
			((Branch)(exmem_branch_to_branchand))
			((rdin)(idex_rd_to_exmem))
			((rdout)(exmem_rd_to_memwb))
		)
	)
	(_inst FORWARDING_UNIT_INST 0 700(_ent . ForwardingUnit)
		(_port
			((exmemregwritecntrl)(exmem_regwrite_to_memwb))
			((memwbregwritecntrl)(memwb_regwrite_to_registers))
			((exmemrd)(exmem_rd_to_memwb))
			((memwbrd)(memwb_rd_to_out))
			((idexrs1)(idex_rs1_to_forwardingunit))
			((idexrs2)(idex_rs2_to_forwardingunit))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
		)
	)
	(_inst DATA_MEMORY_INST 0 722(_ent . data_memory)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((memwrite)(exmem_memwrite_to_datamem))
			((memread)(exmem_memread_to_datamem))
			((address)(exmem_result_to_datamem))
			((writedata)(exmem_src2_to_datamem))
			((readdata)(datamem_readdata_to_memwb))
		)
	)
	(_inst BRANCH_AND_INST 0 740(_ent . BranchAND)
		(_port
			((ALUZero)(exmem_zero_to_branchand))
			((ControlBranch)(exmem_branch_to_branchand))
			((BranchResponse)(branchand_jumpbranchselect_to_pc_mux))
		)
	)
	(_inst MEMWB_INST 0 760(_ent . memwb)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((readdata2in)(datamem_readdata_to_memwb))
			((aluresultin)(exmem_result_to_datamem))
			((readdata2out)(memwb_readdata_to_writebackmux))
			((aluresultout)(memwb_aluresult_to_writebackmux))
			((MemtoRegin)(exmem_memtoreg_to_memwb))
			((RegWritein)(exmem_regwrite_to_memwb))
			((MemtoReg)(memwb_memtoreg_to_wbmux))
			((RegWrite)(memwb_regwrite_to_registers))
			((rdin)(exmem_rd_to_memwb))
			((rdout)(memwb_rd_to_out))
			((branchregwritecancel)(branchand_regwritecancel_to_exmem))
		)
	)
	(_inst WRITEBACK_MUX_INST 0 787(_ent . writebackmux)
		(_port
			((memtoregcontrol)(memwb_memtoreg_to_wbmux))
			((read_data)(memwb_readdata_to_writebackmux))
			((aluresult)(memwb_aluresult_to_writebackmux))
			((writebackdata)(writebackmux_writedata_to_registers))
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int mem_select 0 0 33(_arch(_uni))))
		(_sig(_int rw_enable -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int IM_debug_instruction 1 0 44(_arch(_uni))))
		(_sig(_int RF_debug_data_out 1 0 45(_arch(_uni))))
		(_sig(_int DM_debug_data_out 1 0 46(_arch(_uni))))
		(_sig(_int IM_debug_we -1 0 49(_arch(_uni))))
		(_sig(_int RF_debug_read_enable -1 0 50(_arch(_uni))))
		(_sig(_int DM_debug_read_enable -1 0 51(_arch(_uni))))
		(_sig(_int rf_data_out 1 0 56(_arch(_uni))))
		(_sig(_int dm_data_out 1 0 57(_arch(_uni))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 72(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 2 0 74(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 2 0 75(_arch(_uni))))
		(_sig(_int controlunit_branch_to_idex -1 0 76(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 77(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 2 0 81(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 2 0 84(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 85(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 2 0 90(_arch(_uni))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 95(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 2 0 96(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 97(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 99(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_register 3 0 99(_arch(_uni))))
		(_sig(_int ifid_rs2_to_register 3 0 100(_arch(_uni))))
		(_sig(_int ifid_rd_to_idex 3 0 101(_arch(_uni))))
		(_sig(_int ifid_instruction_to_OUT 1 0 102(_arch(_uni))))
		(_sig(_int ifid_pcout_to_OUT 2 0 103(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 112(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 116(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 2 0 117(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 122(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 125(_arch(_uni))))
		(_sig(_int ifid_rs1_to_registers 3 0 126(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 3 0 127(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 3 0 128(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 1 0 129(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 1 0 130(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 1 0 131(_arch(_uni))))
		(_sig(_int hazardunit_controldisable_to_controlunit -1 0 134(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 1 0 135(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmux_to_controlunit -1 0 136(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 1 0 137(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 1 0 138(_arch(_uni))))
		(_sig(_int controlunit_memtoreg_to_idex -1 0 139(_arch(_uni))))
		(_sig(_int controlunit_regwrite_to_idex -1 0 140(_arch(_uni))))
		(_sig(_int controlunit_memread_to_idex -1 0 141(_arch(_uni))))
		(_sig(_int controlunit_memwrite_to_idex -1 0 142(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 143(_arch(_uni))))
		(_sig(_int controlunit_alusource_to_idex -1 0 144(_arch(_uni))))
		(_sig(_int contolunit_aluop_to_idex 0 0 145(_arch(_uni))))
		(_sig(_int controlunit_ifflush_to_ifid -1 0 146(_arch(_uni))))
		(_sig(_int idex_memread_to_hazardunit -1 0 152(_arch(_uni))))
		(_sig(_int idex_rd_to_hazardunit 3 0 154(_arch(_uni))))
		(_sig(_int idex_instruction_to_hazardunit 1 0 155(_arch(_uni))))
		(_sig(_int hazardunit_controlsigmux_to_controlunit -1 0 156(_arch(_uni))))
		(_sig(_int hazardunit_write_to_ifid -1 0 158(_arch(_uni))))
		(_sig(_int READDATA1_TO_IDEX 1 0 165(_arch(_uni))))
		(_sig(_int READDATA2_TO_IDEX 1 0 166(_arch(_uni))))
		(_sig(_int IMMEDIATE_TO_IDEX 1 0 167(_arch(_uni))))
		(_sig(_int MAKETHISSIGNALIMMEDIATE_FROM_IDEX 1 0 168(_arch(_uni))))
		(_sig(_int READDATA1_FROM_IDEX 1 0 170(_arch(_uni))))
		(_sig(_int READDATA2_FROM_IDEX 1 0 171(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_IDEX -1 0 174(_arch(_uni))))
		(_sig(_int REGWRITE_TO_IDEX -1 0 175(_arch(_uni))))
		(_sig(_int idex_memtoreg_to_exmem -1 0 176(_arch(_uni))))
		(_sig(_int idex_regwrite_to_exmem -1 0 177(_arch(_uni))))
		(_sig(_int MEMREAD_TO_IDEX -1 0 180(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_IDEX -1 0 181(_arch(_uni))))
		(_sig(_int BRANCH_TO_IDEX -1 0 182(_arch(_uni))))
		(_sig(_int idex_memread_to_exmem -1 0 183(_arch(_uni))))
		(_sig(_int idex_memwrite_to_exmem -1 0 184(_arch(_uni))))
		(_sig(_int idex_branch_to_exmem -1 0 185(_arch(_uni))))
		(_sig(_int ALUSRC_TO_IDEX -1 0 188(_arch(_uni))))
		(_sig(_int ALUOP_TO_IDEX 0 0 189(_arch(_uni))))
		(_sig(_int idex_alusrcb_to_alusrcmuxb -1 0 190(_arch(_uni))))
		(_sig(_int ALUOP_FROM_IDEX 0 0 191(_arch(_uni))))
		(_sig(_int RS1_TO_IDEX 3 0 194(_arch(_uni))))
		(_sig(_int RS2_TO_IDEX 3 0 195(_arch(_uni))))
		(_sig(_int RD_TO_IDEX 3 0 196(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingunit 3 0 197(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingunit 3 0 198(_arch(_uni))))
		(_sig(_int idex_rd_to_exmem 3 0 199(_arch(_uni))))
		(_sig(_int idex_instruction_to_alucontrol 1 0 209(_arch(_uni))))
		(_sig(_int idex_aluop_to_alucontrol 0 0 210(_arch(_uni))))
		(_sig(_int alucontrol_aluop_to_alu 3 0 211(_arch(_uni))))
		(_sig(_int idex_pcout_to_alu 2 0 224(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingmuxa 1 0 229(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxa 1 0 230(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxa 1 0 231(_arch(_uni))))
		(_sig(_int forwardingunit_Amuxcntrl_to_forrwardingmuxA 0 0 232(_arch(_uni))))
		(_sig(_int forwardingmuxA_rs1_to_ALU 1 0 233(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingmuxb 1 0 238(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxb 1 0 239(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxb 1 0 240(_arch(_uni))))
		(_sig(_int forwardingunit_Bmuxcntrl_to_forrwardingmuxB 0 0 241(_arch(_uni))))
		(_sig(_int forwardingmuxb_rs2_to_alusrcmuxb 1 0 248(_arch(_uni))))
		(_sig(_int idex_immediate_to_alusrcmuxb 1 0 249(_arch(_uni))))
		(_sig(_int ALU_SRC_B_CONTROL -1 0 250(_arch(_uni))))
		(_sig(_int alusrcmuxB_rs2_to_alu 1 0 251(_arch(_uni))))
		(_sig(_int PC_PLUS_IMM_TO_EXMEM 2 0 259(_arch(_uni))))
		(_sig(_int alu_zeroresult_to_exmem -1 0 260(_arch(_uni))))
		(_sig(_int alu_JALorBRANCH_to_exmem -1 0 261(_arch(_uni))))
		(_sig(_int alu_result_to_exmem 1 0 262(_arch(_uni))))
		(_sig(_int alusrcmuxb_source2_to_exmem 1 0 263(_arch(_uni))))
		(_sig(_int BRANCH_JUMP_ADDR_FROM_EXMEM 2 0 264(_arch(_uni))))
		(_sig(_int exmem_zero_to_branchand -1 0 265(_arch(_uni))))
		(_sig(_int exmem_result_to_datamem 1 0 266(_arch(_uni))))
		(_sig(_int exmem_src2_to_datamem 1 0 267(_arch(_uni))))
		(_sig(_int exmem_memtoreg_to_memwb -1 0 273(_arch(_uni))))
		(_sig(_int exmem_regwrite_to_memwb -1 0 274(_arch(_uni))))
		(_sig(_int exmem_memread_to_datamem -1 0 280(_arch(_uni))))
		(_sig(_int exmem_memwrite_to_datamem -1 0 281(_arch(_uni))))
		(_sig(_int exmem_branch_to_branchand -1 0 282(_arch(_uni))))
		(_sig(_int exmem_rd_to_memwb 3 0 286(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_DATA_MEMORY -1 0 303(_arch(_uni))))
		(_sig(_int MEMREAD_TO_DATA_MEMORY -1 0 304(_arch(_uni))))
		(_sig(_int ADDRESS_TO_DATA_MEMORY 1 0 305(_arch(_uni))))
		(_sig(_int WRITEDATA_TO_DATA_MEMORY 1 0 306(_arch(_uni))))
		(_sig(_int datamem_readdata_to_memwb 1 0 307(_arch(_uni))))
		(_sig(_int READDATA2_TO_MEMWB 1 0 323(_arch(_uni))))
		(_sig(_int ALURESULT_TO_MEMWB 1 0 324(_arch(_uni))))
		(_sig(_int memwb_readdata_to_writebackmux 1 0 325(_arch(_uni))))
		(_sig(_int memwb_aluresult_to_writebackmux 1 0 326(_arch(_uni))))
		(_sig(_int branchand_regwritecancel_to_exmem -1 0 327(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_MEMWB -1 0 333(_arch(_uni))))
		(_sig(_int REGWRITE_TO_MEMWB -1 0 334(_arch(_uni))))
		(_sig(_int memwb_memtoreg_to_wbmux -1 0 335(_arch(_uni))))
		(_sig(_int REGWRITE_FROM_MEMWB -1 0 336(_arch(_uni))))
		(_sig(_int RD_TO_MEMWB 3 0 339(_arch(_uni))))
		(_sig(_int memwb_rd_to_out 3 0 340(_arch(_uni))))
		(_prcs
			(line__400(_arch 0 0 400(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(23))(_sens(21)))))
			(line__401(_arch 1 0 401(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(18))(_sens(21)))))
			(line__437(_arch 2 0 437(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(33))(_sens(30)))))
			(line__444(_arch 3 0 444(_assignment(_alias((ifid_instruction_to_immediategen)(ifid_instruction_to_OUT)))(_trgt(31))(_sens(29)))))
			(line__457(_arch 4 0 457(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(33))(_sens(30)))))
			(line__489(_arch 5 0 489(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(45))(_sens(40)))))
			(line__490(_arch 6 0 490(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(46))(_sens(41)))))
			(line__655(_arch 7 0 655(_assignment(_alias((alusrcmuxb_source2_to_exmem)(alusrcmuxB_rs2_to_alu)))(_trgt(107))(_sens(102)))))
			(line__748(_arch 8 0 748(_assignment(_alias((branchand_regwritecancel_to_exmem)(branchand_jumpbranchselect_to_pc_mux)))(_simpleassign BUF)(_trgt(127))(_sens(12)))))
			(line__800(_arch 9 0 800(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 10 -1)
)
V 000049 55 1196          1739232936174 behavior
(_unit VHDL(riscvcorezynq 0 10(behavior 0 39))
	(_version vf5)
	(_time 1739232936175 2025.02.10 19:15:36)
	(_source(\../src/riscvcore_zynq.vhd\))
	(_parameters tan)
	(_code f9aca9a9f9afaeeffef9efa3abffaffefbfffcfea8)
	(_ent
		(_time 1739232919171)
	)
	(_comp
		(internal_connections
			(_object
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int resetbar -1 0 44(_ent (_in))))
			)
		)
	)
	(_inst internal_connections_inst 0 63(_comp internal_connections)
		(_port
			((clock)(clock))
			((resetbar)(resetbar))
		)
		(_use(_ent . internal_connections)
		)
	)
	(_object
		(_port(_int clock -1 0 13(_ent(_in))))
		(_port(_int resetbar -1 0 14(_ent(_in))))
		(_sig(_int mem_debug -2 0 57(_arch(_uni))))
		(_sig(_int reg_debug -3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_debug 0 0 59(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext riscv32i_zynqcore.types_pkg.mem_array(1 mem_array)))
		(_type(_ext riscv32i_zynqcore.types_pkg.reg_array(1 reg_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
)
