#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Feb 08 23:55:40 2016
# Process ID: 10368
# Current directory: F:/FPGA/exp/DispCheck/solution1/impl/ip
# Command line: vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file: F:/FPGA/exp/DispCheck/solution1/impl/ip/vivado.log
# Journal file: F:/FPGA/exp/DispCheck/solution1/impl/ip\vivado.jou
#-----------------------------------------------------------
source run_ippack.tcl -notrace
TDATA of AXI4-Stream interface 'sig' contains sub-fields not aligned to byte boundaries. The resulting layout may not be compatible with the connecting interface.
TDATA of AXI4-Stream interface 'sigRef' contains sub-fields not aligned to byte boundaries. The resulting layout may not be compatible with the connecting interface.
TDATA of AXI4-Stream interface 'cmp' contains sub-fields not aligned to byte boundaries. The resulting layout may not be compatible with the connecting interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2016/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Feb 08 23:55:47 2016...
