--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf GenIO.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5649 paths analyzed, 770 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.578ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_7/I_ModeCtrl/iLineNo_0 (SLICE_X47Y62.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_7/I_ModeCtrl/iLineNo_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.561ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.056 - 0.073)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/I_ModeCtrl/cntX_9 to XLXI_7/I_ModeCtrl/iLineNo_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y52.YQ      Tcko                  0.587   XLXI_7/I_ModeCtrl/cntX<8>
                                                       XLXI_7/I_ModeCtrl/cntX_9
    SLICE_X50Y52.G3      net (fanout=8)        0.897   XLXI_7/I_ModeCtrl/cntX<9>
    SLICE_X50Y52.Y       Tilo                  0.759   XLXI_7/I_ModeCtrl/N5
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X50Y52.F2      net (fanout=1)        0.399   XLXI_7/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X50Y52.X       Tilo                  0.759   XLXI_7/I_ModeCtrl/N5
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X50Y58.G1      net (fanout=2)        0.683   XLXI_7/I_ModeCtrl/N5
    SLICE_X50Y58.Y       Tilo                  0.759   XLXI_7/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X34Y72.F3      net (fanout=19)       2.457   XLXI_7/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X34Y72.X       Tilo                  0.759   XLXI_7/I_ModeCtrl/VActive
                                                       XLXI_7/I_ModeCtrl/iLineNo_and00001
    SLICE_X47Y62.SR      net (fanout=8)        2.592   XLXI_7/I_ModeCtrl/iLineNo_and0000
    SLICE_X47Y62.CLK     Tsrck                 0.910   XLXI_7/I_ModeCtrl/iLineNo<0>
                                                       XLXI_7/I_ModeCtrl/iLineNo_0
    -------------------------------------------------  ---------------------------
    Total                                     11.561ns (4.533ns logic, 7.028ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_7/I_ModeCtrl/iLineNo_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.401ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.056 - 0.075)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/I_ModeCtrl/cntX_7 to XLXI_7/I_ModeCtrl/iLineNo_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y51.YQ      Tcko                  0.587   XLXI_7/I_ModeCtrl/cntX<6>
                                                       XLXI_7/I_ModeCtrl/cntX_7
    SLICE_X50Y52.G4      net (fanout=9)        0.737   XLXI_7/I_ModeCtrl/cntX<7>
    SLICE_X50Y52.Y       Tilo                  0.759   XLXI_7/I_ModeCtrl/N5
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X50Y52.F2      net (fanout=1)        0.399   XLXI_7/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X50Y52.X       Tilo                  0.759   XLXI_7/I_ModeCtrl/N5
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X50Y58.G1      net (fanout=2)        0.683   XLXI_7/I_ModeCtrl/N5
    SLICE_X50Y58.Y       Tilo                  0.759   XLXI_7/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X34Y72.F3      net (fanout=19)       2.457   XLXI_7/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X34Y72.X       Tilo                  0.759   XLXI_7/I_ModeCtrl/VActive
                                                       XLXI_7/I_ModeCtrl/iLineNo_and00001
    SLICE_X47Y62.SR      net (fanout=8)        2.592   XLXI_7/I_ModeCtrl/iLineNo_and0000
    SLICE_X47Y62.CLK     Tsrck                 0.910   XLXI_7/I_ModeCtrl/iLineNo<0>
                                                       XLXI_7/I_ModeCtrl/iLineNo_0
    -------------------------------------------------  ---------------------------
    Total                                     11.401ns (4.533ns logic, 6.868ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/I_ModeCtrl/cntX_10 (FF)
  Destination:          XLXI_7/I_ModeCtrl/iLineNo_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.298ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.056 - 0.073)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/I_ModeCtrl/cntX_10 to XLXI_7/I_ModeCtrl/iLineNo_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y53.XQ      Tcko                  0.591   XLXI_7/I_ModeCtrl/cntX<10>
                                                       XLXI_7/I_ModeCtrl/cntX_10
    SLICE_X50Y52.G2      net (fanout=4)        0.630   XLXI_7/I_ModeCtrl/cntX<10>
    SLICE_X50Y52.Y       Tilo                  0.759   XLXI_7/I_ModeCtrl/N5
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X50Y52.F2      net (fanout=1)        0.399   XLXI_7/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X50Y52.X       Tilo                  0.759   XLXI_7/I_ModeCtrl/N5
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X50Y58.G1      net (fanout=2)        0.683   XLXI_7/I_ModeCtrl/N5
    SLICE_X50Y58.Y       Tilo                  0.759   XLXI_7/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X34Y72.F3      net (fanout=19)       2.457   XLXI_7/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X34Y72.X       Tilo                  0.759   XLXI_7/I_ModeCtrl/VActive
                                                       XLXI_7/I_ModeCtrl/iLineNo_and00001
    SLICE_X47Y62.SR      net (fanout=8)        2.592   XLXI_7/I_ModeCtrl/iLineNo_and0000
    SLICE_X47Y62.CLK     Tsrck                 0.910   XLXI_7/I_ModeCtrl/iLineNo<0>
                                                       XLXI_7/I_ModeCtrl/iLineNo_0
    -------------------------------------------------  ---------------------------
    Total                                     11.298ns (4.537ns logic, 6.761ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/I_ModeCtrl/iLineNo_1 (SLICE_X47Y62.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_7/I_ModeCtrl/iLineNo_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.561ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.056 - 0.073)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/I_ModeCtrl/cntX_9 to XLXI_7/I_ModeCtrl/iLineNo_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y52.YQ      Tcko                  0.587   XLXI_7/I_ModeCtrl/cntX<8>
                                                       XLXI_7/I_ModeCtrl/cntX_9
    SLICE_X50Y52.G3      net (fanout=8)        0.897   XLXI_7/I_ModeCtrl/cntX<9>
    SLICE_X50Y52.Y       Tilo                  0.759   XLXI_7/I_ModeCtrl/N5
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X50Y52.F2      net (fanout=1)        0.399   XLXI_7/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X50Y52.X       Tilo                  0.759   XLXI_7/I_ModeCtrl/N5
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X50Y58.G1      net (fanout=2)        0.683   XLXI_7/I_ModeCtrl/N5
    SLICE_X50Y58.Y       Tilo                  0.759   XLXI_7/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X34Y72.F3      net (fanout=19)       2.457   XLXI_7/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X34Y72.X       Tilo                  0.759   XLXI_7/I_ModeCtrl/VActive
                                                       XLXI_7/I_ModeCtrl/iLineNo_and00001
    SLICE_X47Y62.SR      net (fanout=8)        2.592   XLXI_7/I_ModeCtrl/iLineNo_and0000
    SLICE_X47Y62.CLK     Tsrck                 0.910   XLXI_7/I_ModeCtrl/iLineNo<0>
                                                       XLXI_7/I_ModeCtrl/iLineNo_1
    -------------------------------------------------  ---------------------------
    Total                                     11.561ns (4.533ns logic, 7.028ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_7/I_ModeCtrl/iLineNo_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.401ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.056 - 0.075)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/I_ModeCtrl/cntX_7 to XLXI_7/I_ModeCtrl/iLineNo_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y51.YQ      Tcko                  0.587   XLXI_7/I_ModeCtrl/cntX<6>
                                                       XLXI_7/I_ModeCtrl/cntX_7
    SLICE_X50Y52.G4      net (fanout=9)        0.737   XLXI_7/I_ModeCtrl/cntX<7>
    SLICE_X50Y52.Y       Tilo                  0.759   XLXI_7/I_ModeCtrl/N5
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X50Y52.F2      net (fanout=1)        0.399   XLXI_7/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X50Y52.X       Tilo                  0.759   XLXI_7/I_ModeCtrl/N5
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X50Y58.G1      net (fanout=2)        0.683   XLXI_7/I_ModeCtrl/N5
    SLICE_X50Y58.Y       Tilo                  0.759   XLXI_7/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X34Y72.F3      net (fanout=19)       2.457   XLXI_7/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X34Y72.X       Tilo                  0.759   XLXI_7/I_ModeCtrl/VActive
                                                       XLXI_7/I_ModeCtrl/iLineNo_and00001
    SLICE_X47Y62.SR      net (fanout=8)        2.592   XLXI_7/I_ModeCtrl/iLineNo_and0000
    SLICE_X47Y62.CLK     Tsrck                 0.910   XLXI_7/I_ModeCtrl/iLineNo<0>
                                                       XLXI_7/I_ModeCtrl/iLineNo_1
    -------------------------------------------------  ---------------------------
    Total                                     11.401ns (4.533ns logic, 6.868ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/I_ModeCtrl/cntX_10 (FF)
  Destination:          XLXI_7/I_ModeCtrl/iLineNo_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.298ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.056 - 0.073)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/I_ModeCtrl/cntX_10 to XLXI_7/I_ModeCtrl/iLineNo_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y53.XQ      Tcko                  0.591   XLXI_7/I_ModeCtrl/cntX<10>
                                                       XLXI_7/I_ModeCtrl/cntX_10
    SLICE_X50Y52.G2      net (fanout=4)        0.630   XLXI_7/I_ModeCtrl/cntX<10>
    SLICE_X50Y52.Y       Tilo                  0.759   XLXI_7/I_ModeCtrl/N5
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X50Y52.F2      net (fanout=1)        0.399   XLXI_7/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X50Y52.X       Tilo                  0.759   XLXI_7/I_ModeCtrl/N5
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X50Y58.G1      net (fanout=2)        0.683   XLXI_7/I_ModeCtrl/N5
    SLICE_X50Y58.Y       Tilo                  0.759   XLXI_7/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X34Y72.F3      net (fanout=19)       2.457   XLXI_7/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X34Y72.X       Tilo                  0.759   XLXI_7/I_ModeCtrl/VActive
                                                       XLXI_7/I_ModeCtrl/iLineNo_and00001
    SLICE_X47Y62.SR      net (fanout=8)        2.592   XLXI_7/I_ModeCtrl/iLineNo_and0000
    SLICE_X47Y62.CLK     Tsrck                 0.910   XLXI_7/I_ModeCtrl/iLineNo<0>
                                                       XLXI_7/I_ModeCtrl/iLineNo_1
    -------------------------------------------------  ---------------------------
    Total                                     11.298ns (4.537ns logic, 6.761ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/I_ModeCtrl/iLineNo_4 (SLICE_X50Y59.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_7/I_ModeCtrl/iLineNo_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.038ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.011 - 0.028)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/I_ModeCtrl/cntX_9 to XLXI_7/I_ModeCtrl/iLineNo_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y52.YQ      Tcko                  0.587   XLXI_7/I_ModeCtrl/cntX<8>
                                                       XLXI_7/I_ModeCtrl/cntX_9
    SLICE_X50Y52.G3      net (fanout=8)        0.897   XLXI_7/I_ModeCtrl/cntX<9>
    SLICE_X50Y52.Y       Tilo                  0.759   XLXI_7/I_ModeCtrl/N5
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X50Y52.F2      net (fanout=1)        0.399   XLXI_7/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X50Y52.X       Tilo                  0.759   XLXI_7/I_ModeCtrl/N5
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X50Y58.G1      net (fanout=2)        0.683   XLXI_7/I_ModeCtrl/N5
    SLICE_X50Y58.Y       Tilo                  0.759   XLXI_7/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X34Y72.F3      net (fanout=19)       2.457   XLXI_7/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X34Y72.X       Tilo                  0.759   XLXI_7/I_ModeCtrl/VActive
                                                       XLXI_7/I_ModeCtrl/iLineNo_and00001
    SLICE_X50Y59.SR      net (fanout=8)        2.069   XLXI_7/I_ModeCtrl/iLineNo_and0000
    SLICE_X50Y59.CLK     Tsrck                 0.910   XLXI_7/I_ModeCtrl/iLineNo<4>
                                                       XLXI_7/I_ModeCtrl/iLineNo_4
    -------------------------------------------------  ---------------------------
    Total                                     11.038ns (4.533ns logic, 6.505ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_7/I_ModeCtrl/iLineNo_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.878ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.011 - 0.030)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/I_ModeCtrl/cntX_7 to XLXI_7/I_ModeCtrl/iLineNo_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y51.YQ      Tcko                  0.587   XLXI_7/I_ModeCtrl/cntX<6>
                                                       XLXI_7/I_ModeCtrl/cntX_7
    SLICE_X50Y52.G4      net (fanout=9)        0.737   XLXI_7/I_ModeCtrl/cntX<7>
    SLICE_X50Y52.Y       Tilo                  0.759   XLXI_7/I_ModeCtrl/N5
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X50Y52.F2      net (fanout=1)        0.399   XLXI_7/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X50Y52.X       Tilo                  0.759   XLXI_7/I_ModeCtrl/N5
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X50Y58.G1      net (fanout=2)        0.683   XLXI_7/I_ModeCtrl/N5
    SLICE_X50Y58.Y       Tilo                  0.759   XLXI_7/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X34Y72.F3      net (fanout=19)       2.457   XLXI_7/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X34Y72.X       Tilo                  0.759   XLXI_7/I_ModeCtrl/VActive
                                                       XLXI_7/I_ModeCtrl/iLineNo_and00001
    SLICE_X50Y59.SR      net (fanout=8)        2.069   XLXI_7/I_ModeCtrl/iLineNo_and0000
    SLICE_X50Y59.CLK     Tsrck                 0.910   XLXI_7/I_ModeCtrl/iLineNo<4>
                                                       XLXI_7/I_ModeCtrl/iLineNo_4
    -------------------------------------------------  ---------------------------
    Total                                     10.878ns (4.533ns logic, 6.345ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/I_ModeCtrl/cntX_10 (FF)
  Destination:          XLXI_7/I_ModeCtrl/iLineNo_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.775ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.011 - 0.028)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/I_ModeCtrl/cntX_10 to XLXI_7/I_ModeCtrl/iLineNo_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y53.XQ      Tcko                  0.591   XLXI_7/I_ModeCtrl/cntX<10>
                                                       XLXI_7/I_ModeCtrl/cntX_10
    SLICE_X50Y52.G2      net (fanout=4)        0.630   XLXI_7/I_ModeCtrl/cntX<10>
    SLICE_X50Y52.Y       Tilo                  0.759   XLXI_7/I_ModeCtrl/N5
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X50Y52.F2      net (fanout=1)        0.399   XLXI_7/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X50Y52.X       Tilo                  0.759   XLXI_7/I_ModeCtrl/N5
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X50Y58.G1      net (fanout=2)        0.683   XLXI_7/I_ModeCtrl/N5
    SLICE_X50Y58.Y       Tilo                  0.759   XLXI_7/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_7/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X34Y72.F3      net (fanout=19)       2.457   XLXI_7/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X34Y72.X       Tilo                  0.759   XLXI_7/I_ModeCtrl/VActive
                                                       XLXI_7/I_ModeCtrl/iLineNo_and00001
    SLICE_X50Y59.SR      net (fanout=8)        2.069   XLXI_7/I_ModeCtrl/iLineNo_and0000
    SLICE_X50Y59.CLK     Tsrck                 0.910   XLXI_7/I_ModeCtrl/iLineNo<4>
                                                       XLXI_7/I_ModeCtrl/iLineNo_4
    -------------------------------------------------  ---------------------------
    Total                                     10.775ns (4.537ns logic, 6.238ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_4/F0 (SLICE_X48Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/qF0 (FF)
  Destination:          XLXI_4/F0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_4/qF0 to XLXI_4/F0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y38.YQ      Tcko                  0.470   XLXI_4/qF0
                                                       XLXI_4/qF0
    SLICE_X48Y38.BX      net (fanout=1)        0.364   XLXI_4/qF0
    SLICE_X48Y38.CLK     Tckdi       (-Th)    -0.134   XLXN_3
                                                       XLXI_4/F0
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.604ns logic, 0.364ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_115/XLXI_147/O (SLICE_X48Y66.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.998ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/XLXI_115/XLXI_147/Q (FF)
  Destination:          XLXI_7/XLXI_115/XLXI_147/O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_7/XLXI_115/XLXI_147/Q to XLXI_7/XLXI_115/XLXI_147/O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.YQ      Tcko                  0.470   XLXI_7/XLXI_115/XLXI_147/Q
                                                       XLXI_7/XLXI_115/XLXI_147/Q
    SLICE_X48Y66.BY      net (fanout=1)        0.377   XLXI_7/XLXI_115/XLXI_147/Q
    SLICE_X48Y66.CLK     Tckdi       (-Th)    -0.152   XLXI_7/XLXI_115/XLXI_147/O
                                                       XLXI_7/XLXI_115/XLXI_147/O
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.622ns logic, 0.377ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/Clock (SLICE_X25Y0.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/Clock (FF)
  Destination:          XLXI_1/Clock (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.012ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/Clock to XLXI_1/Clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y0.YQ       Tcko                  0.470   XLXI_1/Clock1
                                                       XLXI_1/Clock
    SLICE_X25Y0.BY       net (fanout=2)        0.407   XLXI_1/Clock1
    SLICE_X25Y0.CLK      Tckdi       (-Th)    -0.135   XLXI_1/Clock1
                                                       XLXI_1/Clock
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.605ns logic, 0.407ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_7/XLXI_3/CLKA
  Logical resource: XLXI_7/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_7/XLXI_3/CLKA
  Logical resource: XLXI_7/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_7/XLXI_3/CLKA
  Logical resource: XLXI_7/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |   11.578|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5649 paths, 0 nets, and 2025 connections

Design statistics:
   Minimum period:  11.578ns{1}   (Maximum frequency:  86.371MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 07 13:46:26 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 122 MB



