Verilator Tree Dump (format 0x3900) from <e1071> to <e1094>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561a56c0 <e356> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x5555561a5a00 <e360> {c2ai} @dt=0x5555561a30b0@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a5da0 <e365> {c2ao} @dt=0x5555561a30b0@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a6140 <e371> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a64e0 <e377> {c3aw} @dt=0x55555619a530@(G/w32)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a6880 <e383> {c4ay} @dt=0x55555619a530@(G/w32)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: TOPSCOPE 0x5555561af1c0 <e557> {c1ai}
    1:2:2: SCOPE 0x5555561af0c0 <e636> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x5555561a56c0]
    1:2:2:1: VARSCOPE 0x5555561af280 <e559> {c2ai} @dt=0x5555561a30b0@(G/w1)  TOP->load -> VAR 0x5555561a5a00 <e360> {c2ai} @dt=0x5555561a30b0@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561af360 <e562> {c2ao} @dt=0x5555561a30b0@(G/w1)  TOP->clr -> VAR 0x5555561a5da0 <e365> {c2ao} @dt=0x5555561a30b0@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561af440 <e565> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->clk -> VAR 0x5555561a6140 <e371> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561af520 <e568> {c3aw} @dt=0x55555619a530@(G/w32)  TOP->inp -> VAR 0x5555561a64e0 <e377> {c3aw} @dt=0x55555619a530@(G/w32)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561af640 <e571> {c4ay} @dt=0x55555619a530@(G/w32)  TOP->q -> VAR 0x5555561a6880 <e383> {c4ay} @dt=0x55555619a530@(G/w32)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561bc2e0 <e918> {c4ay} @dt=0x55555619a530@(G/w32)  TOP->__Vdly__q -> VAR 0x5555561bff60 <e915> {c4ay} @dt=0x55555619a530@(G/w32)  __Vdly__q BLOCKTEMP
    1:2:2:1: VARSCOPE 0x5555561beb30 <e1029> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561be8d0 <e1026> {c2at} @dt=0x5555561a30b0@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2: CFUNC 0x5555561b9aa0 <e748> {c1ai}  traceInitTop [SLOW]
    1:2:2:2:3: CCALL 0x5555561a7890 <e751> {c1ai} traceInitSub0 => CFUNC 0x5555561b9c30 <e750> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2: CFUNC 0x5555561b9c30 <e750> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2:3: TRACEDECL 0x5555561ba000 <e755> {c2ai} @dt=0x5555561a30b0@(G/w1)  load
    1:2:2:2:3:1: VARREF 0x5555561b9ee0 <e753> {c2ai} @dt=0x5555561a30b0@(G/w1)  load [RV] <- VARSCOPE 0x5555561af280 <e559> {c2ai} @dt=0x5555561a30b0@(G/w1)  TOP->load -> VAR 0x5555561a5a00 <e360> {c2ai} @dt=0x5555561a30b0@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561ba350 <e762> {c2ao} @dt=0x5555561a30b0@(G/w1)  clr
    1:2:2:2:3:1: VARREF 0x5555561ba230 <e759> {c2ao} @dt=0x5555561a30b0@(G/w1)  clr [RV] <- VARSCOPE 0x5555561af360 <e562> {c2ao} @dt=0x5555561a30b0@(G/w1)  TOP->clr -> VAR 0x5555561a5da0 <e365> {c2ao} @dt=0x5555561a30b0@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561ba6a0 <e769> {c2at} @dt=0x5555561a30b0@(G/w1)  clk
    1:2:2:2:3:1: VARREF 0x5555561ba580 <e766> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [RV] <- VARSCOPE 0x5555561af440 <e565> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->clk -> VAR 0x5555561a6140 <e371> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561ba9f0 <e776> {c3aw} @dt=0x55555619a530@(G/w32)  inp
    1:2:2:2:3:1: VARREF 0x5555561ba8d0 <e773> {c3aw} @dt=0x55555619a530@(G/w32)  inp [RV] <- VARSCOPE 0x5555561af520 <e568> {c3aw} @dt=0x55555619a530@(G/w32)  TOP->inp -> VAR 0x5555561a64e0 <e377> {c3aw} @dt=0x55555619a530@(G/w32)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bad40 <e783> {c4ay} @dt=0x55555619a530@(G/w32)  q
    1:2:2:2:3:1: VARREF 0x5555561bac20 <e780> {c4ay} @dt=0x55555619a530@(G/w32)  q [RV] <- VARSCOPE 0x5555561af640 <e571> {c4ay} @dt=0x55555619a530@(G/w32)  TOP->q -> VAR 0x5555561a6880 <e383> {c4ay} @dt=0x55555619a530@(G/w32)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bb090 <e790> {c2ai} @dt=0x5555561a30b0@(G/w1)  register32 load
    1:2:2:2:3:1: VARREF 0x5555561bd6e0 <e822> {c2ai} @dt=0x5555561a30b0@(G/w1)  load [RV] <- VARSCOPE 0x5555561af280 <e559> {c2ai} @dt=0x5555561a30b0@(G/w1)  TOP->load -> VAR 0x5555561a5a00 <e360> {c2ai} @dt=0x5555561a30b0@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bb3e0 <e797> {c2ao} @dt=0x5555561a30b0@(G/w1)  register32 clr
    1:2:2:2:3:1: VARREF 0x5555561bd800 <e827> {c2ao} @dt=0x5555561a30b0@(G/w1)  clr [RV] <- VARSCOPE 0x5555561af360 <e562> {c2ao} @dt=0x5555561a30b0@(G/w1)  TOP->clr -> VAR 0x5555561a5da0 <e365> {c2ao} @dt=0x5555561a30b0@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bb730 <e804> {c2at} @dt=0x5555561a30b0@(G/w1)  register32 clk
    1:2:2:2:3:1: VARREF 0x5555561bd920 <e832> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [RV] <- VARSCOPE 0x5555561af440 <e565> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->clk -> VAR 0x5555561a6140 <e371> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bba80 <e811> {c3aw} @dt=0x55555619a530@(G/w32)  register32 inp
    1:2:2:2:3:1: VARREF 0x5555561bda40 <e837> {c3aw} @dt=0x55555619a530@(G/w32)  inp [RV] <- VARSCOPE 0x5555561af520 <e568> {c3aw} @dt=0x55555619a530@(G/w32)  TOP->inp -> VAR 0x5555561a64e0 <e377> {c3aw} @dt=0x55555619a530@(G/w32)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bbdd0 <e818> {c4ay} @dt=0x55555619a530@(G/w32)  register32 q
    1:2:2:2:3:1: VARREF 0x5555561bdb60 <e842> {c4ay} @dt=0x55555619a530@(G/w32)  q [RV] <- VARSCOPE 0x5555561af640 <e571> {c4ay} @dt=0x55555619a530@(G/w32)  TOP->q -> VAR 0x5555561a6880 <e383> {c4ay} @dt=0x55555619a530@(G/w32)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0x5555561c1760 <e975> {c6ac}  _sequent__TOP__1
    1:2:2:2:3: ASSIGNPRE 0x5555561bc600 <e982> {c8ae} @dt=0x55555619a530@(G/w32)
    1:2:2:2:3:1: VARREF 0x5555561bc4e0 <e924> {c8ae} @dt=0x55555619a530@(G/w32)  q [RV] <- VARSCOPE 0x5555561af640 <e571> {c4ay} @dt=0x55555619a530@(G/w32)  TOP->q -> VAR 0x5555561a6880 <e383> {c4ay} @dt=0x55555619a530@(G/w32)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:2: VARREF 0x5555561c29e0 <e1080#> {c8ae} @dt=0x55555619a530@(G/w32)  q [LV] => VARSCOPE 0x5555561af640 <e571> {c4ay} @dt=0x55555619a530@(G/w32)  TOP->q -> VAR 0x5555561a6880 <e383> {c4ay} @dt=0x55555619a530@(G/w32)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: IF 0x5555561a8680 <e985> {c7ad}
    1:2:2:2:3:1: VARREF 0x5555561a8560 <e673> {c7ah} @dt=0x5555561a30b0@(G/w1)  clr [RV] <- VARSCOPE 0x5555561af360 <e562> {c2ao} @dt=0x5555561a30b0@(G/w1)  TOP->clr -> VAR 0x5555561a5da0 <e365> {c2ao} @dt=0x5555561a30b0@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:2: ASSIGNDLY 0x5555561a8b00 <e680> {c8ag} @dt=0x55555619a530@(G/w32)
    1:2:2:2:3:2:1: CONST 0x5555561a8bc0 <e334> {c8aj} @dt=0x5555561a1bb0@(G/sw32)  32'sh0
    1:2:2:2:3:2:2: VARREF 0x5555561c2b00 <e1086#> {c8ae} @dt=0x55555619a530@(G/w32)  q [LV] => VARSCOPE 0x5555561af640 <e571> {c4ay} @dt=0x55555619a530@(G/w32)  TOP->q -> VAR 0x5555561a6880 <e383> {c4ay} @dt=0x55555619a530@(G/w32)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:3: IF 0x5555561a90c0 <e685> {c9ai}
    1:2:2:2:3:3:1: VARREF 0x5555561a8fa0 <e684> {c9am} @dt=0x5555561a30b0@(G/w1)  load [RV] <- VARSCOPE 0x5555561af280 <e559> {c2ai} @dt=0x5555561a30b0@(G/w1)  TOP->load -> VAR 0x5555561a5a00 <e360> {c2ai} @dt=0x5555561a30b0@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:3:2: ASSIGNDLY 0x5555561a95b0 <e691> {c10ag} @dt=0x55555619a530@(G/w32)
    1:2:2:2:3:3:2:1: VARREF 0x5555561b9780 <e288> {c10aj} @dt=0x55555619a530@(G/w32)  inp [RV] <- VARSCOPE 0x5555561af520 <e568> {c3aw} @dt=0x55555619a530@(G/w32)  TOP->inp -> VAR 0x5555561a64e0 <e377> {c3aw} @dt=0x55555619a530@(G/w32)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:3:2:2: VARREF 0x5555561c2c20 <e1092#> {c10ae} @dt=0x55555619a530@(G/w32)  q [LV] => VARSCOPE 0x5555561af640 <e571> {c4ay} @dt=0x55555619a530@(G/w32)  TOP->q -> VAR 0x5555561a6880 <e383> {c4ay} @dt=0x55555619a530@(G/w32)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0x5555561be690 <e997> {c1ai}  _eval
    1:2:2:2:3: IF 0x5555561bec10 <e1057> {c6aj}
    1:2:2:2:3:1: AND 0x5555561c25c0 <e1058> {c6al} @dt=0x5555561a30b0@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x5555561c22c0 <e1054> {c6al} @dt=0x5555561a30b0@(G/w1)  clk [RV] <- VARSCOPE 0x5555561af440 <e565> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->clk -> VAR 0x5555561a6140 <e371> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2: NOT 0x5555561c2500 <e1055> {c6al} @dt=0x5555561a30b0@(G/w1)
    1:2:2:2:3:1:2:1: VARREF 0x5555561c23e0 <e1052> {c6al} @dt=0x5555561a30b0@(G/w1)  __Vclklast__TOP__clk [RV] <- VARSCOPE 0x5555561beb30 <e1029> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561be8d0 <e1026> {c2at} @dt=0x5555561a30b0@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2:3:2: CCALL 0x5555561c0ef0 <e1019> {c6ac} _sequent__TOP__1 => CFUNC 0x5555561c1760 <e975> {c6ac}  _sequent__TOP__1
    1:2:2:2:4: ASSIGN 0x5555561c2200 <e1045> {c2at} @dt=0x5555561a30b0@(G/w1)
    1:2:2:2:4:1: VARREF 0x5555561c20e0 <e1043> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [RV] <- VARSCOPE 0x5555561af440 <e565> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->clk -> VAR 0x5555561a6140 <e371> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:4:2: VARREF 0x5555561c1ab0 <e1044> {c2at} @dt=0x5555561a30b0@(G/w1)  __Vclklast__TOP__clk [LV] => VARSCOPE 0x5555561beb30 <e1029> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561be8d0 <e1026> {c2at} @dt=0x5555561a30b0@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2: CFUNC 0x5555561bf3e0 <e999> {c1ai}  _eval_initial [SLOW]
    1:2:2:2:3: ASSIGN 0x5555561c1560 <e1037> {c2at} @dt=0x5555561a30b0@(G/w1)
    1:2:2:2:3:1: VARREF 0x5555561bf8e0 <e1035> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [RV] <- VARSCOPE 0x5555561af440 <e565> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->clk -> VAR 0x5555561a6140 <e371> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:2: VARREF 0x5555561bf570 <e1036> {c2at} @dt=0x5555561a30b0@(G/w1)  __Vclklast__TOP__clk [LV] => VARSCOPE 0x5555561beb30 <e1029> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561be8d0 <e1026> {c2at} @dt=0x5555561a30b0@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2: CFUNC 0x5555561c1920 <e1001> {c1ai}  _eval_settle [SLOW]
    1:2:2:2: CFUNC 0x5555561bf720 <e1003> {c1ai}  _final [SLOW]
    1:2: VAR 0x5555561bff60 <e915> {c4ay} @dt=0x55555619a530@(G/w32)  __Vdly__q BLOCKTEMP
    1:2: VAR 0x5555561be8d0 <e1026> {c2at} @dt=0x5555561a30b0@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x5555561a30b0 <e117> {c7al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55555619a530 <e257> {c3al} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561a1bb0 <e319> {c7ao} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a30b0 <e117> {c7al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55555619a530 <e257> {c3al} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a1bb0 <e319> {c7ao} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e637> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0x555556189960]
