# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_lab4_Deco.srcs/sources_1/new/lab4_ds.vhd" \
"../../../../project_lab4_Deco.srcs/sim_1/new/lab4_tb.vhd" \

# Do not sort compile order
nosort
