@ RISC-V cide to arithmetic right shift of 64 by 2
.main:
addi x5, x0, 64
srai x6, x5, 2
    .print x6
end
