input 0 0 clk
input 1 0 rst
input 2 0 a1
input 3 0 a2
input 4 0 b
latch 0 0 assume_a
latch 1 0 alu1.a_reg
latch 2 0 alu2.a_reg
latch 3 0 alu1.b_reg
latch 4 0 alu2.b_reg
